#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 13 17:42:41 2023
# Process ID: 415934
# Current directory: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1
# Command line: vivado -log top_fmc228_pcie.vds -mode batch -messageDb vivado.pb -notrace -source top_fmc228_pcie.tcl
# Log file: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/top_fmc228_pcie.vds
# Journal file: /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_fmc228_pcie.tcl -notrace
Command: synth_design -top top_fmc228_pcie -part xc7k420tffg1156-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/fifo_generator_0/fifo_generator_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/sumarea_fifo/sumarea_fifo.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/peakhigh_fifo/peakhigh_fifo.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 415953 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.719 ; gain = 171.414 ; free physical = 162 ; free virtual = 16696
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port data_a is neither a static name nor a globally static expression [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/link_interface.vhd:260]
INFO: [Synth 8-638] synthesizing module 'top_fmc228_pcie' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:186]
INFO: [Synth 8-3491] module 'microblaze_mcs_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/microblaze_mcs_0_stub.vhdl:5' bound to instance 'mcs_imp' of component 'microblaze_mcs_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:664]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/microblaze_mcs_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:5' bound to instance 'pcs_pma' of component 'gig_ethernet_pcs_pma_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:682]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:40]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_imp' to cell 'MMCME2_BASE' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:718]
	Parameter nslave bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'iobus_interface' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/iobus_interface.vhd:32' bound to instance 'iobus_imp' of component 'iobus_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:750]
INFO: [Synth 8-638] synthesizing module 'iobus_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/iobus_interface.vhd:48]
	Parameter nslave bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iobus_interface' (1#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/iobus_interface.vhd:48]
	Parameter nclock bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'amc502_interface' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:35' bound to instance 'amc502_imp' of component 'amc502_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:765]
INFO: [Synth 8-638] synthesizing module 'amc502_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:88]
	Parameter nclock bound to: 8 - type: integer 
	Parameter modulus bound to: 100000000 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:222]
INFO: [Synth 8-3491] module 'i2c' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c.vhd:26' bound to instance 'i2c_l1_imp' of component 'i2c' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:366]
INFO: [Synth 8-638] synthesizing module 'i2c' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'i2c' (2#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c.vhd:53]
INFO: [Synth 8-3491] module 'i2c_slave' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:26' bound to instance 'i2c_lllx_imp' of component 'i2c_slave' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:386]
INFO: [Synth 8-638] synthesizing module 'i2c_slave' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2c_slave' (3#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:42]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'master_pll_imp' to cell 'PLLE2_BASE' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:403]
INFO: [Synth 8-113] binding component instance 'master_sysclk_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:426]
INFO: [Synth 8-113] binding component instance 'master_bcoclk_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:432]
INFO: [Synth 8-113] binding component instance 'master_fb_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:438]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'slave_pll_imp' to cell 'PLLE2_ADV' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:444]
INFO: [Synth 8-113] binding component instance 'slave_sysclk2_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:478]
INFO: [Synth 8-113] binding component instance 'slave_sysclk_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:484]
INFO: [Synth 8-113] binding component instance 'slave_bcoclk_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:490]
INFO: [Synth 8-113] binding component instance 'slave_fb_bufg_imp' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:496]
INFO: [Synth 8-3491] module 'tclkb_driver' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclkb_driver.vhd:37' bound to instance 'tclkb_imp' of component 'tclkb_driver' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:502]
INFO: [Synth 8-638] synthesizing module 'tclkb_driver' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclkb_driver.vhd:50]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'oddr_imp' to cell 'ODDR' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclkb_driver.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'tclkb_driver' (4#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclkb_driver.vhd:50]
	Parameter iobdelay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tclka_receiver' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:29' bound to instance 'tclka_imp' of component 'tclka_receiver' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:514]
INFO: [Synth 8-638] synthesizing module 'tclka_receiver' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:46]
	Parameter iobdelay_value bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:53]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idly_imp' to cell 'IDELAYE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:63]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'iddr_imp' to cell 'IDDR' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'tclka_receiver' (5#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:46]
INFO: [Synth 8-3491] module 'tclka_counter' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:31' bound to instance 'count_imp' of component 'tclka_counter' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:527]
INFO: [Synth 8-638] synthesizing module 'tclka_counter' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:44]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_TC_MACRO' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:55]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_TC_MACRO' (6#1) [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:55]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:65]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'timer_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'tclka_counter' (7#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_counter.vhd:44]
INFO: [Synth 8-3491] module 'latch_generator' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/latch_generator.vhd:27' bound to instance 'latch_imp' of component 'latch_generator' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:539]
INFO: [Synth 8-638] synthesizing module 'latch_generator' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/latch_generator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'latch_generator' (8#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/latch_generator.vhd:38]
INFO: [Synth 8-3491] module 'event_generator' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_generator.vhd:33' bound to instance 'event_imp' of component 'event_generator' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:549]
INFO: [Synth 8-638] synthesizing module 'event_generator' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_generator.vhd:50]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_generator.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'event_generator' (9#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_generator.vhd:50]
INFO: [Synth 8-3491] module 'trigger' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:40' bound to instance 'trig_imp' of component 'trigger' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:564]
INFO: [Synth 8-638] synthesizing module 'trigger' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:56]
INFO: [Synth 8-3491] module 'trigger_ram' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger_ram.vhd:28' bound to instance 'ram_imp' of component 'trigger_ram' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:87]
INFO: [Synth 8-638] synthesizing module 'trigger_ram' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger_ram.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'trigger_ram' (10#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger_ram.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:108]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:113]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'trigger' (11#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/trigger.vhd:56]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-638] synthesizing module 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:40]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_TC_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:35' bound to instance 'count_imp' of component 'COUNTER_TC_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:48]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_TC_MACRO__parameterized0' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:55]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter TC_VALUE bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_TC_MACRO__parameterized0' (11#1) [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'clkfreq' (12#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:40]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
INFO: [Synth 8-3491] module 'clkfreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/clkfreq.vhd:31' bound to instance 'clkfreq_imp' of component 'clkfreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:580]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_LOAD_MACRO' declared at '/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:34' bound to instance 'bco_imp' of component 'COUNTER_LOAD_MACRO' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:589]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_LOAD_MACRO' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:53]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_LOAD_MACRO' (13#1) [/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:53]
WARNING: [Synth 8-4767] Trying to implement RAM 'i2c_wbuf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "i2c_wbuf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'amc502_interface' (14#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:88]
	Parameter mac_address bound to: 00:80:55:ec:00:0c - type: string 
	Parameter ip_address bound to: 192.168.40.245 - type: string 
	Parameter netmask bound to: 255.255.255.0 - type: string 
	Parameter gateway bound to: 192.168.40.1 - type: string 
	Parameter jumpers bound to: 0 - type: bool 
	Parameter nstream bound to: 2 - type: integer 
	Parameter dhcp bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gbe_interface' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:30' bound to instance 'gbe_imp' of component 'gbe_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:812]
INFO: [Synth 8-638] synthesizing module 'gbe_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:69]
	Parameter mac_address bound to: 00:80:55:ec:00:0c - type: string 
	Parameter ip_address bound to: 192.168.40.245 - type: string 
	Parameter netmask bound to: 255.255.255.0 - type: string 
	Parameter gateway bound to: 192.168.40.1 - type: string 
	Parameter jumpers bound to: 0 - type: bool 
	Parameter nstream bound to: 2 - type: integer 
	Parameter dhcp bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ethernet' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ethernet.vhd:26' bound to instance 'ethernet_imp' of component 'ethernet' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:603]
INFO: [Synth 8-638] synthesizing module 'ethernet' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ethernet.vhd:42]
INFO: [Synth 8-3491] module 'crc32' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/crc32.vhd:32' bound to instance 'crc32_imp' of component 'crc32' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ethernet.vhd:96]
INFO: [Synth 8-638] synthesizing module 'hep337dev_crc32' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/crc32.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hep337dev_crc32' (15#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/crc32.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ethernet' (16#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ethernet.vhd:42]
INFO: [Synth 8-3491] module 'arp' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arp.vhd:25' bound to instance 'arp_imp' of component 'arp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:619]
INFO: [Synth 8-638] synthesizing module 'arp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'arp' (17#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arp.vhd:44]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'arptab' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:24' bound to instance 'arptab_imp' of component 'arptab' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:638]
INFO: [Synth 8-638] synthesizing module 'arptab' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:48]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'arptab' (18#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:48]
INFO: [Synth 8-3491] module 'ip' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip.vhd:26' bound to instance 'ip_imp' of component 'ip' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:662]
INFO: [Synth 8-638] synthesizing module 'ip' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip.vhd:52]
INFO: [Synth 8-3491] module 'cksum' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/cksum.vhd:25' bound to instance 'cksum_imp' of component 'cksum' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip.vhd:102]
INFO: [Synth 8-638] synthesizing module 'cksum' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/cksum.vhd:33]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/cksum.vhd:58]
INFO: [Synth 8-638] synthesizing module 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'add8' (19#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:32]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/cksum.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'cksum' (20#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/cksum.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ip' (21#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip.vhd:52]
INFO: [Synth 8-3491] module 'icmp' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmp.vhd:26' bound to instance 'icmp_imp' of component 'icmp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:688]
INFO: [Synth 8-638] synthesizing module 'icmp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'icmp' (22#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmp.vhd:40]
INFO: [Synth 8-3491] module 'udp' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udp.vhd:27' bound to instance 'udp_imp' of component 'udp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:702]
INFO: [Synth 8-638] synthesizing module 'udp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'udp' (23#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udp.vhd:40]
INFO: [Synth 8-3491] module 'udpbuffer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udpbuffer.vhd:25' bound to instance 'udpbuf_imp' of component 'udpbuffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:736]
INFO: [Synth 8-638] synthesizing module 'udpbuffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udpbuffer.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'udpbuffer' (24#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udpbuffer.vhd:43]
INFO: [Synth 8-3491] module 'udpbuffer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/udpbuffer.vhd:25' bound to instance 'udpbuf_imp' of component 'udpbuffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:736]
INFO: [Synth 8-3491] module 'txether' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txether.vhd:26' bound to instance 'tx_imp' of component 'txether' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
INFO: [Synth 8-638] synthesizing module 'txether' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txether.vhd:45]
INFO: [Synth 8-3491] module 'crc32' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/crc32.vhd:32' bound to instance 'crc32_imp' of component 'crc32' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txether.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'txether' (25#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txether.vhd:45]
INFO: [Synth 8-3491] module 'ipheader' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipheader.vhd:26' bound to instance 'ipheader_imp' of component 'ipheader' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:773]
INFO: [Synth 8-638] synthesizing module 'ipheader' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipheader.vhd:40]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipheader.vhd:72]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipheader.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'ipheader' (26#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipheader.vhd:40]
	Parameter id bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'arprep' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arprep.vhd:27' bound to instance 'arprep_imp' of component 'arprep' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:786]
INFO: [Synth 8-638] synthesizing module 'arprep' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arprep.vhd:42]
	Parameter id bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arprep' (27#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arprep.vhd:42]
	Parameter id bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'arpreq' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arpreq.vhd:26' bound to instance 'arpreq_imp' of component 'arpreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:801]
INFO: [Synth 8-638] synthesizing module 'arpreq' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arpreq.vhd:42]
	Parameter id bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arpreq' (28#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arpreq.vhd:42]
	Parameter id bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'icmprep' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:26' bound to instance 'icmprep_imp' of component 'icmprep' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:817]
INFO: [Synth 8-638] synthesizing module 'icmprep' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:43]
	Parameter id bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ipbuf' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipbuf.vhd:28' bound to instance 'ipbuf_imp' of component 'ipbuf' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ipbuf' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipbuf.vhd:42]
	Parameter size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbuf' (29#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ipbuf.vhd:42]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:110]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'icmprep' (30#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/icmprep.vhd:43]
INFO: [Synth 8-3491] module 'txbuffer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txbuffer.vhd:26' bound to instance 'txbuffer_imp' of component 'txbuffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:834]
INFO: [Synth 8-638] synthesizing module 'txbuffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txbuffer.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txbuffer.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'txbuffer' (31#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/txbuffer.vhd:42]
	Parameter id bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sendpkt' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sendpkt.vhd:26' bound to instance 'sendpkt_imp' of component 'sendpkt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:849]
INFO: [Synth 8-638] synthesizing module 'sendpkt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sendpkt.vhd:53]
	Parameter id bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sendpkt.vhd:114]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sendpkt.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sendpkt' (32#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sendpkt.vhd:53]
INFO: [Synth 8-3491] module 'gbe_stream_buffer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:25' bound to instance 'sb_imp' of component 'gbe_stream_buffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:876]
INFO: [Synth 8-638] synthesizing module 'gbe_stream_buffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:47]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'waddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:127]
INFO: [Synth 8-638] synthesizing module 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n' (33#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'raddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:139]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'pkt_waddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:151]
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized2' (33#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'pkt_raddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:163]
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized4' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized4' (33#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'gbe_stream_buffer' (34#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:47]
	Parameter id bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'streampkt' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:26' bound to instance 'streampkt_imp' of component 'streampkt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:900]
INFO: [Synth 8-638] synthesizing module 'streampkt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:55]
	Parameter id bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:115]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'streampkt' (35#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:55]
INFO: [Synth 8-3491] module 'gbe_stream_buffer' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_stream_buffer.vhd:25' bound to instance 'sb_imp' of component 'gbe_stream_buffer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:876]
	Parameter id bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'streampkt' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:26' bound to instance 'streampkt_imp' of component 'streampkt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:900]
INFO: [Synth 8-638] synthesizing module 'streampkt__parameterized1' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:55]
	Parameter id bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_low' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:115]
INFO: [Synth 8-3491] module 'add8' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/add8.vhd:19' bound to instance 'sum_high' of component 'add8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'streampkt__parameterized1' (35#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/streampkt.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'gbe_interface' (36#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:69]
INFO: [Synth 8-3491] module 'fmc228_interface' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:33' bound to instance 'fmc228_card0_imp' of component 'fmc228_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:855]
INFO: [Synth 8-638] synthesizing module 'fmc228_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:407]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:482]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:483]
INFO: [Synth 8-3491] module 'lmk_spi' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lmk_spi.vhd:19' bound to instance 'lmk_spi_imp' of component 'lmk_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:571]
INFO: [Synth 8-638] synthesizing module 'lmk_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lmk_spi.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lmk_spi' (37#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lmk_spi.vhd:34]
INFO: [Synth 8-3491] module 'hmc_spi' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/hmc_spi.vhd:19' bound to instance 'hmc_spi_imp' of component 'hmc_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:585]
INFO: [Synth 8-638] synthesizing module 'hmc_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/hmc_spi.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hmc_spi' (38#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/hmc_spi.vhd:33]
INFO: [Synth 8-3491] module 'adc_spi' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_spi.vhd:19' bound to instance 'adc_spi_imp' of component 'adc_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:599]
INFO: [Synth 8-638] synthesizing module 'adc_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_spi.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'adc_spi' (39#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_spi.vhd:34]
INFO: [Synth 8-3491] module 'adc_spi' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_spi.vhd:19' bound to instance 'adc_spi_imp' of component 'adc_spi' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:599]
INFO: [Synth 8-113] binding component instance 'jesd204_core_clk_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:614]
INFO: [Synth 8-3491] module 'jesd204_adc' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:19' bound to instance 'jesd204_adc0_imp' of component 'jesd204_adc' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:620]
INFO: [Synth 8-638] synthesizing module 'jesd204_adc' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:48]
INFO: [Synth 8-3491] module 'jesd204_phy_1' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/jesd204_phy_1_stub.vhdl:5' bound to instance 'jesd204_phy_imp' of component 'jesd204_phy_1' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:150]
INFO: [Synth 8-638] synthesizing module 'jesd204_phy_1' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/jesd204_phy_1_stub.vhdl:56]
INFO: [Synth 8-3491] module 'ilas' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:26' bound to instance 'ilas_imp' of component 'ilas' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ilas' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:46]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'waddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:141]
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized6' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized6' (39#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lfsr_n' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:26' bound to instance 'raddr_imp' of component 'lfsr_n' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:153]
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized8' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized8' (39#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ilas' (40#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:46]
INFO: [Synth 8-3491] module 'ilas' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:26' bound to instance 'ilas_imp' of component 'ilas' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:196]
INFO: [Synth 8-3491] module 'ilas' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:26' bound to instance 'ilas_imp' of component 'ilas' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:196]
INFO: [Synth 8-3491] module 'ilas' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:26' bound to instance 'ilas_imp' of component 'ilas' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'jesd204_adc' (41#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:48]
INFO: [Synth 8-3491] module 'jesd204_adc' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:19' bound to instance 'jesd204_adc1_imp' of component 'jesd204_adc' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:640]
INFO: [Synth 8-3491] module 'adc_trigger' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_trigger.vhd:26' bound to instance 'trig_imp' of component 'adc_trigger' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:660]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'adc_trigger' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_trigger.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adc_trigger' (42#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_trigger.vhd:45]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/fifo_generator_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'adc_buffer_streamer' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_buffer_streamer.vhd:67]
	Parameter width bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized10' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized10' (42#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lfsr_n__parameterized12' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
	Parameter width bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lfsr_n__parameterized12' (42#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/lfsr_n.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adc_buffer_streamer' (43#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/adc_buffer_streamer.vhd:67]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
INFO: [Synth 8-638] synthesizing module 'peakfinding' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:51]
INFO: [Synth 8-638] synthesizing module 'sumarea_module' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sumarea_module.vhd:65]
WARNING: [Synth 8-3848] Net wrdata in module/entity sumarea_module does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sumarea_module.vhd:44]
WARNING: [Synth 8-3848] Net outevent_number in module/entity sumarea_module does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sumarea_module.vhd:48]
WARNING: [Synth 8-3848] Net sumpeak_out in module/entity sumarea_module does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sumarea_module.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sumarea_module' (44#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/sumarea_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'peakhigh_fifo' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/peakhigh_fifo_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'sumarea_fifo' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/realtime/sumarea_fifo_stub.vhdl:21]
WARNING: [Synth 8-3512] assigned value '-1' out of range [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:437]
WARNING: [Synth 8-3512] assigned value '-1' out of range [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:487]
WARNING: [Synth 8-3848] Net peakhigh_value in module/entity peakfinding does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:208]
WARNING: [Synth 8-3848] Net evn_number in module/entity peakfinding does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'peakfinding' (45#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:51]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:272]
INFO: [Synth 8-638] synthesizing module 'peakdata_stream' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakdata_stream.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'peakdata_stream' (46#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakdata_stream.vhd:54]
INFO: [Synth 8-638] synthesizing module 'event_module' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_module.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'event_module' (47#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_module.vhd:61]
WARNING: [Synth 8-3848] Net adc_buffer_status[0] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:398]
WARNING: [Synth 8-3848] Net adc_buffer_status[1] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:398]
WARNING: [Synth 8-3848] Net adc_buffer_status[2] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:398]
WARNING: [Synth 8-3848] Net adc_buffer_status[3] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:398]
WARNING: [Synth 8-3848] Net all_buffers_full in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:410]
WARNING: [Synth 8-3848] Net trigger_maskbits[0] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:404]
WARNING: [Synth 8-3848] Net trigger_maskbits[1] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:404]
WARNING: [Synth 8-3848] Net trigger_maskbits[2] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:404]
WARNING: [Synth 8-3848] Net trigger_maskbits[3] in module/entity fmc228_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:404]
INFO: [Synth 8-256] done synthesizing module 'fmc228_interface' (48#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:101]
INFO: [Synth 8-638] synthesizing module 'fmc228card1_interface' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:451]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:452]
INFO: [Synth 8-113] binding component instance 'jesd204_core_clk_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:567]
WARNING: [Synth 8-5640] Port 'wrdata_raw' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:163]
WARNING: [Synth 8-5640] Port 'infifo_valid0' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'infifo_valid1' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'infifo_valid2' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'infifo_valid3' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'data_adc_length' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'inbusy1' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:211]
WARNING: [Synth 8-5640] Port 'inthr' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakhigh_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakarea_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inthr' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakhigh_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakarea_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inthr' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakhigh_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakarea_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inthr' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakhigh_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inpeakarea_count' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'peakvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'sumvalue' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'outsumevn_number' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:258]
WARNING: [Synth 8-5640] Port 'inbusy' is missing in component declaration [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:280]
INFO: [Synth 8-638] synthesizing module 'event_card1_module' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_card1_module.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'event_card1_module' (49#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_card1_module.vhd:57]
WARNING: [Synth 8-3848] Net adc_buffer_status[0] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:367]
WARNING: [Synth 8-3848] Net adc_buffer_status[1] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:367]
WARNING: [Synth 8-3848] Net adc_buffer_status[2] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:367]
WARNING: [Synth 8-3848] Net adc_buffer_status[3] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:367]
WARNING: [Synth 8-3848] Net all_buffers_full in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:379]
WARNING: [Synth 8-3848] Net trigger_maskbits[0] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:373]
WARNING: [Synth 8-3848] Net trigger_maskbits[1] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:373]
WARNING: [Synth 8-3848] Net trigger_maskbits[2] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:373]
WARNING: [Synth 8-3848] Net trigger_maskbits[3] in module/entity fmc228card1_interface does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'fmc228card1_interface' (50#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:96]
INFO: [Synth 8-638] synthesizing module 'event_amc' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_amc.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'event_amc' (51#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/event_amc.vhd:50]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'clk100mhz1_ibufds_gte2_inst' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1003]
INFO: [Synth 8-113] binding component instance 'clk100mhz1_bufg_inst' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1017]
INFO: [Synth 8-113] binding component instance 'clk200mhz_bufg_inst' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1023]
INFO: [Synth 8-113] binding component instance 'clk20mhz_bufg_inst' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1029]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'idelayctrl_imp' to cell 'IDELAYCTRL' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1035]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclka_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1042]
INFO: [Synth 8-113] binding component instance 'fpclka_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1053]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkb_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1059]
INFO: [Synth 8-113] binding component instance 'fpclkb_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1070]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkc_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1076]
INFO: [Synth 8-113] binding component instance 'fpclkc_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1087]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkd_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1093]
INFO: [Synth 8-113] binding component instance 'fpclkd_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1104]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclke_obufds' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1110]
INFO: [Synth 8-113] binding component instance 'fpclke_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1119]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkf_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkg_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1137]
INFO: [Synth 8-113] binding component instance 'fpclkg_bufg' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1148]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_fpclkh_obufds' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1154]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_i2c_sda_l1_iobuf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_i2c_scl_l1_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1176]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_i2c_sda_llx_iobuf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1186]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'amc502_i2c_scl_llx_iobuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1198]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'uart_txd_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1204]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'uart_rxd_obuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1210]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_0' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1227]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_1' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_2' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1238]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'dclkout0_gtbclk0_inst' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1259]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'dclkout2_gtbclk0_inst' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1274]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysref11_ibufds_imp' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysref13_ibufds_imp' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'dclkout10_ibufds_imp' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1312]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'dclkout12_ibufds_imp' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1324]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc0_sync_obufds' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1336]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc1_sync_obufds' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1346]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_trig_in_ibufds' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1356]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_trig_out_obufds' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1363]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sdio_buf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1371]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_cs_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1384]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sclk_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1394]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sdir_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1404]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_reset_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1414]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_clkoe_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1424]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sync_iobuf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1434]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sync_dir_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1443]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_status_ibuf_0' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1453]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_status_ibuf_1' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1459]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_chip_en_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1465]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_ldo_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1471]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_sck_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1477]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_sdi_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_sdo_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1497]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_hmc_sen_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1503]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_cs_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1514]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_sck_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1524]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_pdwn_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1534]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_spi_dir_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1544]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_sdio_iobuf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1554]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_cs_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1514]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_sck_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1524]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_pdwn_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1534]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_spi_dir_obuf' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1544]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'adc_sdio_iobuf' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1554]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc_fd_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1570]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc_fd_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1570]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc_fd_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1570]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc_fd_ibuf' to cell 'IBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1570]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_card1_0' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1588]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_card1_1' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1593]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_uled_obuf_card1_2' to cell 'OBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1599]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'dclkout0_gtbclk0_inst_card1' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1619]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'dclkout2_gtbclk0_inst_card1' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1634]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysref11_ibufds_imp_card1' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1648]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysref13_ibufds_imp_card1' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1660]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'dclkout10_ibufds_imp_card1' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1672]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'dclkout12_ibufds_imp_card1' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1684]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc0_sync_obufds_card1' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1696]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_adc1_sync_obufds_card1' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1706]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_trig_in_ibufds_card1' to cell 'IBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1716]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_trig_out_obufds_card1' to cell 'OBUFDS' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1723]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'fmc_lmk_sdio_buf_card1' to cell 'IOBUF' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:1731]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: slow - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
WARNING: [Synth 8-3848] Net amc502_pll_rst_n in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:51]
WARNING: [Synth 8-3848] Net amc_tx4_p in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:75]
WARNING: [Synth 8-3848] Net amc_tx4_n in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:76]
WARNING: [Synth 8-3848] Net amc_tx5_p in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:79]
WARNING: [Synth 8-3848] Net amc_tx5_n in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:80]
WARNING: [Synth 8-3848] Net amc_tx6_p in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:83]
WARNING: [Synth 8-3848] Net amc_tx6_n in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:84]
WARNING: [Synth 8-3848] Net amc_tx7_p in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:87]
WARNING: [Synth 8-3848] Net amc_tx7_n in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:88]
WARNING: [Synth 8-3848] Net fmc_trig_out_card1 in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:519]
WARNING: [Synth 8-3848] Net gbe_stream_data[1] in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:283]
WARNING: [Synth 8-3848] Net fmc_sysref in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:363]
WARNING: [Synth 8-3848] Net fmc_sysref_card1 in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:529]
WARNING: [Synth 8-3848] Net second_iobus[io_byte_enable] in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:345]
WARNING: [Synth 8-3848] Net fmc_card0_stream_data[0] in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:290]
WARNING: [Synth 8-3848] Net fmc_card0_stream_wren in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:288]
WARNING: [Synth 8-3848] Net fmc_card0_stream_strobe in module/entity top_fmc228_pcie does not have driver. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'top_fmc228_pcie' (52#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:186]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port wrdata
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[31]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[30]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[29]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[28]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[27]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[26]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[25]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[24]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[23]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[22]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[21]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[20]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[19]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[18]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[17]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[16]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[15]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[14]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[13]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[12]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[11]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[10]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[9]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[8]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[7]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[6]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[5]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[4]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[3]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[2]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[1]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port outevent_number[0]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[31]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[30]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[29]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[28]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[27]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[26]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[25]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[24]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[23]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[22]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[21]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[20]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[19]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[18]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[17]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[16]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[15]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[14]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[13]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[12]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[11]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[10]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[9]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[8]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[7]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[6]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[5]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[4]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[3]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[2]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[1]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port sumpeak_out[0]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port startplus
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[31]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[30]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[29]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[28]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[27]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[26]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[25]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[24]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[23]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[22]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[21]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[20]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[19]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[18]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[17]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port ithr[16]
WARNING: [Synth 8-3331] design sumarea_module has unconnected port inbusy
WARNING: [Synth 8-3331] design sumarea_module has unconnected port clk_b
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[15]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[14]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[13]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[12]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[11]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[10]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[9]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[8]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[7]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[6]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[5]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[4]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[3]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[2]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[1]
WARNING: [Synth 8-3331] design peakfinding has unconnected port peakvalue[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.156 ; gain = 343.852 ; free physical = 194 ; free virtual = 16521
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[15] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[14] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[13] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[12] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[11] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[10] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[7] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[6] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[3] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin tx_imp:sel[0] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:755]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[31] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[30] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[29] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[28] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[27] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[26] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[25] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[24] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[23] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[22] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[21] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[20] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[19] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[18] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[17] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[16] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[15] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[14] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[13] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[12] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[11] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[10] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[9] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[8] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[7] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[6] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[5] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[4] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[3] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[2] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[1] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status0[0] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[31] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[30] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[29] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[28] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[27] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[26] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[25] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[24] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[23] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[22] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[21] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[20] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[19] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[18] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[17] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[16] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[15] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[14] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[13] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[12] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[11] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[10] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[9] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[8] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[7] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[6] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[5] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[4] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[3] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[2] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[1] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status1[0] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[31] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[30] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[29] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[28] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[27] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[26] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[25] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[24] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[23] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[22] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[21] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[20] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[19] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[18] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[17] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[16] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[15] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[14] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[13] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[12] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[11] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[10] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[9] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[8] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[7] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
WARNING: [Synth 8-3295] tying undriven pin bs_imp:status2[6] to constant 0 [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:778]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1409.156 ; gain = 343.852 ; free physical = 199 ; free virtual = 16526
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/fifo_generator_0/fifo_generator_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/sumarea_fifo/sumarea_fifo.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/peakhigh_fifo/peakhigh_fifo.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_generator_0' instantiated as 'fmc228_card0_imp/fifo_0_imp'. 8 instances of this cell are unresolved black boxes. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:719]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'gig_ethernet_pcs_pma_0' instantiated as 'pcs_pma' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:682]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'jesd204_phy_1' instantiated as 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp'. 4 instances of this cell are unresolved black boxes. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/jesd204_adc.vhd:150]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'microblaze_mcs_0' instantiated as 'mcs_imp' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/top_fmc228_pcie.vhd:664]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'peakhigh_fifo' instantiated as 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp'. 8 instances of this cell are unresolved black boxes. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:347]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sumarea_fifo' instantiated as 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp'. 8 instances of this cell are unresolved black boxes. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/peakfinding.vhd:361]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'pcs_pma'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'pcs_pma'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_6/microblaze_mcs_0_in_context.xdc] for cell 'mcs_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_6/microblaze_mcs_0_in_context.xdc] for cell 'mcs_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_8/jesd204_phy_1_in_context.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_0_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_0_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_1_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_1_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_2_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_2_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_3_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card0_imp/fifo_3_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_0_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_0_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_1_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_1_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_2_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_2_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_3_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_9/fifo_generator_0_in_context.xdc] for cell 'fmc228_card1_imp/fifo_3_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_10/sumarea_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp_11/peakhigh_fifo_in_context.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc]
WARNING: [Vivado 12-584] No ports matched 'amc_tx3_p'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'amc_tx3_n'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'amc_rx3_p'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'amc_rx3_n'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'amc_tx2_n'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'amc_tx2_p'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'amc_rx2_p'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'amc_rx2_n'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'clk125mhz1_n'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'clk125mhz1_p'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:26]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_fmc228_pcie_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_fmc228_pcie_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_fmc228_pcie_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc]
WARNING: [Vivado 12-508] No pins matched 'pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
INFO: [Timing 38-2] Deriving generated clocks [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Vivado 12-508] No pins matched 'pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:104]
WARNING: [Vivado 12-508] No pins matched 'pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:106]
WARNING: [Vivado 12-508] No pins matched 'pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:107]
WARNING: [Vivado 12-508] No pins matched 'FSM_onehot_state_reg[2]/C'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:116]
WARNING: [Vivado 12-508] No pins matched 'FSM_onehot_state_reg[3]/C'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:117]
WARNING: [Vivado 12-508] No pins matched 'FSM_onehot_state_reg[5]/C'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:118]
WARNING: [Vivado 12-508] No pins matched 'FSM_onehot_state_reg[4]/C'. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:119]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_fmc228_pcie_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:7]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_fmc228_pcie_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_fmc228_pcie_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc1.xdc]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_fmc228_pcie_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_fmc228_pcie_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1841.094 ; gain = 1.000 ; free physical = 174 ; free virtual = 16241
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/fifo_0_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/fifo_1_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/fifo_2_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/fifo_3_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/fifo_0_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/fifo_1_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/fifo_2_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/fifo_3_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/fifo_generator_0/fifo_generator_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/sumarea_fifo/sumarea_fifo.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/peakhigh_fifo/peakhigh_fifo.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 187 ; free virtual = 16231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg1156-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 187 ; free virtual = 16231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk125mhz2_n. (constraint file  /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk125mhz2_n. (constraint file  /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for clk125mhz2_p. (constraint file  /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk125mhz2_p. (constraint file  /home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/synth_1/.Xil/Vivado-415934-UEM/dcp/gig_ethernet_pcs_pma_0_in_context.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 187 ; free virtual = 16232
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i2c_state_reg' in module 'i2c'
INFO: [Synth 8-5544] ROM "i2c_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_stop" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:146]
INFO: [Synth 8-5544] ROM "address_strobe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_strobe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_t_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "frame" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'latch_buffer_reg' and it is trimmed from '16' to '12' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/tclka_receiver.vhd:148]
INFO: [Synth 8-5546] ROM "cinvctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cinvctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'latch_generator'
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'event_generator'
INFO: [Synth 8-802] inferred FSM for state register 'xgmii_state_reg' in module 'event_generator'
INFO: [Synth 8-5546] ROM "bco_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "word_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'event_control_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'latch_control_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:544]
WARNING: [Synth 8-3936] Found unconnected internal register 'tclk_data_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/amc502_interface.vhd:508]
INFO: [Synth 8-5546] ROM "systrig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_wbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_bco_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_bco_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tclka_counter_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tclka_counter_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "slave_pll_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_load_now" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tclk_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latch_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "event_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_bco_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trigger_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "one_pulse_per_second" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matched_type_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_crc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp'
INFO: [Synth 8-5546] ROM "matched" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matched_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "target_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "target_ha" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sender_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sender_ha" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "protocol_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hardware_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg' and it is trimmed from '8' to '3' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/arptab.vhd:192]
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'arptab'
INFO: [Synth 8-5545] ROM "broadcast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "table_reg[0][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[1][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[2][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[3][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[4][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[5][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[6][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "table_reg[7][hw_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip'
INFO: [Synth 8-5546] ROM "icmp_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_cksum_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matched_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "matched" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_version" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_identification" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_fragment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_ttl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_saddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_daddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gated_icmp_data_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_timestamp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_seq" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_ident" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_type" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udp_buffer_clear" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gated_udp_data_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_port" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_port" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'txether'
INFO: [Synth 8-5544] ROM "ifg_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ifg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifg_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ifg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ipheader'
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arprep'
INFO: [Synth 8-5546] ROM "matched_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arpreq'
INFO: [Synth 8-5546] ROM "matched_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmprep'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cksum_input" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cksum_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "request" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sendpkt'
INFO: [Synth 8-5546] ROM "buffer_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cksum_input" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "arp_wait_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_strobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dout" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "subtracted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "saddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'streampkt'
INFO: [Synth 8-5546] ROM "buffer_rden" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cksum_input" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "arp_wait_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_rden" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_strobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dout" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'streampkt__parameterized1'
INFO: [Synth 8-5587] ROM size for "cksum_input" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dout" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'streampkt_csr_reg' and it is trimmed from '32' to '18' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/gbe_interface.vhd:971]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lmk_spi'
INFO: [Synth 8-5544] ROM "din" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdi" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdir" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hmc_spi'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'scram_reg' and it is trimmed from '16' to '15' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:256]
INFO: [Synth 8-5544] ROM "lfsr_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ilas'
INFO: [Synth 8-5544] ROM "rxcommaalign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hold" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "align_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_dv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'delay_state_reg' in module 'adc_trigger'
INFO: [Synth 8-5545] ROM "wrdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "delay_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_buffer_streamer'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fragment" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "channel_number" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rden" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sumstate_reg' in module 'sumarea_module'
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sumstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'peakfinding'
INFO: [Synth 8-5545] ROM "sumarea_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_sum" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peakhigh_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'peakdata_stream'
INFO: [Synth 8-5544] ROM "nchannel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outwr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outreq0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outreq1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outreq2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'event_module'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_spi'
INFO: [Synth 8-5544] ROM "sdi" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sck" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_dir" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'adc1_sync_csr_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:649]
WARNING: [Synth 8-3936] Found unconnected internal register 'adc0_sync_csr_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228_interface.vhd:629]
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'event_card1_module'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'adc1_sync_csr_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:602]
WARNING: [Synth 8-3936] Found unconnected internal register 'adc0_sync_csr_reg' and it is trimmed from '32' to '31' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/fmc228card1_interface.vhd:582]
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'event_amc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_fmc228_pcie'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000010 |                             0000
                   start |                       0000000100 |                             0001
                   pause |                       0000001000 |                             0010
                   write |                       0000010000 |                             0011
                     ack |                       0000100000 |                             0101
                 sendack |                       0010000000 |                             0110
                    read |                       0100000000 |                             0100
                sendnack |                       0001000000 |                             0111
                    stop |                       0000000001 |                             1000
                    done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2c_state_reg' using encoding 'one-hot' in module 'i2c'
WARNING: [Synth 8-327] inferring latch for variable 'i2c_clock_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c.vhd:179]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              continuous |                           000010 |                              100
               sendlatch |                           000100 |                              001
              waitperiod |                           001000 |                              010
                finished |                           010000 |                              011
                  iSTATE |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'latch_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              sendstrobe |                           000010 |                              001
              waitperiod |                           000100 |                              010
          sendcontinuous |                           001000 |                              100
          waitcontinuous |                           010000 |                              101
                finished |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'event_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
         sendpacketword1 |                            00010 |                              001
         sendpacketword2 |                            00100 |                              010
         sendpacketwords |                            01000 |                              011
                    done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xgmii_state_reg' using encoding 'one-hot' in module 'event_generator'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |    00000000000000000000000000001 |                            00000
          hardware_type0 |    00000000000000000000000000010 |                            00001
          hardware_type1 |    00000000000000000000000000100 |                            00010
          protocol_type0 |    00000000000000000000000001000 |                            00011
          protocol_type1 |    00000000000000000000000010000 |                            00100
               ha_length |    00000000000000000000000100000 |                            00101
               pa_length |    00000000000000000000001000000 |                            00110
              operation0 |    00000000000000000000010000000 |                            00111
              operation1 |    00000000000000000000100000000 |                            01000
             sender_ha_0 |    00000000000000000001000000000 |                            01001
             sender_ha_1 |    00000000000000000010000000000 |                            01010
             sender_ha_2 |    00000000000000000100000000000 |                            01011
             sender_ha_3 |    00000000000000001000000000000 |                            01100
             sender_ha_4 |    00000000000000010000000000000 |                            01101
             sender_ha_5 |    00000000000000100000000000000 |                            01110
             sender_ip_0 |    00000000000001000000000000000 |                            01111
             sender_ip_1 |    00000000000010000000000000000 |                            10000
             sender_ip_2 |    00000000000100000000000000000 |                            10001
             sender_ip_3 |    00000000001000000000000000000 |                            10010
             target_ha_0 |    00000000010000000000000000000 |                            10011
             target_ha_1 |    00000000100000000000000000000 |                            10100
             target_ha_2 |    00000001000000000000000000000 |                            10101
             target_ha_3 |    00000010000000000000000000000 |                            10110
             target_ha_4 |    00000100000000000000000000000 |                            10111
             target_ha_5 |    00001000000000000000000000000 |                            11000
             target_ip_0 |    00010000000000000000000000000 |                            11001
             target_ip_1 |    00100000000000000000000000000 |                            11010
             target_ip_2 |    01000000000000000000000000000 |                            11011
                  iSTATE |    10000000000000000000000000000 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'arp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
               searching |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'arptab'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |           0000000000000000000001 |                            00000
             version_ihl |           0000000000000000000010 |                            00001
                dscp_enc |           0000000000000000000100 |                            00010
                 length0 |           0000000000000000001000 |                            00011
                 length1 |           0000000000000000010000 |                            00100
         identification0 |           0000000000000000100000 |                            00101
         identification1 |           0000000000000001000000 |                            00110
        fragment_offset0 |           0000000000000010000000 |                            00111
        fragment_offset1 |           0000000000000100000000 |                            01000
            time_to_live |           0000000000001000000000 |                            01001
                protocol |           0000000000010000000000 |                            01010
        header_checksum0 |           0000000000100000000000 |                            01011
        header_checksum1 |           0000000001000000000000 |                            01100
            source_addr0 |           0000000010000000000000 |                            01101
            source_addr1 |           0000000100000000000000 |                            01110
            source_addr2 |           0000001000000000000000 |                            01111
            source_addr3 |           0000010000000000000000 |                            10000
              dest_addr0 |           0000100000000000000000 |                            10001
              dest_addr1 |           0001000000000000000000 |                            10010
              dest_addr2 |           0010000000000000000000 |                            10011
              dest_addr3 |           0100000000000000000000 |                            10100
                  iSTATE |           1000000000000000000000 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 |                             0000
         icmp_type_state |                      00000000010 |                             0001
         icmp_code_state |                      00000000100 |                             0010
          icmp_checksum0 |                      00000001000 |                             0011
          icmp_checksum1 |                      00000010000 |                             0100
             icmp_ident0 |                      00000100000 |                             0101
             icmp_ident1 |                      00001000000 |                             0110
          icmp_sequence0 |                      00010000000 |                             0111
          icmp_sequence1 |                      00100000000 |                             1000
         icmp_timestamp0 |                      01000000000 |                             1001
                  iSTATE |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'icmp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
              udp_sport0 |                        000000010 |                             0001
              udp_sport1 |                        000000100 |                             0010
              udp_dport0 |                        000001000 |                             0011
              udp_dport1 |                        000010000 |                             0100
             udp_length0 |                        000100000 |                             0101
             udp_length1 |                        001000000 |                             0110
              udp_cksum0 |                        010000000 |                             0111
                  iSTATE |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'udp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |       00000000000000000000000001 |                            00000
               preamble0 |       00000000000000000000000010 |                            00001
               preamble1 |       00000000000000000000000100 |                            00010
               preamble2 |       00000000000000000000001000 |                            00011
               preamble3 |       00000000000000000000010000 |                            00100
               preamble4 |       00000000000000000000100000 |                            00101
               preamble5 |       00000000000000000001000000 |                            00110
               preamble6 |       00000000000000000010000000 |                            00111
          start_of_frame |       00000000000000000100000000 |                            01000
                  frame0 |       00000000000000001000000000 |                            01001
                  frame1 |       00000000000000010000000000 |                            01010
                  frame2 |       00000000000000100000000000 |                            01011
                  frame3 |       00000000000001000000000000 |                            01100
                  frame4 |       00000000000010000000000000 |                            01101
                  frame5 |       00000000000100000000000000 |                            01110
                  frame6 |       00000000001000000000000000 |                            01111
                  frame7 |       00000000010000000000000000 |                            10000
                  frame8 |       00000000100000000000000000 |                            10001
                  frame9 |       00000001000000000000000000 |                            10010
                 frame10 |       00000010000000000000000000 |                            10011
                 payload |       00000100000000000000000000 |                            10100
               checksum0 |       00001000000000000000000000 |                            10101
               checksum1 |       00010000000000000000000000 |                            10110
               checksum2 |       00100000000000000000000000 |                            10111
           interframegap |       01000000000000000000000000 |                            11000
                    done |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'txether'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |         000000000000000000000001 |                            00000
              ethertype1 |         000000000000000000000010 |                            00010
                   word0 |         000000000000000000000100 |                            00011
                   word1 |         000000000000000000001000 |                            00100
                 length0 |         000000000000000000010000 |                            00101
                 length1 |         000000000000000000100000 |                            00110
                  ident0 |         000000000000000001000000 |                            00111
                  ident1 |         000000000000000010000000 |                            01000
                   flags |         000000000000000100000000 |                            01001
                    frag |         000000000000001000000000 |                            01010
            time_to_live |         000000000000010000000000 |                            01011
                   proto |         000000000000100000000000 |                            01100
               checksum0 |         000000000001000000000000 |                            01101
               checksum1 |         000000000010000000000000 |                            01110
                  saddr0 |         000000000100000000000000 |                            01111
                  saddr1 |         000000001000000000000000 |                            10000
                  saddr2 |         000000010000000000000000 |                            10001
                  saddr3 |         000000100000000000000000 |                            10010
                  daddr0 |         000001000000000000000000 |                            10011
                  daddr1 |         000010000000000000000000 |                            10100
                  daddr2 |         000100000000000000000000 |                            10101
                  daddr3 |         001000000000000000000000 |                            10110
                 iSTATE0 |         010000000000000000000000 |                            10111
*
                  iSTATE |         100000000000000000000000 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ipheader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 00000000000000000000000000000000000000000000000001 |                           000000
            frame_header | 00000000000000000000000000000000000000000000000010 |                           000001
             ether_type0 | 00000000000000000000000000000000000000000000000100 |                           000010
             ether_type1 | 00000000000000000000000000000000000000000000001000 |                           000011
          hardware_type0 | 00000000000000000000000000000000000000000000010000 |                           000100
          hardware_type1 | 00000000000000000000000000000000000000000000100000 |                           000101
          protocol_type0 | 00000000000000000000000000000000000000000001000000 |                           000110
          protocol_type1 | 00000000000000000000000000000000000000000010000000 |                           000111
               ha_length | 00000000000000000000000000000000000000000100000000 |                           001000
               pa_length | 00000000000000000000000000000000000000001000000000 |                           001001
              operation0 | 00000000000000000000000000000000000000010000000000 |                           001010
              operation1 | 00000000000000000000000000000000000000100000000000 |                           001011
             source_ha_0 | 00000000000000000000000000000000000001000000000000 |                           001100
             source_ha_1 | 00000000000000000000000000000000000010000000000000 |                           001101
             source_ha_2 | 00000000000000000000000000000000000100000000000000 |                           001110
             source_ha_3 | 00000000000000000000000000000000001000000000000000 |                           001111
             source_ha_4 | 00000000000000000000000000000000010000000000000000 |                           010000
             source_ha_5 | 00000000000000000000000000000000100000000000000000 |                           010001
             source_ip_0 | 00000000000000000000000000000001000000000000000000 |                           010010
             source_ip_1 | 00000000000000000000000000000010000000000000000000 |                           010011
             source_ip_2 | 00000000000000000000000000000100000000000000000000 |                           010100
             source_ip_3 | 00000000000000000000000000001000000000000000000000 |                           010101
             target_ha_0 | 00000000000000000000000000010000000000000000000000 |                           010110
             target_ha_1 | 00000000000000000000000000100000000000000000000000 |                           010111
             target_ha_2 | 00000000000000000000000001000000000000000000000000 |                           011000
             target_ha_3 | 00000000000000000000000010000000000000000000000000 |                           011001
             target_ha_4 | 00000000000000000000000100000000000000000000000000 |                           011010
             target_ha_5 | 00000000000000000000001000000000000000000000000000 |                           011011
             target_ip_0 | 00000000000000000000010000000000000000000000000000 |                           011100
             target_ip_1 | 00000000000000000000100000000000000000000000000000 |                           011101
             target_ip_2 | 00000000000000000001000000000000000000000000000000 |                           011110
             target_ip_3 | 00000000000000000010000000000000000000000000000000 |                           011111
                    pad0 | 00000000000000000100000000000000000000000000000000 |                           100000
                    pad1 | 00000000000000001000000000000000000000000000000000 |                           100001
                    pad2 | 00000000000000010000000000000000000000000000000000 |                           100010
                    pad3 | 00000000000000100000000000000000000000000000000000 |                           100011
                    pad4 | 00000000000001000000000000000000000000000000000000 |                           100100
                    pad5 | 00000000000010000000000000000000000000000000000000 |                           100101
                    pad6 | 00000000000100000000000000000000000000000000000000 |                           100110
                    pad7 | 00000000001000000000000000000000000000000000000000 |                           100111
                    pad8 | 00000000010000000000000000000000000000000000000000 |                           101000
                    pad9 | 00000000100000000000000000000000000000000000000000 |                           101001
                   pad10 | 00000001000000000000000000000000000000000000000000 |                           101010
                   pad11 | 00000010000000000000000000000000000000000000000000 |                           101011
                   pad12 | 00000100000000000000000000000000000000000000000000 |                           101100
                   pad13 | 00001000000000000000000000000000000000000000000000 |                           101101
                   pad14 | 00010000000000000000000000000000000000000000000000 |                           101110
                   pad15 | 00100000000000000000000000000000000000000000000000 |                           101111
                 iSTATE0 | 01000000000000000000000000000000000000000000000000 |                           110000
*
                  iSTATE | 10000000000000000000000000000000000000000000000000 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'arprep'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 00000000000000000000000000000000000000000000000001 |                           000000
            frame_header | 00000000000000000000000000000000000000000000000010 |                           000001
             ether_type0 | 00000000000000000000000000000000000000000000000100 |                           000010
             ether_type1 | 00000000000000000000000000000000000000000000001000 |                           000011
          hardware_type0 | 00000000000000000000000000000000000000000000010000 |                           000100
          hardware_type1 | 00000000000000000000000000000000000000000000100000 |                           000101
          protocol_type0 | 00000000000000000000000000000000000000000001000000 |                           000110
          protocol_type1 | 00000000000000000000000000000000000000000010000000 |                           000111
               ha_length | 00000000000000000000000000000000000000000100000000 |                           001000
               pa_length | 00000000000000000000000000000000000000001000000000 |                           001001
              operation0 | 00000000000000000000000000000000000000010000000000 |                           001010
              operation1 | 00000000000000000000000000000000000000100000000000 |                           001011
             source_ha_0 | 00000000000000000000000000000000000001000000000000 |                           001100
             source_ha_1 | 00000000000000000000000000000000000010000000000000 |                           001101
             source_ha_2 | 00000000000000000000000000000000000100000000000000 |                           001110
             source_ha_3 | 00000000000000000000000000000000001000000000000000 |                           001111
             source_ha_4 | 00000000000000000000000000000000010000000000000000 |                           010000
             source_ha_5 | 00000000000000000000000000000000100000000000000000 |                           010001
             source_ip_0 | 00000000000000000000000000000001000000000000000000 |                           010010
             source_ip_1 | 00000000000000000000000000000010000000000000000000 |                           010011
             source_ip_2 | 00000000000000000000000000000100000000000000000000 |                           010100
             source_ip_3 | 00000000000000000000000000001000000000000000000000 |                           010101
             target_ha_0 | 00000000000000000000000000010000000000000000000000 |                           010110
             target_ha_1 | 00000000000000000000000000100000000000000000000000 |                           010111
             target_ha_2 | 00000000000000000000000001000000000000000000000000 |                           011000
             target_ha_3 | 00000000000000000000000010000000000000000000000000 |                           011001
             target_ha_4 | 00000000000000000000000100000000000000000000000000 |                           011010
             target_ha_5 | 00000000000000000000001000000000000000000000000000 |                           011011
             target_ip_0 | 00000000000000000000010000000000000000000000000000 |                           011100
             target_ip_1 | 00000000000000000000100000000000000000000000000000 |                           011101
             target_ip_2 | 00000000000000000001000000000000000000000000000000 |                           011110
             target_ip_3 | 00000000000000000010000000000000000000000000000000 |                           011111
                    pad0 | 00000000000000000100000000000000000000000000000000 |                           100000
                    pad1 | 00000000000000001000000000000000000000000000000000 |                           100001
                    pad2 | 00000000000000010000000000000000000000000000000000 |                           100010
                    pad3 | 00000000000000100000000000000000000000000000000000 |                           100011
                    pad4 | 00000000000001000000000000000000000000000000000000 |                           100100
                    pad5 | 00000000000010000000000000000000000000000000000000 |                           100101
                    pad6 | 00000000000100000000000000000000000000000000000000 |                           100110
                    pad7 | 00000000001000000000000000000000000000000000000000 |                           100111
                    pad8 | 00000000010000000000000000000000000000000000000000 |                           101000
                    pad9 | 00000000100000000000000000000000000000000000000000 |                           101001
                   pad10 | 00000001000000000000000000000000000000000000000000 |                           101010
                   pad11 | 00000010000000000000000000000000000000000000000000 |                           101011
                   pad12 | 00000100000000000000000000000000000000000000000000 |                           101100
                   pad13 | 00001000000000000000000000000000000000000000000000 |                           101101
                   pad14 | 00010000000000000000000000000000000000000000000000 |                           101110
                   pad15 | 00100000000000000000000000000000000000000000000000 |                           101111
                 iSTATE0 | 01000000000000000000000000000000000000000000000000 |                           110000
*
                  iSTATE | 10000000000000000000000000000000000000000000000000 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'arpreq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 |                             0000
               checksum0 |                      00000000010 |                             0001
               checksum1 |                      00000000100 |                             0010
               checksum2 |                      00000001000 |                             0011
                  header |                      00000010000 |                             0100
               icmp_code |                      00000100000 |                             0110
          icmp_checksum0 |                      00001000000 |                             0111
          icmp_checksum1 |                      00010000000 |                             1000
                    data |                      00100000000 |                             1001
                 iSTATE0 |                      01000000000 |                             1010
*
                  iSTATE |                      10000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'icmprep'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |    00000000000000000000000000001 |                            00000
                  arping |    00000000000000000000000000010 |                            00001
              morearping |    00000000000000000000000000100 |                            00010
                   arped |    00000000000000000000000001000 |                            00100
               checksum0 |    00000000000000000000000010000 |                            00101
               checksum1 |    00000000000000000000000100000 |                            00110
               checksum2 |    00000000000000000000001000000 |                            00111
               checksum3 |    00000000000000000000010000000 |                            01000
               checksum4 |    00000000000000000000100000000 |                            01001
               checksum5 |    00000000000000000001000000000 |                            01010
               checksum6 |    00000000000000000010000000000 |                            01011
               checksum7 |    00000000000000000100000000000 |                            01100
               checksum8 |    00000000000000001000000000000 |                            01101
               checksum9 |    00000000000000010000000000000 |                            01110
              checksum10 |    00000000000000100000000000000 |                            01111
              checksum11 |    00000000000001000000000000000 |                            10000
              checksum12 |    00000000000010000000000000000 |                            10001
                  header |    00000000000100000000000000000 |                            10010
                  sport1 |    00000000001000000000000000000 |                            10011
                  dport0 |    00000000010000000000000000000 |                            10100
                  dport1 |    00000000100000000000000000000 |                            10101
                 length0 |    00000001000000000000000000000 |                            10110
                 length1 |    00000010000000000000000000000 |                            10111
           udp_checksum0 |    00000100000000000000000000000 |                            11000
           udp_checksum1 |    00001000000000000000000000000 |                            11001
                    data |    00010000000000000000000000000 |                            11010
                    done |    00100000000000000000000000000 |                            11011
                  iSTATE |    01000000000000000000000000000 |                            11111
*
          arprequestwait |    10000000000000000000000000000 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sendpkt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |    00000000000000000000000000001 |                            00000
                  arping |    00000000000000000000000000010 |                            00001
              morearping |    00000000000000000000000000100 |                            00010
                   arped |    00000000000000000000000001000 |                            00100
               checksum0 |    00000000000000000000000010000 |                            00101
               checksum1 |    00000000000000000000000100000 |                            00110
               checksum2 |    00000000000000000000001000000 |                            00111
               checksum3 |    00000000000000000000010000000 |                            01000
               checksum4 |    00000000000000000000100000000 |                            01001
               checksum5 |    00000000000000000001000000000 |                            01010
               checksum6 |    00000000000000000010000000000 |                            01011
               checksum7 |    00000000000000000100000000000 |                            01100
               checksum8 |    00000000000000001000000000000 |                            01101
               checksum9 |    00000000000000010000000000000 |                            01110
              checksum10 |    00000000000000100000000000000 |                            01111
              checksum11 |    00000000000001000000000000000 |                            10000
              checksum12 |    00000000000010000000000000000 |                            10001
                  header |    00000000000100000000000000000 |                            10010
                  sport1 |    00000000001000000000000000000 |                            10011
                  dport0 |    00000000010000000000000000000 |                            10100
                  dport1 |    00000000100000000000000000000 |                            10101
                 length0 |    00000001000000000000000000000 |                            10110
                 length1 |    00000010000000000000000000000 |                            10111
           udp_checksum0 |    00000100000000000000000000000 |                            11000
           udp_checksum1 |    00001000000000000000000000000 |                            11001
                    data |    00010000000000000000000000000 |                            11010
                    done |    00100000000000000000000000000 |                            11011
                  iSTATE |    01000000000000000000000000000 |                            11111
*
          arprequestwait |    10000000000000000000000000000 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'streampkt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |    00000000000000000000000000001 |                            00000
                  arping |    00000000000000000000000000010 |                            00001
              morearping |    00000000000000000000000000100 |                            00010
                   arped |    00000000000000000000000001000 |                            00100
               checksum0 |    00000000000000000000000010000 |                            00101
               checksum1 |    00000000000000000000000100000 |                            00110
               checksum2 |    00000000000000000000001000000 |                            00111
               checksum3 |    00000000000000000000010000000 |                            01000
               checksum4 |    00000000000000000000100000000 |                            01001
               checksum5 |    00000000000000000001000000000 |                            01010
               checksum6 |    00000000000000000010000000000 |                            01011
               checksum7 |    00000000000000000100000000000 |                            01100
               checksum8 |    00000000000000001000000000000 |                            01101
               checksum9 |    00000000000000010000000000000 |                            01110
              checksum10 |    00000000000000100000000000000 |                            01111
              checksum11 |    00000000000001000000000000000 |                            10000
              checksum12 |    00000000000010000000000000000 |                            10001
                  header |    00000000000100000000000000000 |                            10010
                  sport1 |    00000000001000000000000000000 |                            10011
                  dport0 |    00000000010000000000000000000 |                            10100
                  dport1 |    00000000100000000000000000000 |                            10101
                 length0 |    00000001000000000000000000000 |                            10110
                 length1 |    00000010000000000000000000000 |                            10111
           udp_checksum0 |    00000100000000000000000000000 |                            11000
           udp_checksum1 |    00001000000000000000000000000 |                            11001
                    data |    00010000000000000000000000000 |                            11010
                    done |    00100000000000000000000000000 |                            11011
                  iSTATE |    01000000000000000000000000000 |                            11111
*
          arprequestwait |    10000000000000000000000000000 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'streampkt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                              000
                 command |                         00000010 |                              001
                cmdclock |                         00000100 |                              010
                    read |                         00001000 |                              101
               readclock |                         00010000 |                              110
                   write |                         00100000 |                              011
              writeclock |                         01000000 |                              100
                    done |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lmk_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                   write |                            00010 |                              001
                   clock |                            00100 |                              010
                   latch |                            01000 |                              011
                    done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hmc_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
               alignchar |                            00010 |                              001
               alignlane |                            00100 |                              010
                 waiting |                            01000 |                              011
                    done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ilas'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              waitreset0 |                           000010 |                              001
              waitreset1 |                           000100 |                              010
               counting1 |                           001000 |                              011
               counting2 |                           010000 |                              100
                 trigger |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'delay_state_reg' using encoding 'one-hot' in module 'adc_trigger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
         sendeventheader |                00000000000000010 |                            00001
           sendbyteorder |                00000000000000100 |                            00010
         sendeventnumber |                00000000000001000 |                            00011
       sendchannelheader |                00000000000010000 |                            00100
              sendheader |                00000000000100000 |                            00101
             sendheader0 |                00000000001000000 |                            00110
             sendheader1 |                00000000010000000 |                            00111
             sendheader2 |                00000000100000000 |                            01000
              sendbcolow |                00000001000000000 |                            01001
             sendbcohigh |                00000010000000000 |                            01010
                senddata |                00000100000000000 |                            01011
          sendchannelend |                00001000000000000 |                            01100
        sendchannelcheck |                00010000000000000 |                            01101
            sendeventend |                00100000000000000 |                            01110
               sendempty |                01000000000000000 |                            01111
              sendstrobe |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_buffer_streamer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
               waitcount |                    0000000000010 |                             0001
                sendsum1 |                    0000000000100 |                             0010
                sendsum2 |                    0000000001000 |                             0011
                sendsum3 |                    0000000010000 |                             0100
         sendstrobecheck |                    0000000100000 |                             0101
             sendstrobe0 |                    0000001000000 |                             0110
             sendstrobe1 |                    0000010000000 |                             0111
             sendstrobe2 |                    0000100000000 |                             1000
             sendstrobe3 |                    0001000000000 |                             1001
             sendstrobe4 |                    0010000000000 |                             1010
             sendstrobe5 |                    0100000000000 |                             1011
             sendstrobe6 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sumstate_reg' using encoding 'one-hot' in module 'sumarea_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00000000000001 |                             0000
   sendpeakfindingheader |                   00000000000010 |                             0001
      senddatapeakheader |                   00000000000100 |                             0010
       senddatapeak_wait |                   00000000001000 |                             0011
            senddatapeak |                   00000000010000 |                             0100
     senddatapeakendwait |                   00000000100000 |                             0101
         senddatapeakend |                   00000001000000 |                             0110
       senddatasumheader |                   00000010000000 |                             0111
        senddatasum_wait |                   00000100000000 |                             1000
             senddatasum |                   00001000000000 |                             1001
      senddatasumendwait |                   00010000000000 |                             1010
          senddatasumend |                   00100000000000 |                             1011
      sendpeakfindingend |                   01000000000000 |                             1100
     sendpeakfindingdone |                   10000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'peakfinding'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
    sendpeakstreamheader |                        000000010 |                             0001
sendpeakstreamchannelheader |                        000000100 |                             0010
sendpeakstreamchannelreq |                        000001000 |                             0011
sendpeakstreamchanneldata |                        000010000 |                             0100
sendpeakstreamchannelend |                        000100000 |                             0101
sendpeakstreamchannelcheck |                        001000000 |                             0110
       sendpeakstreamend |                        010000000 |                             0111
      sendpeakstreamdone |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'peakdata_stream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
        sendeventheader0 |                  000000000000010 |                             0001
        sendeventheader1 |                  000000000000100 |                             0010
           sendbyteorder |                  000000000001000 |                             0011
           sendfmcnumber |                  000000000010000 |                             0100
             sendevntrig |                  000000000100000 |                             0101
           sendevnnumber |                  000000001000000 |                             0110
             senddataraw |                  000000010000000 |                             0111
            senddatapeak |                  000000100000000 |                             1000
         sendeventendsub |                  000001000000000 |                             1001
         sendsubevncheck |                  000010000000000 |                             1010
            sendeventend |                  000100000000000 |                             1100
             sendstrobe2 |                  001000000000000 |                             1101
                  iSTATE |                  010000000000000 |                             1111
             sendstrobe1 |                  100000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'event_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                              000
                 command |                         00000010 |                              001
                cmdclock |                         00000100 |                              010
                    read |                         00001000 |                              101
               readclock |                         00010000 |                              110
                   write |                         00100000 |                              011
              writeclock |                         01000000 |                              100
                    done |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000001 |                             0000
         sendeventheader |                       0000000010 |                             0001
           sendbyteorder |                       0000000100 |                             0010
           sendfmcnumber |                       0000001000 |                             0011
             sendevntrig |                       0000010000 |                             0100
           sendevnnumber |                       0000100000 |                             0101
             senddataraw |                       0001000000 |                             0110
            senddatapeak |                       0010000000 |                             0111
            sendeventend |                       0100000000 |                             1000
              sendstrobe |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'event_card1_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                             0000
         sendeventheader |                         00000010 |                             0001
           sendbyteorder |                         00000100 |                             0010
        sendfmccard0data |                         00001000 |                             0100
       sendfmccard1check |                         00010000 |                             0101
        sendfmccard1data |                         00100000 |                             0110
            sendeventend |                         01000000 |                             0111
              sendstrobe |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'event_amc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state1 |                           000001 |                              000
                  state2 |                           000010 |                              001
                  state3 |                           000100 |                              010
                  state4 |                           001000 |                              011
                  state5 |                           010000 |                              100
                  state6 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_fmc228_pcie'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 168 ; free virtual = 16213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |amc502_interface__GB0      |           1|     38248|
|2     |amc502_interface__GB1      |           1|      8009|
|3     |amc502_interface__GB2      |           1|     10042|
|4     |peakfinding                |           8|      9677|
|5     |fmc228_interface__GC0      |           1|     16938|
|6     |fmc228card1_interface__GC0 |           1|     15872|
|7     |top_fmc228_pcie__GC0       |           1|     32529|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 13    
	   2 Input     32 Bit       Adders := 33    
	   4 Input     32 Bit       Adders := 8     
	   2 Input     28 Bit       Adders := 33    
	   2 Input     21 Bit       Adders := 3     
	   6 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 19    
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     31 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 4     
	   2 Input     15 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 32    
	   3 Input      1 Bit         XORs := 512   
+---Registers : 
	               64 Bit    Registers := 29    
	               48 Bit    Registers := 26    
	               36 Bit    Registers := 16    
	               32 Bit    Registers := 243   
	               31 Bit    Registers := 12    
	               28 Bit    Registers := 33    
	               24 Bit    Registers := 6     
	               21 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 169   
	               15 Bit    Registers := 20    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 343   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 76    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 464   
+---RAMs : 
	            2048K Bit         RAMs := 2     
	              16K Bit         RAMs := 6     
	               8K Bit         RAMs := 1     
	               1K Bit         RAMs := 16    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  18 Input     64 Bit        Muxes := 8     
	  50 Input     50 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 22    
	  15 Input     48 Bit        Muxes := 1     
	  19 Input     48 Bit        Muxes := 2     
	  18 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 75    
	  19 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 33    
	   3 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 24    
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 24    
	   6 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     29 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 9     
	  13 Input     28 Bit        Muxes := 8     
	  28 Input     26 Bit        Muxes := 1     
	  24 Input     24 Bit        Muxes := 1     
	  29 Input     21 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	  21 Input     17 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 33    
	  16 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 9     
	  13 Input     16 Bit        Muxes := 16    
	  19 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	  29 Input     16 Bit        Muxes := 6     
	  20 Input     15 Bit        Muxes := 1     
	  18 Input     14 Bit        Muxes := 8     
	  20 Input     13 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	  13 Input     12 Bit        Muxes := 8     
	  13 Input     11 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	  22 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 796   
	  10 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 6     
	  13 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	  29 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 3     
	  14 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 16    
	   9 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 16    
	  18 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	  15 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  14 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 32    
	  26 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 73    
	   5 Input      2 Bit        Muxes := 17    
	  17 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 6     
	  19 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 5     
	  18 Input      2 Bit        Muxes := 1     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 633   
	   3 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 49    
	  14 Input      1 Bit        Muxes := 109   
	   5 Input      1 Bit        Muxes := 408   
	   6 Input      1 Bit        Muxes := 21    
	  13 Input      1 Bit        Muxes := 170   
	  18 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 54    
	  17 Input      1 Bit        Muxes := 26    
	   9 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 16    
	  19 Input      1 Bit        Muxes := 21    
	  29 Input      1 Bit        Muxes := 53    
	  22 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 15    
	  23 Input      1 Bit        Muxes := 6     
	  49 Input      1 Bit        Muxes := 9     
	  30 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_fmc228_pcie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  22 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module i2c_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  14 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 44    
	  14 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
Module tclkb_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tclka_receiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module unimacro_COUNTER_TC_MACRO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module tclka_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module latch_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
Module event_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module trigger_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module unimacro_COUNTER_TC_MACRO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module unimacro_COUNTER_TC_MACRO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clkfreq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module amc502_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 259   
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	  15 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  19 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 768   
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 256   
	   2 Input      1 Bit        Muxes := 61    
	  13 Input      1 Bit        Muxes := 26    
Module sumarea_module 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 4     
	               16 Bit    Registers := 13    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  18 Input     64 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	  13 Input     28 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  20 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 18    
Module peakfinding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 3     
	  18 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 7     
Module lmk_spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module hmc_spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lfsr_n__parameterized6__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module jesd204_adc__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module lfsr_n__parameterized6__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module jesd204_adc__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module adc_trigger__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module lfsr_n__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
Module lfsr_n__parameterized12__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 2     
Module adc_buffer_streamer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 2     
	  21 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 13    
Module peakdata_stream__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 11    
Module event_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  20 Input     15 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 16    
Module adc_spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module adc_spi__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module fmc228_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	  19 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	  19 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 31    
Module lmk_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module hmc_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lfsr_n__parameterized6__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module jesd204_adc__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module lfsr_n__parameterized6__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module lfsr_n__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module lfsr_n__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module ilas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module jesd204_adc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module adc_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module lfsr_n__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 2     
Module lfsr_n__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 2     
Module adc_buffer_streamer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 2     
	  21 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 13    
Module peakdata_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 11    
Module event_card1_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 12    
Module adc_spi__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module adc_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module fmc228card1_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
Module iobus_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
Module hep337dev_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module ethernet 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  19 Input     48 Bit        Muxes := 2     
	  18 Input     48 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 11    
	  19 Input      1 Bit        Muxes := 1     
Module arp 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 3     
Module arptab 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 12    
	               32 Bit    Registers := 25    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 24    
Module add8__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module cksum 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	  22 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 14    
Module icmp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
Module udp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
Module hep337dev_crc32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module txether 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  28 Input     26 Bit        Muxes := 1     
	  26 Input      8 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  26 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 15    
Module add8__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module ipheader 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  24 Input     24 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 6     
Module arprep 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  50 Input     50 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 4     
Module arpreq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  50 Input     50 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 5     
Module ipbuf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module add8__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module icmprep 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 2     
	  13 Input     11 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 12    
Module txbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     19 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module add8__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module sendpkt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  33 Input     29 Bit        Muxes := 1     
	  29 Input     21 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 2     
	  29 Input     11 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  29 Input      1 Bit        Muxes := 16    
Module udpbuffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module udpbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module lfsr_n__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module lfsr_n__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module lfsr_n__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module lfsr_n__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module gbe_stream_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	            2048K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module add8__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module streampkt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  33 Input     29 Bit        Muxes := 1     
	  29 Input     21 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 2     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 17    
Module lfsr_n__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module lfsr_n 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module lfsr_n__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module lfsr_n__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module gbe_stream_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	            2048K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module add8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module add8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module streampkt__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  33 Input     29 Bit        Muxes := 1     
	  29 Input     21 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 2     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 17    
Module gbe_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	  30 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	  14 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
Module event_amc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 167 ; free virtual = 16212
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tclka_counter_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tclka_counter_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "peakhigh_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_sum" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sumarea_rden" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg' and it is trimmed from '31' to '30' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/i2c_slave.vhd:146]
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "one_pulse_per_second" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O96[1] driven by constant 0
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port P[1] driven by constant 1
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port P[0] driven by constant 1
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O97[1] driven by constant 0
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O97[0] driven by constant 1
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design amc502_interface__GB2 has port O99[0] driven by constant 0
INFO: [Synth 8-5545] ROM "fragment" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wrdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fragment" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fragment" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wrdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fragment" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flash_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flasher" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "broadcast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 180 ; free virtual = 14299
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 180 ; free virtual = 14299

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |amc502_interface__GB0      |           1|     42922|
|2     |amc502_interface__GB1      |           1|      9905|
|3     |amc502_interface__GB2      |           1|      7657|
|4     |peakfinding                |           8|     11145|
|5     |fmc228_interface__GC0      |           1|     16516|
|6     |fmc228card1_interface__GC0 |           1|     15810|
|7     |top_fmc228_pcie__GC0       |           1|     33774|
+------+---------------------------+------------+----------+
INFO: [Synth 8-3971] The signal ram_imp/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[0].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[1].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[2].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[3].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[0].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[1].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[2].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[3].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[0].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[1].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[2].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[3].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[0].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[1].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[2].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ilas[3].ilas_imp/elastic_buffer_read_reg' and it is trimmed from '36' to '32' bits. [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ilas.vhd:271]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------+---------------+----------------+
|Module Name     | RTL Object   | Depth x Width | Implemented As | 
+----------------+--------------+---------------+----------------+
|hep337dev_crc32 | crc_table[0] | 256x32        | LUT            | 
+----------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|trigger_ram       | ram_reg            | 256 x 64(READ_FIRST)   | W | R | 256 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ilas              | elastic_buffer_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ipbuf             | fifo_reg           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|gbe_stream_buffer | pkt_ram_reg        | 512 x 32               | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gbe_stream_buffer | ram_reg            | 64 K x 32              | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|gbe_stream_buffer | pkt_ram_reg        | 512 x 32               | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|gbe_stream_buffer | ram_reg            | 64 K x 32              | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
+------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object                 | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+----------------------------+-----------+----------------------+------------------------------+
|top_fmc228_pcie | i2c_rbuf_reg               | Implied   | 256 x 8              | RAM64X1D x 32  RAM64M x 32   | 
|txbuffer        | ram_reg                    | Implied   | 512 x 32             | RAM128X1D x 128              | 
|gbe_interface   | gbuf[0].udpbuf_imp/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128              | 
|gbe_interface   | gbuf[1].udpbuf_imp/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128              | 
+----------------+----------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (count_imp/\mask_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (count_imp/\mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_imp/\dout_reg[61] )
WARNING: [Synth 8-3332] Sequential element (mask_reg[13]) is unused and will be removed from module tclka_counter.
WARNING: [Synth 8-3332] Sequential element (mask_reg[9]) is unused and will be removed from module tclka_counter.
WARNING: [Synth 8-3332] Sequential element (dout_reg[61]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[60]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[55]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[54]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[53]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[52]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[51]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[49]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (dout_reg[48]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (debug_reg[2]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (debug_reg[1]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (debug_reg[0]) is unused and will be removed from module event_generator.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[10]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[11]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[12]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[13]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[14]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[15]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[16]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[17]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[18]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[19]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[20]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[21]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[22]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[23]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[24]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[25]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[26]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[27]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[28]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[29]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[30]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[31]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[32]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[33]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[34]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[35]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[36]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[37]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[38]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[39]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[40]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[41]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[42]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[43]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[44]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[45]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[46]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (read_bco_reg[47]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[47]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[46]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[45]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[44]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[43]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[42]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[41]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[40]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[39]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[38]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[37]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[36]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[35]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[34]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[33]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[32]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[31]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[30]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[29]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[28]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[27]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[26]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[25]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[24]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[23]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[22]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[21]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[20]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[19]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[18]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[17]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[16]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[15]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[14]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[13]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[12]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[11]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[10]) is unused and will be removed from module trigger.
WARNING: [Synth 8-3332] Sequential element (write_bco_reg[0]) is unused and will be removed from module trigger.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2c_lllx_imp/\next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i2c_lllx_imp/\next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (shift_reg[29]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[28]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[27]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[26]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[25]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[24]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[23]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[22]) is unused and will be removed from module i2c_slave.
WARNING: [Synth 8-3332] Sequential element (shift_reg[21]) is unused and will be removed from module i2c_slave.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sum_imp/dout_height_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sum_imp/dout_height_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hmc_dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_pipe_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\minus_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\minus_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /i_20/\len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\sum_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\pkt_waddr_imp/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /last_strobe_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gbe_imp/\g_stream[1].sb_imp /\waddr_imp/q_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 174 ; free virtual = 13719
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1841.094 ; gain = 775.789 ; free physical = 174 ; free virtual = 13719

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |amc502_interface__GB0      |           1|     32795|
|2     |amc502_interface__GB1      |           1|      1314|
|3     |amc502_interface__GB2      |           1|       255|
|4     |peakfinding                |           8|      4273|
|5     |fmc228_interface__GC0      |           1|     11694|
|6     |fmc228card1_interface__GC0 |           1|     11254|
|7     |top_fmc228_pcie__GC0       |           1|     17760|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/gtrefclk_bufg_out' to pin 'pcs_pma/bbstub_gtrefclk_bufg_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/gtrefclk_out' to pin 'pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/rxuserclk2_out' to pin 'pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/rxuserclk_out' to pin 'pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/userclk2_out' to pin 'pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcs_pma/userclk_out' to pin 'pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/FIT1_Toggle' to pin 'mcs_imp/bbstub_FIT1_Toggle/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/INTC_IRQ' to pin 'mcs_imp/bbstub_INTC_IRQ/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/IO_addr_strobe' to pin 'mcs_imp/bbstub_IO_addr_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/IO_read_strobe' to pin 'mcs_imp/bbstub_IO_read_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/IO_write_strobe' to pin 'mcs_imp/bbstub_IO_write_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/UART_Interrupt' to pin 'mcs_imp/bbstub_UART_Interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mcs_imp/UART_txd' to pin 'mcs_imp/bbstub_UART_txd/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_adc0_imp/jesd204_phy_imp/rxoutclk' to pin 'jesd204_adc0_imp/jesd204_phy_imp/bbstub_rxoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_adc0_imp/jesd204_phy_imp/txoutclk' to pin 'jesd204_adc0_imp/jesd204_phy_imp/bbstub_txoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_adc1_imp/jesd204_phy_imp/rxoutclk' to pin 'jesd204_adc1_imp/jesd204_phy_imp/bbstub_rxoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_adc1_imp/jesd204_phy_imp/txoutclk' to pin 'jesd204_adc1_imp/jesd204_phy_imp/bbstub_txoutclk/O'
INFO: [Synth 8-5820] Moved 17 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 2152.086 ; gain = 1086.781 ; free physical = 158 ; free virtual = 13392
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal pkt_ram_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal pkt_ram_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2176.102 ; gain = 1110.797 ; free physical = 277 ; free virtual = 13281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |amc502_interface__GB0      |           1|     19308|
|2     |amc502_interface__GB1      |           1|      1314|
|3     |amc502_interface__GB2      |           1|       255|
|4     |peakfinding                |           5|      4273|
|5     |fmc228_interface__GC0      |           1|     11694|
|6     |fmc228card1_interface__GC0 |           1|     11254|
|7     |top_fmc228_pcie__GC0       |           1|     18534|
|8     |peakfinding__8             |           3|      4273|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance amc502_imp/trig_imp/ram_imp/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance amc502_imp/trig_imp/ram_imp/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_1' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_2' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_3' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_4' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_5' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_6' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_7' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_8' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_9' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_10' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_11' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_12' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_13' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_14' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_15' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_16' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_17' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_18' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_19' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_20' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_21' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_22' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_23' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_24' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_25' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_26' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_27' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_28' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_29' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_30' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_31' (RAMB36E1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_1' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_2' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_3' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_4' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_5' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_6' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_7' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_8' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_9' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_10' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_11' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_12' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_13' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_14' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_15' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_16' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_17' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_18' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_19' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_20' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_21' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_22' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_23' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_24' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_25' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_26' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_27' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_28' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_29' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_30' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_31' (RAMB36E1_1) to 'i_3/gbe_imp/g_stream[1].sb_imp/ram_reg_1_0'
INFO: [Synth 8-4480] The timing for the instance gbe_imp/icmprep_imp/ipbuf_imp/fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[1].sb_imp/pkt_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[1].sb_imp/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |amc502_interface__GB0      |           1|     10114|
|2     |fmc228_interface__GC0      |           1|      5852|
|3     |fmc228card1_interface__GC0 |           1|      5616|
|4     |top_fmc228_pcie__GC0       |           1|      9123|
+------+---------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[1].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance jesd204_adc1_imp/g_ilas[3].ilas_imp/elastic_buffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance amc502_imp/trig_imp/ram_imp/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance amc502_imp/trig_imp/ram_imp/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/icmprep_imp/ipbuf_imp/fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gbe_imp/g_stream[0].sb_imp/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5777] Ignored max_fanout on net outrst because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net outrst because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 14 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:45 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fmc228_interface      | jesd204_adc0_imp/reset_pipe_reg[0] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fmc228_interface      | jesd204_adc1_imp/reset_pipe_reg[0] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fmc228card1_interface | jesd204_adc0_imp/reset_pipe_reg[0] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fmc228card1_interface | jesd204_adc1_imp/reset_pipe_reg[0] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_fmc228_pcie       | idelay_rst_pipe_reg[63]            | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+----------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | user_data_pipe_reg | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |peakhigh_fifo          |         8|
|2     |sumarea_fifo           |         8|
|3     |fifo_generator_0       |         8|
|4     |jesd204_phy_1          |         4|
|5     |microblaze_mcs_0       |         1|
|6     |gig_ethernet_pcs_pma_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |fifo_generator_0_bbox       |     1|
|2     |fifo_generator_0_bbox_0     |     1|
|3     |fifo_generator_0_bbox_1     |     1|
|4     |fifo_generator_0_bbox_2     |     1|
|5     |fifo_generator_0_bbox_3     |     1|
|6     |fifo_generator_0_bbox_4     |     1|
|7     |fifo_generator_0_bbox_5     |     1|
|8     |fifo_generator_0_bbox_6     |     1|
|9     |gig_ethernet_pcs_pma_0_bbox |     1|
|10    |jesd204_phy_1_bbox          |     1|
|11    |jesd204_phy_1_bbox__4       |     1|
|12    |jesd204_phy_1_bbox__5       |     1|
|13    |jesd204_phy_1_bbox__6       |     1|
|14    |microblaze_mcs_0_bbox       |     1|
|15    |peakhigh_fifo_bbox          |     1|
|16    |peakhigh_fifo_bbox__10      |     1|
|17    |peakhigh_fifo_bbox__11      |     1|
|18    |peakhigh_fifo_bbox__12      |     1|
|19    |peakhigh_fifo_bbox__13      |     1|
|20    |peakhigh_fifo_bbox__14      |     1|
|21    |peakhigh_fifo_bbox__8       |     1|
|22    |peakhigh_fifo_bbox__9       |     1|
|23    |sumarea_fifo_bbox           |     1|
|24    |sumarea_fifo_bbox__10       |     1|
|25    |sumarea_fifo_bbox__11       |     1|
|26    |sumarea_fifo_bbox__12       |     1|
|27    |sumarea_fifo_bbox__13       |     1|
|28    |sumarea_fifo_bbox__14       |     1|
|29    |sumarea_fifo_bbox__8        |     1|
|30    |sumarea_fifo_bbox__9        |     1|
|31    |BUFG                        |    18|
|32    |CARRY4                      |  1598|
|33    |DSP48E1                     |    31|
|34    |IBUFDS_GTE2                 |     5|
|35    |IDDR                        |     1|
|36    |IDELAYCTRL                  |     1|
|37    |IDELAYE2                    |     1|
|38    |LUT1                        |  2523|
|39    |LUT2                        |  2531|
|40    |LUT3                        |  3748|
|41    |LUT4                        |  6973|
|42    |LUT5                        |  2031|
|43    |LUT6                        |  9658|
|44    |MMCME2_BASE                 |     1|
|45    |MUXF7                       |   976|
|46    |MUXF8                       |   310|
|47    |ODDR                        |     1|
|48    |PLLE2_ADV                   |     1|
|49    |PLLE2_BASE                  |     1|
|50    |RAM128X1D                   |   384|
|51    |RAM64M                      |   112|
|52    |RAM64X1D                    |    48|
|53    |RAMB18E1                    |    16|
|54    |RAMB18E1_1                  |     1|
|55    |RAMB18E1_2                  |     1|
|56    |RAMB36E1                    |     2|
|57    |RAMB36E1_1                  |    33|
|58    |RAMB36E1_2                  |    33|
|59    |SRL16E                      |     4|
|60    |SRLC32E                     |    34|
|61    |FDRE                        | 18437|
|62    |FDSE                        |   356|
|63    |LDCP                        |     1|
|64    |IBUF                        |    62|
|65    |IBUFDS                      |    16|
|66    |IOBUF                       |    10|
|67    |OBUF                        |    50|
|68    |OBUFDS                      |     8|
|69    |OBUFT                       |     9|
+------+----------------------------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------------------------+------+
|      |Instance                        |Module                                       |Cells |
+------+--------------------------------+---------------------------------------------+------+
|1     |top                             |                                             | 51745|
|2     |  fmc228_card0_imp              |fmc228_interface                             | 15487|
|3     |    pf_0_imp                    |peakfinding__9                               |  2408|
|4     |      sum_imp                   |sumarea_module_119                           |  1970|
|5     |    trig_imp                    |adc_trigger__1                               |   287|
|6     |    bs_imp                      |adc_buffer_streamer__1                       |   674|
|7     |      lfsr15_imp                |lfsr_n__parameterized10_117                  |    31|
|8     |      lfsr31_imp                |lfsr_n__parameterized12_118                  |   125|
|9     |    ev_imp                      |event_module                                 |   258|
|10    |    \g_adc_spi[0].adc_spi_imp   |adc_spi_81                                   |    83|
|11    |    \g_adc_spi[1].adc_spi_imp   |adc_spi_82                                   |    83|
|12    |    hmc_spi_imp                 |hmc_spi_83                                   |   118|
|13    |    jesd204_adc0_imp            |jesd204_adc_84                               |  1482|
|14    |      \g_ilas[0].ilas_imp       |ilas_105                                     |   318|
|15    |        raddr_imp               |lfsr_n__parameterized8_115                   |     6|
|16    |        waddr_imp               |lfsr_n__parameterized6_116                   |     6|
|17    |      \g_ilas[1].ilas_imp       |ilas_106                                     |   319|
|18    |        raddr_imp               |lfsr_n__parameterized8_113                   |     6|
|19    |        waddr_imp               |lfsr_n__parameterized6_114                   |     6|
|20    |      \g_ilas[2].ilas_imp       |ilas_107                                     |   316|
|21    |        raddr_imp               |lfsr_n__parameterized8_111                   |     6|
|22    |        waddr_imp               |lfsr_n__parameterized6_112                   |     6|
|23    |      \g_ilas[3].ilas_imp       |ilas_108                                     |   324|
|24    |        raddr_imp               |lfsr_n__parameterized8_109                   |     6|
|25    |        waddr_imp               |lfsr_n__parameterized6_110                   |     6|
|26    |    jesd204_adc1_imp            |jesd204_adc_85                               |  1497|
|27    |      \g_ilas[0].ilas_imp       |ilas_93                                      |   322|
|28    |        raddr_imp               |lfsr_n__parameterized8_103                   |     6|
|29    |        waddr_imp               |lfsr_n__parameterized6_104                   |     6|
|30    |      \g_ilas[1].ilas_imp       |ilas_94                                      |   324|
|31    |        raddr_imp               |lfsr_n__parameterized8_101                   |     6|
|32    |        waddr_imp               |lfsr_n__parameterized6_102                   |     6|
|33    |      \g_ilas[2].ilas_imp       |ilas_95                                      |   322|
|34    |        raddr_imp               |lfsr_n__parameterized8_99                    |     6|
|35    |        waddr_imp               |lfsr_n__parameterized6_100                   |     6|
|36    |      \g_ilas[3].ilas_imp       |ilas_96                                      |   328|
|37    |        raddr_imp               |lfsr_n__parameterized8_97                    |     6|
|38    |        waddr_imp               |lfsr_n__parameterized6_98                    |     6|
|39    |    lmk_spi_imp                 |lmk_spi_86                                   |    92|
|40    |    peakst_imp                  |peakdata_stream_87                           |   162|
|41    |    pf_1_imp                    |peakfinding__15                              |  2407|
|42    |      sum_imp                   |sumarea_module_92                            |  1970|
|43    |    pf_2_imp                    |peakfinding_88                               |  2407|
|44    |      sum_imp                   |sumarea_module_91                            |  1970|
|45    |    pf_3_imp                    |peakfinding_89                               |  2408|
|46    |      sum_imp                   |sumarea_module_90                            |  1970|
|47    |  fmc228_card1_imp              |fmc228card1_interface                        | 15253|
|48    |    pf_0_imp                    |peakfinding__12                              |  2408|
|49    |      sum_imp                   |sumarea_module_80                            |  1970|
|50    |    pf_1_imp                    |peakfinding__13                              |  2408|
|51    |      sum_imp                   |sumarea_module_79                            |  1970|
|52    |    pf_2_imp                    |peakfinding__14                              |  2408|
|53    |      sum_imp                   |sumarea_module_78                            |  1970|
|54    |    pf_3_imp                    |peakfinding                                  |  2408|
|55    |      sum_imp                   |sumarea_module                               |  1970|
|56    |    trig_imp                    |adc_trigger                                  |   287|
|57    |    bs_imp                      |adc_buffer_streamer                          |   674|
|58    |      lfsr15_imp                |lfsr_n__parameterized10                      |    31|
|59    |      lfsr31_imp                |lfsr_n__parameterized12                      |   125|
|60    |    ev_imp                      |event_card1_module                           |   219|
|61    |    \g_adc_spi[0].adc_spi_imp   |adc_spi                                      |    83|
|62    |    \g_adc_spi[1].adc_spi_imp   |adc_spi_55                                   |    83|
|63    |    hmc_spi_imp                 |hmc_spi                                      |   118|
|64    |    jesd204_adc0_imp            |jesd204_adc                                  |  1443|
|65    |      \g_ilas[0].ilas_imp       |ilas_66                                      |   307|
|66    |        raddr_imp               |lfsr_n__parameterized8_76                    |     6|
|67    |        waddr_imp               |lfsr_n__parameterized6_77                    |     6|
|68    |      \g_ilas[1].ilas_imp       |ilas_67                                      |   309|
|69    |        raddr_imp               |lfsr_n__parameterized8_74                    |     6|
|70    |        waddr_imp               |lfsr_n__parameterized6_75                    |     6|
|71    |      \g_ilas[2].ilas_imp       |ilas_68                                      |   307|
|72    |        raddr_imp               |lfsr_n__parameterized8_72                    |     6|
|73    |        waddr_imp               |lfsr_n__parameterized6_73                    |     6|
|74    |      \g_ilas[3].ilas_imp       |ilas_69                                      |   315|
|75    |        raddr_imp               |lfsr_n__parameterized8_70                    |     6|
|76    |        waddr_imp               |lfsr_n__parameterized6_71                    |     6|
|77    |    jesd204_adc1_imp            |jesd204_adc_56                               |  1564|
|78    |      \g_ilas[0].ilas_imp       |ilas                                         |   338|
|79    |        raddr_imp               |lfsr_n__parameterized8_64                    |     6|
|80    |        waddr_imp               |lfsr_n__parameterized6_65                    |     6|
|81    |      \g_ilas[1].ilas_imp       |ilas_57                                      |   341|
|82    |        raddr_imp               |lfsr_n__parameterized8_62                    |     6|
|83    |        waddr_imp               |lfsr_n__parameterized6_63                    |     6|
|84    |      \g_ilas[2].ilas_imp       |ilas_58                                      |   339|
|85    |        raddr_imp               |lfsr_n__parameterized8_60                    |     6|
|86    |        waddr_imp               |lfsr_n__parameterized6_61                    |     6|
|87    |      \g_ilas[3].ilas_imp       |ilas_59                                      |   347|
|88    |        raddr_imp               |lfsr_n__parameterized8                       |     6|
|89    |        waddr_imp               |lfsr_n__parameterized6                       |     6|
|90    |    lmk_spi_imp                 |lmk_spi                                      |    92|
|91    |    peakst_imp                  |peakdata_stream                              |   162|
|92    |  amc502_imp                    |amc502_interface                             | 11521|
|93    |    i2c_lllx_imp                |i2c_slave                                    |   395|
|94    |    bco_imp                     |unimacro_COUNTER_LOAD_MACRO                  |   100|
|95    |    count_imp                   |tclka_counter                                |  1377|
|96    |      \g[0].count_imp           |unimacro_COUNTER_TC_MACRO                    |    78|
|97    |      \g[10].count_imp          |unimacro_COUNTER_TC_MACRO_39                 |    78|
|98    |      \g[11].count_imp          |unimacro_COUNTER_TC_MACRO_40                 |    30|
|99    |      \g[12].count_imp          |unimacro_COUNTER_TC_MACRO_41                 |    30|
|100   |      \g[13].count_imp          |unimacro_COUNTER_TC_MACRO_42                 |    30|
|101   |      \g[14].count_imp          |unimacro_COUNTER_TC_MACRO_43                 |    79|
|102   |      \g[15].count_imp          |unimacro_COUNTER_TC_MACRO_44                 |    79|
|103   |      \g[1].count_imp           |unimacro_COUNTER_TC_MACRO_45                 |    78|
|104   |      \g[2].count_imp           |unimacro_COUNTER_TC_MACRO_46                 |    78|
|105   |      \g[3].count_imp           |unimacro_COUNTER_TC_MACRO_47                 |    78|
|106   |      \g[4].count_imp           |unimacro_COUNTER_TC_MACRO_48                 |    78|
|107   |      \g[5].count_imp           |unimacro_COUNTER_TC_MACRO_49                 |    78|
|108   |      \g[6].count_imp           |unimacro_COUNTER_TC_MACRO_50                 |    78|
|109   |      \g[7].count_imp           |unimacro_COUNTER_TC_MACRO_51                 |    78|
|110   |      \g[8].count_imp           |unimacro_COUNTER_TC_MACRO_52                 |   174|
|111   |      \g[9].count_imp           |unimacro_COUNTER_TC_MACRO_53                 |    30|
|112   |      timer_imp                 |unimacro_COUNTER_TC_MACRO_54                 |    28|
|113   |    event_imp                   |event_generator                              |   160|
|114   |    \g[0].clkfreq_imp           |clkfreq                                      |   157|
|115   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_38 |    21|
|116   |    \g[10].clkfreq_imp          |clkfreq_15                                   |   157|
|117   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_37 |    21|
|118   |    \g[11].clkfreq_imp          |clkfreq_16                                   |   189|
|119   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_36 |    21|
|120   |    \g[12].clkfreq_imp          |clkfreq_17                                   |   253|
|121   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_35 |    21|
|122   |    \g[1].clkfreq_imp           |clkfreq_18                                   |   157|
|123   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_34 |    21|
|124   |    \g[2].clkfreq_imp           |clkfreq_19                                   |   157|
|125   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_33 |    21|
|126   |    \g[3].clkfreq_imp           |clkfreq_20                                   |   189|
|127   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_32 |    21|
|128   |    \g[4].clkfreq_imp           |clkfreq_21                                   |   157|
|129   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_31 |    21|
|130   |    \g[5].clkfreq_imp           |clkfreq_22                                   |   157|
|131   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_30 |    21|
|132   |    \g[6].clkfreq_imp           |clkfreq_23                                   |   157|
|133   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_29 |    21|
|134   |    \g[7].clkfreq_imp           |clkfreq_24                                   |   189|
|135   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_28 |    21|
|136   |    \g[8].clkfreq_imp           |clkfreq_25                                   |   157|
|137   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0_27 |    21|
|138   |    \g[9].clkfreq_imp           |clkfreq_26                                   |   157|
|139   |      count_imp                 |unimacro_COUNTER_TC_MACRO__parameterized0    |    21|
|140   |    i2c_l1_imp                  |i2c                                          |   187|
|141   |    latch_imp                   |latch_generator                              |   133|
|142   |    tclka_imp                   |tclka_receiver                               |    88|
|143   |    tclkb_imp                   |tclkb_driver                                 |    78|
|144   |    trig_imp                    |trigger                                      |    54|
|145   |      ram_imp                   |trigger_ram                                  |    35|
|146   |  event_amc_imp                 |event_amc                                    |    21|
|147   |  gbe_imp                       |gbe_interface                                |  9045|
|148   |    arp_imp                     |arp                                          |   222|
|149   |    arprep_imp                  |arprep                                       |   224|
|150   |    arpreq_imp                  |arpreq                                       |   335|
|151   |    arptab_imp                  |arptab                                       |  2129|
|152   |    ethernet_imp                |ethernet                                     |   472|
|153   |      crc32_imp                 |hep337dev_crc32_14                           |    83|
|154   |    \g_stream[0].sb_imp         |gbe_stream_buffer                            |   923|
|155   |      pkt_raddr_imp             |lfsr_n__parameterized4_11                    |   120|
|156   |      pkt_waddr_imp             |lfsr_n__parameterized2                       |    23|
|157   |      raddr_imp                 |lfsr_n_12                                    |    58|
|158   |      waddr_imp                 |lfsr_n_13                                    |    59|
|159   |    \g_stream[0].streampkt_imp  |streampkt                                    |   371|
|160   |      sum_high                  |add8_9                                       |    38|
|161   |      sum_low                   |add8_10                                      |    26|
|162   |    \g_stream[1].sb_imp         |gbe_stream_buffer_0                          |   147|
|163   |      pkt_raddr_imp             |lfsr_n__parameterized4                       |    14|
|164   |      raddr_imp                 |lfsr_n                                       |    20|
|165   |    \g_stream[1].streampkt_imp  |streampkt__parameterized1                    |   386|
|166   |      sum_high                  |add8_7                                       |    36|
|167   |      sum_low                   |add8_8                                       |    31|
|168   |    \gbuf[0].udpbuf_imp         |udpbuffer                                    |   479|
|169   |    \gbuf[1].udpbuf_imp         |udpbuffer_1                                  |   491|
|170   |    icmp_imp                    |icmp                                         |    26|
|171   |    icmprep_imp                 |icmprep                                      |   401|
|172   |      ipbuf_imp                 |ipbuf                                        |   186|
|173   |      sum_high                  |add8_5                                       |    20|
|174   |      sum_low                   |add8_6                                       |    20|
|175   |    ip_imp                      |ip                                           |   247|
|176   |    ipheader_imp                |ipheader                                     |   216|
|177   |      sum_high                  |add8_3                                       |    30|
|178   |      sum_low                   |add8_4                                       |    34|
|179   |    sendpkt_imp                 |sendpkt                                      |   504|
|180   |      sum_high                  |add8                                         |    28|
|181   |      sum_low                   |add8_2                                       |    33|
|182   |    tx_imp                      |txether                                      |   299|
|183   |      crc32_imp                 |hep337dev_crc32                              |   138|
|184   |    txbuffer_imp                |txbuffer                                     |   504|
|185   |    udp_imp                     |udp                                          |    69|
|186   |  iobus_imp                     |iobus_interface                              |     4|
+------+--------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 218 ; free virtual = 12752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1168 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2188.031 ; gain = 584.375 ; free physical = 218 ; free virtual = 12752
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2188.031 ; gain = 1122.727 ; free physical = 229 ; free virtual = 12759
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 31 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 559 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 384 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
984 Infos, 503 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:51 . Memory (MB): peak = 2240.133 ; gain = 1098.266 ; free physical = 3208 ; free virtual = 15739
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2272.148 ; gain = 0.000 ; free physical = 3225 ; free virtual = 15761
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 17:44:42 2023...
