
Test_Io1_Plained.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000526c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000064  20000000  0000526c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000d4  20000064  000052d0  00020064  2**2
                  ALLOC
  3 .stack        00002000  20000138  000053a4  00020064  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002932e  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003ac4  00000000  00000000  00049413  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000cd72  00000000  00000000  0004ced7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000dc0  00000000  00000000  00059c49  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000e00  00000000  00000000  0005aa09  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001befb  00000000  00000000  0005b809  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001438f  00000000  00000000  00077704  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00080d6c  00000000  00000000  0008ba93  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002dac  00000000  00000000  0010c800  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	38 21 00 20 4d 02 00 00 49 02 00 00 49 02 00 00     8!. M...I...I...
	...
      2c:	49 02 00 00 00 00 00 00 00 00 00 00 49 02 00 00     I...........I...
      3c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      4c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      5c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      6c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      7c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      8c:	49 02 00 00 49 02 00 00 49 02 00 00 49 02 00 00     I...I...I...I...
      9c:	1d 0f 00 00 49 02 00 00 49 02 00 00 49 02 00 00     ....I...I...I...
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000064 	.word	0x20000064
      d4:	00000000 	.word	0x00000000
      d8:	0000526c 	.word	0x0000526c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000068 	.word	0x20000068
     108:	0000526c 	.word	0x0000526c
     10c:	0000526c 	.word	0x0000526c
     110:	00000000 	.word	0x00000000

00000114 <at30tse75x_read>:

/**
 * \brief Read temperature from the given sensor
 */
float at30tse75x_read(const struct temperature_sensor *const me)
{
     114:	b570      	push	{r4, r5, r6, lr}
     116:	b082      	sub	sp, #8
     118:	0005      	movs	r5, r0
	uint8_t                 buffer[2];
	struct at30tse75x *     at30  = (struct at30tse75x *)me;
	struct i2c_m_sync_desc *descr = (struct i2c_m_sync_desc *)(me->io);
     11a:	6806      	ldr	r6, [r0, #0]
	uint16_t                data;
	int8_t                  sign = 1;

	/* Read the 16-bit temperature register. */
	buffer[0] = AT30TSE_TEMPERATURE_REG | AT30TSE_NON_VOLATILE_REG_TYPE;
     11c:	ac01      	add	r4, sp, #4
     11e:	2300      	movs	r3, #0
     120:	7023      	strb	r3, [r4, #0]
	buffer[1] = 0;
     122:	7063      	strb	r3, [r4, #1]
	i2c_m_sync_set_slaveaddr(descr, AT30TSE_SENSOR_ADDRESS, I2C_M_SEVEN);
     124:	2280      	movs	r2, #128	; 0x80
     126:	0112      	lsls	r2, r2, #4
     128:	214f      	movs	r1, #79	; 0x4f
     12a:	0030      	movs	r0, r6
     12c:	4b21      	ldr	r3, [pc, #132]	; (1b4 <at30tse75x_read+0xa0>)
     12e:	4798      	blx	r3
	io_write(&descr->io, buffer, 1);
     130:	3614      	adds	r6, #20
     132:	2201      	movs	r2, #1
     134:	0021      	movs	r1, r4
     136:	0030      	movs	r0, r6
     138:	4b1f      	ldr	r3, [pc, #124]	; (1b8 <at30tse75x_read+0xa4>)
     13a:	4798      	blx	r3
	io_read(&descr->io, buffer, 2);
     13c:	2202      	movs	r2, #2
     13e:	0021      	movs	r1, r4
     140:	0030      	movs	r0, r6
     142:	4b1e      	ldr	r3, [pc, #120]	; (1bc <at30tse75x_read+0xa8>)
     144:	4798      	blx	r3

	data = (buffer[0] << 8) | buffer[1];
     146:	7822      	ldrb	r2, [r4, #0]
     148:	0212      	lsls	r2, r2, #8
     14a:	7863      	ldrb	r3, [r4, #1]
     14c:	4313      	orrs	r3, r2
     14e:	b21b      	sxth	r3, r3
     150:	b298      	uxth	r0, r3
	sign -= (bool)(data & (1 << 15)) << 1;
     152:	2b00      	cmp	r3, #0
     154:	db2b      	blt.n	1ae <at30tse75x_read+0x9a>
     156:	2300      	movs	r3, #0
     158:	2401      	movs	r4, #1
     15a:	1ae4      	subs	r4, r4, r3
     15c:	b264      	sxtb	r4, r4
	data &= ~(1 << 15);
     15e:	0440      	lsls	r0, r0, #17
     160:	0c40      	lsrs	r0, r0, #17

	/* Convert to temperature */
	data = data >> (7 - at30->resolution);
     162:	7a2e      	ldrb	r6, [r5, #8]
     164:	2307      	movs	r3, #7
     166:	1b9b      	subs	r3, r3, r6
     168:	4118      	asrs	r0, r3
     16a:	b280      	uxth	r0, r0
	return (float)data * sign * (0.5 / (1 << at30->resolution));
     16c:	4b14      	ldr	r3, [pc, #80]	; (1c0 <at30tse75x_read+0xac>)
     16e:	4798      	blx	r3
     170:	1c05      	adds	r5, r0, #0
     172:	0020      	movs	r0, r4
     174:	4b13      	ldr	r3, [pc, #76]	; (1c4 <at30tse75x_read+0xb0>)
     176:	4798      	blx	r3
     178:	1c29      	adds	r1, r5, #0
     17a:	4b13      	ldr	r3, [pc, #76]	; (1c8 <at30tse75x_read+0xb4>)
     17c:	4798      	blx	r3
     17e:	4b13      	ldr	r3, [pc, #76]	; (1cc <at30tse75x_read+0xb8>)
     180:	4798      	blx	r3
     182:	0004      	movs	r4, r0
     184:	000d      	movs	r5, r1
     186:	2001      	movs	r0, #1
     188:	40b0      	lsls	r0, r6
     18a:	4b11      	ldr	r3, [pc, #68]	; (1d0 <at30tse75x_read+0xbc>)
     18c:	4798      	blx	r3
     18e:	0002      	movs	r2, r0
     190:	000b      	movs	r3, r1
     192:	2000      	movs	r0, #0
     194:	490f      	ldr	r1, [pc, #60]	; (1d4 <at30tse75x_read+0xc0>)
     196:	4e10      	ldr	r6, [pc, #64]	; (1d8 <at30tse75x_read+0xc4>)
     198:	47b0      	blx	r6
     19a:	0002      	movs	r2, r0
     19c:	000b      	movs	r3, r1
     19e:	0020      	movs	r0, r4
     1a0:	0029      	movs	r1, r5
     1a2:	4c0e      	ldr	r4, [pc, #56]	; (1dc <at30tse75x_read+0xc8>)
     1a4:	47a0      	blx	r4
     1a6:	4b0e      	ldr	r3, [pc, #56]	; (1e0 <at30tse75x_read+0xcc>)
     1a8:	4798      	blx	r3
}
     1aa:	b002      	add	sp, #8
     1ac:	bd70      	pop	{r4, r5, r6, pc}
	sign -= (bool)(data & (1 << 15)) << 1;
     1ae:	2302      	movs	r3, #2
     1b0:	e7d2      	b.n	158 <at30tse75x_read+0x44>
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	000009f5 	.word	0x000009f5
     1b8:	00000a09 	.word	0x00000a09
     1bc:	00000a41 	.word	0x00000a41
     1c0:	0000255d 	.word	0x0000255d
     1c4:	000024bd 	.word	0x000024bd
     1c8:	00001f05 	.word	0x00001f05
     1cc:	00003801 	.word	0x00003801
     1d0:	0000377d 	.word	0x0000377d
     1d4:	3fe00000 	.word	0x3fe00000
     1d8:	000025e9 	.word	0x000025e9
     1dc:	00002c51 	.word	0x00002c51
     1e0:	000038a5 	.word	0x000038a5

000001e4 <at30tse75x_construct>:
{
     1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1e6:	b083      	sub	sp, #12
     1e8:	0004      	movs	r4, r0
     1ea:	0017      	movs	r7, r2
	temperature_sensor_construct(me, io, &at30tse75x_interface);
     1ec:	4a0d      	ldr	r2, [pc, #52]	; (224 <at30tse75x_construct+0x40>)
     1ee:	4b0e      	ldr	r3, [pc, #56]	; (228 <at30tse75x_construct+0x44>)
     1f0:	4798      	blx	r3
	descr            = (struct i2c_m_sync_desc *)(me->io);
     1f2:	6825      	ldr	r5, [r4, #0]
	at30->resolution = resolution;
     1f4:	7227      	strb	r7, [r4, #8]
	data[0] = AT30TSE_CONFIGURATION_REG | AT30TSE_NON_VOLATILE_REG_TYPE;
     1f6:	ae01      	add	r6, sp, #4
     1f8:	2301      	movs	r3, #1
     1fa:	7033      	strb	r3, [r6, #0]
	data[1] = (uint16_t)(at30->resolution) << (AT30TSE_CONFIGURATION_REG_RESOLUTION_BF_OFFSET - 8);
     1fc:	017f      	lsls	r7, r7, #5
     1fe:	7077      	strb	r7, [r6, #1]
	data[2] = 0;
     200:	2300      	movs	r3, #0
     202:	70b3      	strb	r3, [r6, #2]
	i2c_m_sync_set_slaveaddr(descr, AT30TSE_SENSOR_ADDRESS, I2C_M_SEVEN);
     204:	2280      	movs	r2, #128	; 0x80
     206:	0112      	lsls	r2, r2, #4
     208:	214f      	movs	r1, #79	; 0x4f
     20a:	0028      	movs	r0, r5
     20c:	4b07      	ldr	r3, [pc, #28]	; (22c <at30tse75x_construct+0x48>)
     20e:	4798      	blx	r3
	io_write(&descr->io, data, 3);
     210:	0028      	movs	r0, r5
     212:	3014      	adds	r0, #20
     214:	2203      	movs	r2, #3
     216:	0031      	movs	r1, r6
     218:	4b05      	ldr	r3, [pc, #20]	; (230 <at30tse75x_construct+0x4c>)
     21a:	4798      	blx	r3
}
     21c:	0020      	movs	r0, r4
     21e:	b003      	add	sp, #12
     220:	bdf0      	pop	{r4, r5, r6, r7, pc}
     222:	46c0      	nop			; (mov r8, r8)
     224:	00004f94 	.word	0x00004f94
     228:	00001bd9 	.word	0x00001bd9
     22c:	000009f5 	.word	0x000009f5
     230:	00000a09 	.word	0x00000a09

00000234 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     234:	b510      	push	{r4, lr}
	system_init();
     236:	4b02      	ldr	r3, [pc, #8]	; (240 <atmel_start_init+0xc>)
     238:	4798      	blx	r3
	stdio_redirect_init();
     23a:	4b02      	ldr	r3, [pc, #8]	; (244 <atmel_start_init+0x10>)
     23c:	4798      	blx	r3
}
     23e:	bd10      	pop	{r4, pc}
     240:	000004f9 	.word	0x000004f9
     244:	00001bb9 	.word	0x00001bb9

00000248 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     248:	e7fe      	b.n	248 <Dummy_Handler>
	...

0000024c <Reset_Handler>:
{
     24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     24e:	4a23      	ldr	r2, [pc, #140]	; (2dc <Reset_Handler+0x90>)
     250:	4b23      	ldr	r3, [pc, #140]	; (2e0 <Reset_Handler+0x94>)
     252:	429a      	cmp	r2, r3
     254:	d009      	beq.n	26a <Reset_Handler+0x1e>
     256:	4b22      	ldr	r3, [pc, #136]	; (2e0 <Reset_Handler+0x94>)
     258:	4a20      	ldr	r2, [pc, #128]	; (2dc <Reset_Handler+0x90>)
     25a:	e003      	b.n	264 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     25c:	6811      	ldr	r1, [r2, #0]
     25e:	6019      	str	r1, [r3, #0]
     260:	3304      	adds	r3, #4
     262:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     264:	491f      	ldr	r1, [pc, #124]	; (2e4 <Reset_Handler+0x98>)
     266:	428b      	cmp	r3, r1
     268:	d3f8      	bcc.n	25c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     26a:	4b1f      	ldr	r3, [pc, #124]	; (2e8 <Reset_Handler+0x9c>)
     26c:	e002      	b.n	274 <Reset_Handler+0x28>
                *pDest++ = 0;
     26e:	2200      	movs	r2, #0
     270:	601a      	str	r2, [r3, #0]
     272:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     274:	4a1d      	ldr	r2, [pc, #116]	; (2ec <Reset_Handler+0xa0>)
     276:	4293      	cmp	r3, r2
     278:	d3f9      	bcc.n	26e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     27a:	4a1d      	ldr	r2, [pc, #116]	; (2f0 <Reset_Handler+0xa4>)
     27c:	21ff      	movs	r1, #255	; 0xff
     27e:	4b1d      	ldr	r3, [pc, #116]	; (2f4 <Reset_Handler+0xa8>)
     280:	438b      	bics	r3, r1
     282:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     284:	39fd      	subs	r1, #253	; 0xfd
     286:	2390      	movs	r3, #144	; 0x90
     288:	005b      	lsls	r3, r3, #1
     28a:	4a1b      	ldr	r2, [pc, #108]	; (2f8 <Reset_Handler+0xac>)
     28c:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     28e:	4a1b      	ldr	r2, [pc, #108]	; (2fc <Reset_Handler+0xb0>)
     290:	78d3      	ldrb	r3, [r2, #3]
     292:	2503      	movs	r5, #3
     294:	43ab      	bics	r3, r5
     296:	2402      	movs	r4, #2
     298:	4323      	orrs	r3, r4
     29a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     29c:	78d3      	ldrb	r3, [r2, #3]
     29e:	270c      	movs	r7, #12
     2a0:	43bb      	bics	r3, r7
     2a2:	2608      	movs	r6, #8
     2a4:	4333      	orrs	r3, r6
     2a6:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     2a8:	4b15      	ldr	r3, [pc, #84]	; (300 <Reset_Handler+0xb4>)
     2aa:	7b98      	ldrb	r0, [r3, #14]
     2ac:	2230      	movs	r2, #48	; 0x30
     2ae:	4390      	bics	r0, r2
     2b0:	2220      	movs	r2, #32
     2b2:	4310      	orrs	r0, r2
     2b4:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     2b6:	7b99      	ldrb	r1, [r3, #14]
     2b8:	43b9      	bics	r1, r7
     2ba:	4331      	orrs	r1, r6
     2bc:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     2be:	7b9a      	ldrb	r2, [r3, #14]
     2c0:	43aa      	bics	r2, r5
     2c2:	4322      	orrs	r2, r4
     2c4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     2c6:	4a0f      	ldr	r2, [pc, #60]	; (304 <Reset_Handler+0xb8>)
     2c8:	6851      	ldr	r1, [r2, #4]
     2ca:	2380      	movs	r3, #128	; 0x80
     2cc:	430b      	orrs	r3, r1
     2ce:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     2d0:	4b0d      	ldr	r3, [pc, #52]	; (308 <Reset_Handler+0xbc>)
     2d2:	4798      	blx	r3
        main();
     2d4:	4b0d      	ldr	r3, [pc, #52]	; (30c <Reset_Handler+0xc0>)
     2d6:	4798      	blx	r3
     2d8:	e7fe      	b.n	2d8 <Reset_Handler+0x8c>
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	0000526c 	.word	0x0000526c
     2e0:	20000000 	.word	0x20000000
     2e4:	20000064 	.word	0x20000064
     2e8:	20000064 	.word	0x20000064
     2ec:	20000138 	.word	0x20000138
     2f0:	e000ed00 	.word	0xe000ed00
     2f4:	00000000 	.word	0x00000000
     2f8:	41007000 	.word	0x41007000
     2fc:	41005000 	.word	0x41005000
     300:	41004800 	.word	0x41004800
     304:	41004000 	.word	0x41004000
     308:	00003bb9 	.word	0x00003bb9
     30c:	00001a71 	.word	0x00001a71

00000310 <Light_sensor_ADC_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void Light_sensor_ADC_init(void)
{
     310:	b5f0      	push	{r4, r5, r6, r7, lr}
     312:	b085      	sub	sp, #20
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     314:	4a1b      	ldr	r2, [pc, #108]	; (384 <Light_sensor_ADC_init+0x74>)
     316:	6a11      	ldr	r1, [r2, #32]
     318:	2380      	movs	r3, #128	; 0x80
     31a:	025b      	lsls	r3, r3, #9
     31c:	430b      	orrs	r3, r1
     31e:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     320:	4a19      	ldr	r2, [pc, #100]	; (388 <Light_sensor_ADC_init+0x78>)
     322:	4b1a      	ldr	r3, [pc, #104]	; (38c <Light_sensor_ADC_init+0x7c>)
     324:	805a      	strh	r2, [r3, #2]
	_pm_enable_bus_clock(PM_BUS_APBC, ADC);
	_gclk_enable_channel(ADC_GCLK_ID, CONF_GCLK_ADC_SRC);
	adc_async_init(&Light_sensor_ADC,
     326:	4c1a      	ldr	r4, [pc, #104]	; (390 <Light_sensor_ADC_init+0x80>)
     328:	4e1a      	ldr	r6, [pc, #104]	; (394 <Light_sensor_ADC_init+0x84>)
     32a:	2300      	movs	r3, #0
     32c:	9302      	str	r3, [sp, #8]
     32e:	4b1a      	ldr	r3, [pc, #104]	; (398 <Light_sensor_ADC_init+0x88>)
     330:	9301      	str	r3, [sp, #4]
     332:	2501      	movs	r5, #1
     334:	9500      	str	r5, [sp, #0]
     336:	2300      	movs	r3, #0
     338:	0022      	movs	r2, r4
     33a:	4918      	ldr	r1, [pc, #96]	; (39c <Light_sensor_ADC_init+0x8c>)
     33c:	0030      	movs	r0, r6
     33e:	4f18      	ldr	r7, [pc, #96]	; (3a0 <Light_sensor_ADC_init+0x90>)
     340:	47b8      	blx	r7
	               Light_sensor_ADC_map,
	               LIGHT_SENSOR_ADC_CH_MAX,
	               LIGHT_SENSOR_ADC_CH_AMOUNT,
	               &Light_sensor_ADC_ch[0],
	               (void *)NULL);
	adc_async_register_channel_buffer(&Light_sensor_ADC, 0, Light_sensor_ADC_buffer, LIGHT_SENSOR_ADC_BUFFER_SIZE);
     342:	1d22      	adds	r2, r4, #4
     344:	2310      	movs	r3, #16
     346:	2100      	movs	r1, #0
     348:	0030      	movs	r0, r6
     34a:	4c16      	ldr	r4, [pc, #88]	; (3a4 <Light_sensor_ADC_init+0x94>)
     34c:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     34e:	2240      	movs	r2, #64	; 0x40
     350:	23c0      	movs	r3, #192	; 0xc0
     352:	05db      	lsls	r3, r3, #23
     354:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     356:	4914      	ldr	r1, [pc, #80]	; (3a8 <Light_sensor_ADC_init+0x98>)
     358:	4b14      	ldr	r3, [pc, #80]	; (3ac <Light_sensor_ADC_init+0x9c>)
     35a:	628b      	str	r3, [r1, #40]	; 0x28
     35c:	23c0      	movs	r3, #192	; 0xc0
     35e:	061b      	lsls	r3, r3, #24
     360:	628b      	str	r3, [r1, #40]	; 0x28
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     362:	2346      	movs	r3, #70	; 0x46
     364:	5cca      	ldrb	r2, [r1, r3]
	tmp &= ~PORT_PINCFG_PMUXEN;
     366:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     368:	2001      	movs	r0, #1
     36a:	4302      	orrs	r2, r0
     36c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     36e:	54ca      	strb	r2, [r1, r3]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     370:	2233      	movs	r2, #51	; 0x33
     372:	5c8b      	ldrb	r3, [r1, r2]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     374:	240f      	movs	r4, #15
     376:	43a3      	bics	r3, r4
	tmp |= PORT_PMUX_PMUXE(data);
     378:	4303      	orrs	r3, r0
     37a:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     37c:	548b      	strb	r3, [r1, r2]

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA06, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA06, PINMUX_PA06B_ADC_AIN6);
}
     37e:	b005      	add	sp, #20
     380:	bdf0      	pop	{r4, r5, r6, r7, pc}
     382:	46c0      	nop			; (mov r8, r8)
     384:	40000400 	.word	0x40000400
     388:	0000401e 	.word	0x0000401e
     38c:	40000c00 	.word	0x40000c00
     390:	20000080 	.word	0x20000080
     394:	200000d4 	.word	0x200000d4
     398:	200000bc 	.word	0x200000bc
     39c:	42004000 	.word	0x42004000
     3a0:	000005c9 	.word	0x000005c9
     3a4:	0000067d 	.word	0x0000067d
     3a8:	41004400 	.word	0x41004400
     3ac:	40000040 	.word	0x40000040

000003b0 <USART_debug_PORT_init>:

void USART_debug_PORT_init(void)
{
     3b0:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3b2:	4b0f      	ldr	r3, [pc, #60]	; (3f0 <USART_debug_PORT_init+0x40>)
     3b4:	2244      	movs	r2, #68	; 0x44
     3b6:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3b8:	2501      	movs	r5, #1
     3ba:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3bc:	2401      	movs	r4, #1
     3be:	4321      	orrs	r1, r4
     3c0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3c2:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3c4:	2032      	movs	r0, #50	; 0x32
     3c6:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     3c8:	3a35      	subs	r2, #53	; 0x35
     3ca:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     3cc:	2203      	movs	r2, #3
     3ce:	4311      	orrs	r1, r2
     3d0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3d2:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d4:	2145      	movs	r1, #69	; 0x45
     3d6:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3d8:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3da:	4322      	orrs	r2, r4
     3dc:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3de:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e0:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3e2:	3936      	subs	r1, #54	; 0x36
     3e4:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     3e6:	2130      	movs	r1, #48	; 0x30
     3e8:	430a      	orrs	r2, r1
     3ea:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3ec:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);

	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
}
     3ee:	bd30      	pop	{r4, r5, pc}
     3f0:	41004400 	.word	0x41004400

000003f4 <USART_debug_CLOCK_init>:
     3f4:	4a04      	ldr	r2, [pc, #16]	; (408 <USART_debug_CLOCK_init+0x14>)
     3f6:	6a13      	ldr	r3, [r2, #32]
     3f8:	2104      	movs	r1, #4
     3fa:	430b      	orrs	r3, r1
     3fc:	6213      	str	r3, [r2, #32]
     3fe:	4a03      	ldr	r2, [pc, #12]	; (40c <USART_debug_CLOCK_init+0x18>)
     400:	4b03      	ldr	r3, [pc, #12]	; (410 <USART_debug_CLOCK_init+0x1c>)
     402:	805a      	strh	r2, [r3, #2]

void USART_debug_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     404:	4770      	bx	lr
     406:	46c0      	nop			; (mov r8, r8)
     408:	40000400 	.word	0x40000400
     40c:	00004014 	.word	0x00004014
     410:	40000c00 	.word	0x40000c00

00000414 <USART_debug_init>:

void USART_debug_init(void)
{
     414:	b510      	push	{r4, lr}
	USART_debug_CLOCK_init();
     416:	4b05      	ldr	r3, [pc, #20]	; (42c <USART_debug_init+0x18>)
     418:	4798      	blx	r3
	usart_sync_init(&USART_debug, SERCOM0, (void *)NULL);
     41a:	2200      	movs	r2, #0
     41c:	4904      	ldr	r1, [pc, #16]	; (430 <USART_debug_init+0x1c>)
     41e:	4805      	ldr	r0, [pc, #20]	; (434 <USART_debug_init+0x20>)
     420:	4b05      	ldr	r3, [pc, #20]	; (438 <USART_debug_init+0x24>)
     422:	4798      	blx	r3
	USART_debug_PORT_init();
     424:	4b05      	ldr	r3, [pc, #20]	; (43c <USART_debug_init+0x28>)
     426:	4798      	blx	r3
}
     428:	bd10      	pop	{r4, pc}
     42a:	46c0      	nop			; (mov r8, r8)
     42c:	000003f5 	.word	0x000003f5
     430:	42000800 	.word	0x42000800
     434:	20000120 	.word	0x20000120
     438:	00000b59 	.word	0x00000b59
     43c:	000003b1 	.word	0x000003b1

00000440 <I2C_temperature_PORT_init>:

void I2C_temperature_PORT_init(void)
{
     440:	b570      	push	{r4, r5, r6, lr}
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     442:	4b13      	ldr	r3, [pc, #76]	; (490 <I2C_temperature_PORT_init+0x50>)
     444:	2050      	movs	r0, #80	; 0x50
     446:	5c19      	ldrb	r1, [r3, r0]
     448:	2204      	movs	r2, #4
     44a:	4391      	bics	r1, r2
     44c:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     44e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     450:	2501      	movs	r5, #1
     452:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     454:	2401      	movs	r4, #1
     456:	4321      	orrs	r1, r4
     458:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     45a:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     45c:	3818      	subs	r0, #24
     45e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     460:	260f      	movs	r6, #15
     462:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     464:	2602      	movs	r6, #2
     466:	4331      	orrs	r1, r6
     468:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     46a:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     46c:	2151      	movs	r1, #81	; 0x51
     46e:	5c5e      	ldrb	r6, [r3, r1]
     470:	4396      	bics	r6, r2
     472:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     474:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     476:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     478:	4322      	orrs	r2, r4
     47a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     47c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     47e:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     480:	3942      	subs	r1, #66	; 0x42
     482:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     484:	2120      	movs	r1, #32
     486:	430a      	orrs	r2, r1
     488:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     48a:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA17, PINMUX_PA17C_SERCOM1_PAD1);
}
     48c:	bd70      	pop	{r4, r5, r6, pc}
     48e:	46c0      	nop			; (mov r8, r8)
     490:	41004400 	.word	0x41004400

00000494 <I2C_temperature_CLOCK_init>:
     494:	4a05      	ldr	r2, [pc, #20]	; (4ac <I2C_temperature_CLOCK_init+0x18>)
     496:	6a13      	ldr	r3, [r2, #32]
     498:	2108      	movs	r1, #8
     49a:	430b      	orrs	r3, r1
     49c:	6213      	str	r3, [r2, #32]
     49e:	4b04      	ldr	r3, [pc, #16]	; (4b0 <I2C_temperature_CLOCK_init+0x1c>)
     4a0:	4a04      	ldr	r2, [pc, #16]	; (4b4 <I2C_temperature_CLOCK_init+0x20>)
     4a2:	805a      	strh	r2, [r3, #2]
     4a4:	4a04      	ldr	r2, [pc, #16]	; (4b8 <I2C_temperature_CLOCK_init+0x24>)
     4a6:	805a      	strh	r2, [r3, #2]
void I2C_temperature_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM1);
	_gclk_enable_channel(SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC);
	_gclk_enable_channel(SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC);
}
     4a8:	4770      	bx	lr
     4aa:	46c0      	nop			; (mov r8, r8)
     4ac:	40000400 	.word	0x40000400
     4b0:	40000c00 	.word	0x40000c00
     4b4:	00004015 	.word	0x00004015
     4b8:	00004313 	.word	0x00004313

000004bc <I2C_temperature_init>:

void I2C_temperature_init(void)
{
     4bc:	b510      	push	{r4, lr}
	I2C_temperature_CLOCK_init();
     4be:	4b04      	ldr	r3, [pc, #16]	; (4d0 <I2C_temperature_init+0x14>)
     4c0:	4798      	blx	r3
	i2c_m_sync_init(&I2C_temperature, SERCOM1);
     4c2:	4904      	ldr	r1, [pc, #16]	; (4d4 <I2C_temperature_init+0x18>)
     4c4:	4804      	ldr	r0, [pc, #16]	; (4d8 <I2C_temperature_init+0x1c>)
     4c6:	4b05      	ldr	r3, [pc, #20]	; (4dc <I2C_temperature_init+0x20>)
     4c8:	4798      	blx	r3
	I2C_temperature_PORT_init();
     4ca:	4b05      	ldr	r3, [pc, #20]	; (4e0 <I2C_temperature_init+0x24>)
     4cc:	4798      	blx	r3
}
     4ce:	bd10      	pop	{r4, pc}
     4d0:	00000495 	.word	0x00000495
     4d4:	42000c00 	.word	0x42000c00
     4d8:	20000100 	.word	0x20000100
     4dc:	000009a9 	.word	0x000009a9
     4e0:	00000441 	.word	0x00000441

000004e4 <delay_driver_init>:

void delay_driver_init(void)
{
     4e4:	b510      	push	{r4, lr}
	delay_init(SysTick);
     4e6:	4802      	ldr	r0, [pc, #8]	; (4f0 <delay_driver_init+0xc>)
     4e8:	4b02      	ldr	r3, [pc, #8]	; (4f4 <delay_driver_init+0x10>)
     4ea:	4798      	blx	r3
}
     4ec:	bd10      	pop	{r4, pc}
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	e000e010 	.word	0xe000e010
     4f4:	0000090d 	.word	0x0000090d

000004f8 <system_init>:

void system_init(void)
{
     4f8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     4fa:	4b0e      	ldr	r3, [pc, #56]	; (534 <system_init+0x3c>)
     4fc:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4fe:	23c0      	movs	r3, #192	; 0xc0
     500:	05db      	lsls	r3, r3, #23
     502:	2280      	movs	r2, #128	; 0x80
     504:	02d2      	lsls	r2, r2, #11
     506:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     508:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     50a:	4b0b      	ldr	r3, [pc, #44]	; (538 <system_init+0x40>)
     50c:	2280      	movs	r2, #128	; 0x80
     50e:	05d2      	lsls	r2, r2, #23
     510:	629a      	str	r2, [r3, #40]	; 0x28
     512:	4a0a      	ldr	r2, [pc, #40]	; (53c <system_init+0x44>)
     514:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     516:	2152      	movs	r1, #82	; 0x52
     518:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     51a:	2001      	movs	r0, #1
     51c:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     51e:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(LED, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(LED, GPIO_PIN_FUNCTION_OFF);

	Light_sensor_ADC_init();
     520:	4b07      	ldr	r3, [pc, #28]	; (540 <system_init+0x48>)
     522:	4798      	blx	r3

	USART_debug_init();
     524:	4b07      	ldr	r3, [pc, #28]	; (544 <system_init+0x4c>)
     526:	4798      	blx	r3

	I2C_temperature_init();
     528:	4b07      	ldr	r3, [pc, #28]	; (548 <system_init+0x50>)
     52a:	4798      	blx	r3

	delay_driver_init();
     52c:	4b07      	ldr	r3, [pc, #28]	; (54c <system_init+0x54>)
     52e:	4798      	blx	r3
}
     530:	bd10      	pop	{r4, pc}
     532:	46c0      	nop			; (mov r8, r8)
     534:	00000f71 	.word	0x00000f71
     538:	41004400 	.word	0x41004400
     53c:	c0000004 	.word	0xc0000004
     540:	00000311 	.word	0x00000311
     544:	00000415 	.word	0x00000415
     548:	000004bd 	.word	0x000004bd
     54c:	000004e5 	.word	0x000004e5

00000550 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
     550:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
     552:	6983      	ldr	r3, [r0, #24]
     554:	2b00      	cmp	r3, #0
     556:	d000      	beq.n	55a <adc_async_window_threshold_reached+0xa>
		descr->adc_async_cb.monitor(descr, channel);
     558:	4798      	blx	r3
	}
}
     55a:	bd10      	pop	{r4, pc}

0000055c <adc_async_error_occured>:

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
     55c:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
     55e:	69c3      	ldr	r3, [r0, #28]
     560:	2b00      	cmp	r3, #0
     562:	d000      	beq.n	566 <adc_async_error_occured+0xa>
		descr->adc_async_cb.error(descr, channel);
     564:	4798      	blx	r3
	}
}
     566:	bd10      	pop	{r4, pc}

00000568 <adc_async_channel_conversion_done>:
{
     568:	b5f0      	push	{r4, r5, r6, r7, lr}
     56a:	b083      	sub	sp, #12
     56c:	0005      	movs	r5, r0
     56e:	000e      	movs	r6, r1
     570:	0011      	movs	r1, r2
	uint8_t                              index    = descr->channel_map[channel];
     572:	6a03      	ldr	r3, [r0, #32]
     574:	5d9a      	ldrb	r2, [r3, r6]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     576:	0053      	lsls	r3, r2, #1
     578:	189b      	adds	r3, r3, r2
     57a:	00dc      	lsls	r4, r3, #3
     57c:	6a83      	ldr	r3, [r0, #40]	; 0x28
     57e:	469c      	mov	ip, r3
     580:	4464      	add	r4, ip
	ringbuffer_put(&descr_ch->convert, data);
     582:	1d27      	adds	r7, r4, #4
     584:	9101      	str	r1, [sp, #4]
     586:	466b      	mov	r3, sp
     588:	7919      	ldrb	r1, [r3, #4]
     58a:	0038      	movs	r0, r7
     58c:	4b0c      	ldr	r3, [pc, #48]	; (5c0 <adc_async_channel_conversion_done+0x58>)
     58e:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
     590:	0028      	movs	r0, r5
     592:	4b0c      	ldr	r3, [pc, #48]	; (5c4 <adc_async_channel_conversion_done+0x5c>)
     594:	4798      	blx	r3
     596:	2801      	cmp	r0, #1
     598:	d907      	bls.n	5aa <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
     59a:	9b01      	ldr	r3, [sp, #4]
     59c:	0a19      	lsrs	r1, r3, #8
     59e:	0038      	movs	r0, r7
     5a0:	4b07      	ldr	r3, [pc, #28]	; (5c0 <adc_async_channel_conversion_done+0x58>)
     5a2:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
     5a4:	8aa3      	ldrh	r3, [r4, #20]
     5a6:	3301      	adds	r3, #1
     5a8:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
     5aa:	8aa3      	ldrh	r3, [r4, #20]
     5ac:	3301      	adds	r3, #1
     5ae:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
     5b0:	6823      	ldr	r3, [r4, #0]
     5b2:	2b00      	cmp	r3, #0
     5b4:	d002      	beq.n	5bc <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
     5b6:	0031      	movs	r1, r6
     5b8:	0028      	movs	r0, r5
     5ba:	4798      	blx	r3
}
     5bc:	b003      	add	sp, #12
     5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5c0:	00000ca1 	.word	0x00000ca1
     5c4:	00000eaf 	.word	0x00000eaf

000005c8 <adc_async_init>:
{
     5c8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ca:	46d6      	mov	lr, sl
     5cc:	b500      	push	{lr}
     5ce:	b082      	sub	sp, #8
     5d0:	0005      	movs	r5, r0
     5d2:	9101      	str	r1, [sp, #4]
     5d4:	0016      	movs	r6, r2
     5d6:	001c      	movs	r4, r3
     5d8:	ab08      	add	r3, sp, #32
     5da:	781f      	ldrb	r7, [r3, #0]
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
     5dc:	2800      	cmp	r0, #0
     5de:	d00c      	beq.n	5fa <adc_async_init+0x32>
     5e0:	2900      	cmp	r1, #0
     5e2:	d00c      	beq.n	5fe <adc_async_init+0x36>
     5e4:	2a00      	cmp	r2, #0
     5e6:	d00c      	beq.n	602 <adc_async_init+0x3a>
     5e8:	2f00      	cmp	r7, #0
     5ea:	d00c      	beq.n	606 <adc_async_init+0x3e>
     5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
     5ee:	2b00      	cmp	r3, #0
     5f0:	d001      	beq.n	5f6 <adc_async_init+0x2e>
     5f2:	2001      	movs	r0, #1
     5f4:	e008      	b.n	608 <adc_async_init+0x40>
     5f6:	2000      	movs	r0, #0
     5f8:	e006      	b.n	608 <adc_async_init+0x40>
     5fa:	2000      	movs	r0, #0
     5fc:	e004      	b.n	608 <adc_async_init+0x40>
     5fe:	2000      	movs	r0, #0
     600:	e002      	b.n	608 <adc_async_init+0x40>
     602:	2000      	movs	r0, #0
     604:	e000      	b.n	608 <adc_async_init+0x40>
     606:	2000      	movs	r0, #0
     608:	223f      	movs	r2, #63	; 0x3f
     60a:	4916      	ldr	r1, [pc, #88]	; (664 <adc_async_init+0x9c>)
     60c:	4b16      	ldr	r3, [pc, #88]	; (668 <adc_async_init+0xa0>)
     60e:	469a      	mov	sl, r3
     610:	4798      	blx	r3
	ASSERT(channel_amount <= (channel_max + 1));
     612:	1c62      	adds	r2, r4, #1
     614:	0ffb      	lsrs	r3, r7, #31
     616:	17d0      	asrs	r0, r2, #31
     618:	42ba      	cmp	r2, r7
     61a:	4158      	adcs	r0, r3
     61c:	b2c0      	uxtb	r0, r0
     61e:	2240      	movs	r2, #64	; 0x40
     620:	4910      	ldr	r1, [pc, #64]	; (664 <adc_async_init+0x9c>)
     622:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
     624:	2300      	movs	r3, #0
     626:	e003      	b.n	630 <adc_async_init+0x68>
		channel_map[i] = 0xFF;
     628:	22ff      	movs	r2, #255	; 0xff
     62a:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
     62c:	3301      	adds	r3, #1
     62e:	b2db      	uxtb	r3, r3
     630:	42a3      	cmp	r3, r4
     632:	d9f9      	bls.n	628 <adc_async_init+0x60>
	descr->channel_map    = channel_map;
     634:	622e      	str	r6, [r5, #32]
	descr->channel_max    = channel_max;
     636:	2324      	movs	r3, #36	; 0x24
     638:	54ec      	strb	r4, [r5, r3]
	descr->channel_amount = channel_amount;
     63a:	3301      	adds	r3, #1
     63c:	54ef      	strb	r7, [r5, r3]
	descr->descr_ch       = descr_ch;
     63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
     640:	62ab      	str	r3, [r5, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
     642:	9901      	ldr	r1, [sp, #4]
     644:	0028      	movs	r0, r5
     646:	4b09      	ldr	r3, [pc, #36]	; (66c <adc_async_init+0xa4>)
     648:	4798      	blx	r3
	if (init_status) {
     64a:	2800      	cmp	r0, #0
     64c:	d105      	bne.n	65a <adc_async_init+0x92>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
     64e:	4b08      	ldr	r3, [pc, #32]	; (670 <adc_async_init+0xa8>)
     650:	60ab      	str	r3, [r5, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
     652:	4b08      	ldr	r3, [pc, #32]	; (674 <adc_async_init+0xac>)
     654:	602b      	str	r3, [r5, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
     656:	4b08      	ldr	r3, [pc, #32]	; (678 <adc_async_init+0xb0>)
     658:	606b      	str	r3, [r5, #4]
}
     65a:	b002      	add	sp, #8
     65c:	bc04      	pop	{r2}
     65e:	4692      	mov	sl, r2
     660:	bdf0      	pop	{r4, r5, r6, r7, pc}
     662:	46c0      	nop			; (mov r8, r8)
     664:	00004f98 	.word	0x00004f98
     668:	00000c01 	.word	0x00000c01
     66c:	00000e41 	.word	0x00000e41
     670:	00000569 	.word	0x00000569
     674:	00000551 	.word	0x00000551
     678:	0000055d 	.word	0x0000055d

0000067c <adc_async_register_channel_buffer>:
{
     67c:	b5f0      	push	{r4, r5, r6, r7, lr}
     67e:	b083      	sub	sp, #12
     680:	0007      	movs	r7, r0
     682:	000c      	movs	r4, r1
     684:	9200      	str	r2, [sp, #0]
     686:	9301      	str	r3, [sp, #4]
	ASSERT(descr && convert_buffer && convert_buffer_length);
     688:	2800      	cmp	r0, #0
     68a:	d019      	beq.n	6c0 <adc_async_register_channel_buffer+0x44>
     68c:	2a00      	cmp	r2, #0
     68e:	d019      	beq.n	6c4 <adc_async_register_channel_buffer+0x48>
     690:	2b00      	cmp	r3, #0
     692:	d119      	bne.n	6c8 <adc_async_register_channel_buffer+0x4c>
     694:	2000      	movs	r0, #0
     696:	4e24      	ldr	r6, [pc, #144]	; (728 <adc_async_register_channel_buffer+0xac>)
     698:	2266      	movs	r2, #102	; 0x66
     69a:	0031      	movs	r1, r6
     69c:	4d23      	ldr	r5, [pc, #140]	; (72c <adc_async_register_channel_buffer+0xb0>)
     69e:	47a8      	blx	r5
	ASSERT(descr->channel_max >= channel);
     6a0:	2324      	movs	r3, #36	; 0x24
     6a2:	5cfb      	ldrb	r3, [r7, r3]
     6a4:	2000      	movs	r0, #0
     6a6:	42a3      	cmp	r3, r4
     6a8:	4140      	adcs	r0, r0
     6aa:	b2c0      	uxtb	r0, r0
     6ac:	2267      	movs	r2, #103	; 0x67
     6ae:	0031      	movs	r1, r6
     6b0:	47a8      	blx	r5
	if (descr->channel_map[channel] != 0xFF) {
     6b2:	6a39      	ldr	r1, [r7, #32]
     6b4:	5d0b      	ldrb	r3, [r1, r4]
     6b6:	2bff      	cmp	r3, #255	; 0xff
     6b8:	d12c      	bne.n	714 <adc_async_register_channel_buffer+0x98>
     6ba:	2600      	movs	r6, #0
     6bc:	2300      	movs	r3, #0
     6be:	e007      	b.n	6d0 <adc_async_register_channel_buffer+0x54>
	ASSERT(descr && convert_buffer && convert_buffer_length);
     6c0:	2000      	movs	r0, #0
     6c2:	e7e8      	b.n	696 <adc_async_register_channel_buffer+0x1a>
     6c4:	2000      	movs	r0, #0
     6c6:	e7e6      	b.n	696 <adc_async_register_channel_buffer+0x1a>
     6c8:	2001      	movs	r0, #1
     6ca:	e7e4      	b.n	696 <adc_async_register_channel_buffer+0x1a>
	for (i = 0; i <= descr->channel_max; i++) {
     6cc:	3301      	adds	r3, #1
     6ce:	b2db      	uxtb	r3, r3
     6d0:	2224      	movs	r2, #36	; 0x24
     6d2:	5cba      	ldrb	r2, [r7, r2]
     6d4:	4293      	cmp	r3, r2
     6d6:	d805      	bhi.n	6e4 <adc_async_register_channel_buffer+0x68>
		if (descr->channel_map[i] != 0xFF) {
     6d8:	5cca      	ldrb	r2, [r1, r3]
     6da:	2aff      	cmp	r2, #255	; 0xff
     6dc:	d0f6      	beq.n	6cc <adc_async_register_channel_buffer+0x50>
			index++;
     6de:	3601      	adds	r6, #1
     6e0:	b2f6      	uxtb	r6, r6
     6e2:	e7f3      	b.n	6cc <adc_async_register_channel_buffer+0x50>
	if (index > descr->channel_amount) {
     6e4:	2325      	movs	r3, #37	; 0x25
     6e6:	5cfb      	ldrb	r3, [r7, r3]
     6e8:	429e      	cmp	r6, r3
     6ea:	d816      	bhi.n	71a <adc_async_register_channel_buffer+0x9e>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
     6ec:	0073      	lsls	r3, r6, #1
     6ee:	199b      	adds	r3, r3, r6
     6f0:	00dd      	lsls	r5, r3, #3
     6f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
     6f4:	1958      	adds	r0, r3, r5
     6f6:	3004      	adds	r0, #4
     6f8:	9a01      	ldr	r2, [sp, #4]
     6fa:	9900      	ldr	r1, [sp, #0]
     6fc:	4b0c      	ldr	r3, [pc, #48]	; (730 <adc_async_register_channel_buffer+0xb4>)
     6fe:	4798      	blx	r3
     700:	2800      	cmp	r0, #0
     702:	d10d      	bne.n	720 <adc_async_register_channel_buffer+0xa4>
	descr->channel_map[channel]            = index;
     704:	6a3b      	ldr	r3, [r7, #32]
     706:	551e      	strb	r6, [r3, r4]
	descr->descr_ch[index].bytes_in_buffer = 0;
     708:	6abb      	ldr	r3, [r7, #40]	; 0x28
     70a:	195b      	adds	r3, r3, r5
     70c:	2200      	movs	r2, #0
     70e:	829a      	strh	r2, [r3, #20]
}
     710:	b003      	add	sp, #12
     712:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_INVALID_ARG;
     714:	200d      	movs	r0, #13
     716:	4240      	negs	r0, r0
     718:	e7fa      	b.n	710 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
     71a:	201c      	movs	r0, #28
     71c:	4240      	negs	r0, r0
     71e:	e7f7      	b.n	710 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
     720:	200d      	movs	r0, #13
     722:	4240      	negs	r0, r0
     724:	e7f4      	b.n	710 <adc_async_register_channel_buffer+0x94>
     726:	46c0      	nop			; (mov r8, r8)
     728:	00004f98 	.word	0x00004f98
     72c:	00000c01 	.word	0x00000c01
     730:	00000c09 	.word	0x00000c09

00000734 <adc_async_enable_channel>:
{
     734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     736:	0006      	movs	r6, r0
     738:	000c      	movs	r4, r1
	ASSERT(descr);
     73a:	4d0b      	ldr	r5, [pc, #44]	; (768 <adc_async_enable_channel+0x34>)
     73c:	1e43      	subs	r3, r0, #1
     73e:	4198      	sbcs	r0, r3
     740:	b2c0      	uxtb	r0, r0
     742:	2283      	movs	r2, #131	; 0x83
     744:	0029      	movs	r1, r5
     746:	4f09      	ldr	r7, [pc, #36]	; (76c <adc_async_enable_channel+0x38>)
     748:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     74a:	2324      	movs	r3, #36	; 0x24
     74c:	5cf3      	ldrb	r3, [r6, r3]
     74e:	2000      	movs	r0, #0
     750:	42a3      	cmp	r3, r4
     752:	4140      	adcs	r0, r0
     754:	b2c0      	uxtb	r0, r0
     756:	2284      	movs	r2, #132	; 0x84
     758:	0029      	movs	r1, r5
     75a:	47b8      	blx	r7
	_adc_async_enable_channel(&descr->device, channel);
     75c:	0021      	movs	r1, r4
     75e:	0030      	movs	r0, r6
     760:	4b03      	ldr	r3, [pc, #12]	; (770 <adc_async_enable_channel+0x3c>)
     762:	4798      	blx	r3
}
     764:	2000      	movs	r0, #0
     766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     768:	00004f98 	.word	0x00004f98
     76c:	00000c01 	.word	0x00000c01
     770:	00000ea1 	.word	0x00000ea1

00000774 <adc_async_register_callback>:
{
     774:	b5f0      	push	{r4, r5, r6, r7, lr}
     776:	46ce      	mov	lr, r9
     778:	b500      	push	{lr}
     77a:	0004      	movs	r4, r0
     77c:	000d      	movs	r5, r1
     77e:	0017      	movs	r7, r2
     780:	001e      	movs	r6, r3
	ASSERT(descr);
     782:	1e43      	subs	r3, r0, #1
     784:	4198      	sbcs	r0, r3
     786:	b2c0      	uxtb	r0, r0
     788:	229c      	movs	r2, #156	; 0x9c
     78a:	4916      	ldr	r1, [pc, #88]	; (7e4 <adc_async_register_callback+0x70>)
     78c:	4b16      	ldr	r3, [pc, #88]	; (7e8 <adc_async_register_callback+0x74>)
     78e:	4699      	mov	r9, r3
     790:	4798      	blx	r3
	ASSERT(descr->channel_max >= channel);
     792:	2324      	movs	r3, #36	; 0x24
     794:	5ce3      	ldrb	r3, [r4, r3]
     796:	2000      	movs	r0, #0
     798:	42ab      	cmp	r3, r5
     79a:	4140      	adcs	r0, r0
     79c:	b2c0      	uxtb	r0, r0
     79e:	229d      	movs	r2, #157	; 0x9d
     7a0:	4910      	ldr	r1, [pc, #64]	; (7e4 <adc_async_register_callback+0x70>)
     7a2:	47c8      	blx	r9
	uint8_t index = descr->channel_map[channel];
     7a4:	6a23      	ldr	r3, [r4, #32]
     7a6:	5d5b      	ldrb	r3, [r3, r5]
	switch (type) {
     7a8:	2f01      	cmp	r7, #1
     7aa:	d017      	beq.n	7dc <adc_async_register_callback+0x68>
     7ac:	2f00      	cmp	r7, #0
     7ae:	d004      	beq.n	7ba <adc_async_register_callback+0x46>
     7b0:	2f02      	cmp	r7, #2
     7b2:	d015      	beq.n	7e0 <adc_async_register_callback+0x6c>
		return ERR_INVALID_ARG;
     7b4:	200d      	movs	r0, #13
     7b6:	4240      	negs	r0, r0
     7b8:	e00d      	b.n	7d6 <adc_async_register_callback+0x62>
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
     7ba:	005a      	lsls	r2, r3, #1
     7bc:	18d3      	adds	r3, r2, r3
     7be:	00da      	lsls	r2, r3, #3
     7c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     7c2:	509e      	str	r6, [r3, r2]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
     7c4:	1e73      	subs	r3, r6, #1
     7c6:	419e      	sbcs	r6, r3
     7c8:	b2f3      	uxtb	r3, r6
     7ca:	003a      	movs	r2, r7
     7cc:	0029      	movs	r1, r5
     7ce:	0020      	movs	r0, r4
     7d0:	4c06      	ldr	r4, [pc, #24]	; (7ec <adc_async_register_callback+0x78>)
     7d2:	47a0      	blx	r4
	return ERR_NONE;
     7d4:	2000      	movs	r0, #0
}
     7d6:	bc04      	pop	{r2}
     7d8:	4691      	mov	r9, r2
     7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		descr->adc_async_cb.monitor = cb;
     7dc:	61a6      	str	r6, [r4, #24]
		break;
     7de:	e7f1      	b.n	7c4 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
     7e0:	61e6      	str	r6, [r4, #28]
		break;
     7e2:	e7ef      	b.n	7c4 <adc_async_register_callback+0x50>
     7e4:	00004f98 	.word	0x00004f98
     7e8:	00000c01 	.word	0x00000c01
     7ec:	00000edf 	.word	0x00000edf

000007f0 <adc_async_read_channel>:
{
     7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     7f2:	46ce      	mov	lr, r9
     7f4:	4647      	mov	r7, r8
     7f6:	b580      	push	{r7, lr}
     7f8:	b083      	sub	sp, #12
     7fa:	0005      	movs	r5, r0
     7fc:	000c      	movs	r4, r1
     7fe:	4690      	mov	r8, r2
     800:	001e      	movs	r6, r3
	ASSERT(descr && buffer && length);
     802:	2800      	cmp	r0, #0
     804:	d034      	beq.n	870 <adc_async_read_channel+0x80>
     806:	2a00      	cmp	r2, #0
     808:	d034      	beq.n	874 <adc_async_read_channel+0x84>
     80a:	2e00      	cmp	r6, #0
     80c:	d134      	bne.n	878 <adc_async_read_channel+0x88>
     80e:	2000      	movs	r0, #0
     810:	22bc      	movs	r2, #188	; 0xbc
     812:	4925      	ldr	r1, [pc, #148]	; (8a8 <adc_async_read_channel+0xb8>)
     814:	4f25      	ldr	r7, [pc, #148]	; (8ac <adc_async_read_channel+0xbc>)
     816:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     818:	2324      	movs	r3, #36	; 0x24
     81a:	5ceb      	ldrb	r3, [r5, r3]
     81c:	2000      	movs	r0, #0
     81e:	42a3      	cmp	r3, r4
     820:	4140      	adcs	r0, r0
     822:	b2c0      	uxtb	r0, r0
     824:	22bd      	movs	r2, #189	; 0xbd
     826:	4920      	ldr	r1, [pc, #128]	; (8a8 <adc_async_read_channel+0xb8>)
     828:	47b8      	blx	r7
	data_size = _adc_async_get_data_size(&descr->device);
     82a:	0028      	movs	r0, r5
     82c:	4b20      	ldr	r3, [pc, #128]	; (8b0 <adc_async_read_channel+0xc0>)
     82e:	4798      	blx	r3
     830:	0001      	movs	r1, r0
	ASSERT(!(length % data_size));
     832:	0030      	movs	r0, r6
     834:	4b1f      	ldr	r3, [pc, #124]	; (8b4 <adc_async_read_channel+0xc4>)
     836:	4798      	blx	r3
     838:	4248      	negs	r0, r1
     83a:	4148      	adcs	r0, r1
     83c:	b2c0      	uxtb	r0, r0
     83e:	22bf      	movs	r2, #191	; 0xbf
     840:	4919      	ldr	r1, [pc, #100]	; (8a8 <adc_async_read_channel+0xb8>)
     842:	47b8      	blx	r7
	index                                         = descr->channel_map[channel];
     844:	6a2b      	ldr	r3, [r5, #32]
     846:	5d1a      	ldrb	r2, [r3, r4]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     848:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     84a:	0053      	lsls	r3, r2, #1
     84c:	189b      	adds	r3, r3, r2
     84e:	00da      	lsls	r2, r3, #3
     850:	4689      	mov	r9, r1
     852:	4491      	add	r9, r2
	CRITICAL_SECTION_ENTER()
     854:	a801      	add	r0, sp, #4
     856:	4b18      	ldr	r3, [pc, #96]	; (8b8 <adc_async_read_channel+0xc8>)
     858:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
     85a:	464b      	mov	r3, r9
     85c:	1d1d      	adds	r5, r3, #4
     85e:	0028      	movs	r0, r5
     860:	4b16      	ldr	r3, [pc, #88]	; (8bc <adc_async_read_channel+0xcc>)
     862:	4798      	blx	r3
     864:	0007      	movs	r7, r0
	CRITICAL_SECTION_LEAVE()
     866:	a801      	add	r0, sp, #4
     868:	4b15      	ldr	r3, [pc, #84]	; (8c0 <adc_async_read_channel+0xd0>)
     86a:	4798      	blx	r3
	uint16_t was_read = 0;
     86c:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
     86e:	e00b      	b.n	888 <adc_async_read_channel+0x98>
	ASSERT(descr && buffer && length);
     870:	2000      	movs	r0, #0
     872:	e7cd      	b.n	810 <adc_async_read_channel+0x20>
     874:	2000      	movs	r0, #0
     876:	e7cb      	b.n	810 <adc_async_read_channel+0x20>
     878:	2001      	movs	r0, #1
     87a:	e7c9      	b.n	810 <adc_async_read_channel+0x20>
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
     87c:	3401      	adds	r4, #1
     87e:	b2a4      	uxth	r4, r4
     880:	4441      	add	r1, r8
     882:	0028      	movs	r0, r5
     884:	4b0f      	ldr	r3, [pc, #60]	; (8c4 <adc_async_read_channel+0xd4>)
     886:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
     888:	0021      	movs	r1, r4
     88a:	42a7      	cmp	r7, r4
     88c:	d901      	bls.n	892 <adc_async_read_channel+0xa2>
     88e:	42b4      	cmp	r4, r6
     890:	d3f4      	bcc.n	87c <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
     892:	464b      	mov	r3, r9
     894:	8a9b      	ldrh	r3, [r3, #20]
     896:	1b1b      	subs	r3, r3, r4
     898:	464a      	mov	r2, r9
     89a:	8293      	strh	r3, [r2, #20]
}
     89c:	0020      	movs	r0, r4
     89e:	b003      	add	sp, #12
     8a0:	bc0c      	pop	{r2, r3}
     8a2:	4690      	mov	r8, r2
     8a4:	4699      	mov	r9, r3
     8a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8a8:	00004f98 	.word	0x00004f98
     8ac:	00000c01 	.word	0x00000c01
     8b0:	00000eaf 	.word	0x00000eaf
     8b4:	00001ec9 	.word	0x00001ec9
     8b8:	000008f1 	.word	0x000008f1
     8bc:	00000ce1 	.word	0x00000ce1
     8c0:	000008ff 	.word	0x000008ff
     8c4:	00000c55 	.word	0x00000c55

000008c8 <adc_async_start_conversion>:
{
     8c8:	b510      	push	{r4, lr}
     8ca:	0004      	movs	r4, r0
	ASSERT(descr);
     8cc:	1e43      	subs	r3, r0, #1
     8ce:	4198      	sbcs	r0, r3
     8d0:	b2c0      	uxtb	r0, r0
     8d2:	22d6      	movs	r2, #214	; 0xd6
     8d4:	4903      	ldr	r1, [pc, #12]	; (8e4 <adc_async_start_conversion+0x1c>)
     8d6:	4b04      	ldr	r3, [pc, #16]	; (8e8 <adc_async_start_conversion+0x20>)
     8d8:	4798      	blx	r3
	_adc_async_convert(&descr->device);
     8da:	0020      	movs	r0, r4
     8dc:	4b03      	ldr	r3, [pc, #12]	; (8ec <adc_async_start_conversion+0x24>)
     8de:	4798      	blx	r3
}
     8e0:	2000      	movs	r0, #0
     8e2:	bd10      	pop	{r4, pc}
     8e4:	00004f98 	.word	0x00004f98
     8e8:	00000c01 	.word	0x00000c01
     8ec:	00000ecb 	.word	0x00000ecb

000008f0 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     8f0:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     8f4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     8f6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     8f8:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     8fc:	4770      	bx	lr

000008fe <atomic_leave_critical>:
     8fe:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     902:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     904:	f383 8810 	msr	PRIMASK, r3
}
     908:	4770      	bx	lr
	...

0000090c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     90c:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
     90e:	4b02      	ldr	r3, [pc, #8]	; (918 <delay_init+0xc>)
     910:	6018      	str	r0, [r3, #0]
     912:	4b02      	ldr	r3, [pc, #8]	; (91c <delay_init+0x10>)
     914:	4798      	blx	r3
}
     916:	bd10      	pop	{r4, pc}
     918:	20000094 	.word	0x20000094
     91c:	00001811 	.word	0x00001811

00000920 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     920:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     922:	4b04      	ldr	r3, [pc, #16]	; (934 <delay_ms+0x14>)
     924:	681c      	ldr	r4, [r3, #0]
     926:	4b04      	ldr	r3, [pc, #16]	; (938 <delay_ms+0x18>)
     928:	4798      	blx	r3
     92a:	0001      	movs	r1, r0
     92c:	0020      	movs	r0, r4
     92e:	4b03      	ldr	r3, [pc, #12]	; (93c <delay_ms+0x1c>)
     930:	4798      	blx	r3
}
     932:	bd10      	pop	{r4, pc}
     934:	20000094 	.word	0x20000094
     938:	00000f65 	.word	0x00000f65
     93c:	0000181d 	.word	0x0000181d

00000940 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     940:	b510      	push	{r4, lr}
     942:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     944:	3814      	subs	r0, #20
     946:	8b84      	ldrh	r4, [r0, #28]
     948:	ab01      	add	r3, sp, #4
     94a:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     94c:	0014      	movs	r4, r2
     94e:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     950:	4a06      	ldr	r2, [pc, #24]	; (96c <i2c_m_sync_write+0x2c>)
     952:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
     954:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     956:	0019      	movs	r1, r3
     958:	4b05      	ldr	r3, [pc, #20]	; (970 <i2c_m_sync_write+0x30>)
     95a:	4798      	blx	r3

	if (ret) {
     95c:	2800      	cmp	r0, #0
     95e:	d102      	bne.n	966 <i2c_m_sync_write+0x26>
		return ret;
	}

	return n;
}
     960:	0020      	movs	r0, r4
     962:	b004      	add	sp, #16
     964:	bd10      	pop	{r4, pc}
		return ret;
     966:	0004      	movs	r4, r0
     968:	e7fa      	b.n	960 <i2c_m_sync_write+0x20>
     96a:	46c0      	nop			; (mov r8, r8)
     96c:	ffff8000 	.word	0xffff8000
     970:	0000153d 	.word	0x0000153d

00000974 <i2c_m_sync_read>:
{
     974:	b510      	push	{r4, lr}
     976:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
     978:	3814      	subs	r0, #20
     97a:	8b84      	ldrh	r4, [r0, #28]
     97c:	ab01      	add	r3, sp, #4
     97e:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     980:	0014      	movs	r4, r2
     982:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     984:	4a06      	ldr	r2, [pc, #24]	; (9a0 <i2c_m_sync_read+0x2c>)
     986:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
     988:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     98a:	0019      	movs	r1, r3
     98c:	4b05      	ldr	r3, [pc, #20]	; (9a4 <i2c_m_sync_read+0x30>)
     98e:	4798      	blx	r3
	if (ret) {
     990:	2800      	cmp	r0, #0
     992:	d102      	bne.n	99a <i2c_m_sync_read+0x26>
}
     994:	0020      	movs	r0, r4
     996:	b004      	add	sp, #16
     998:	bd10      	pop	{r4, pc}
		return ret;
     99a:	0004      	movs	r4, r0
     99c:	e7fa      	b.n	994 <i2c_m_sync_read+0x20>
     99e:	46c0      	nop			; (mov r8, r8)
     9a0:	ffff8001 	.word	0xffff8001
     9a4:	0000153d 	.word	0x0000153d

000009a8 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     9a8:	b570      	push	{r4, r5, r6, lr}
     9aa:	0004      	movs	r4, r0
     9ac:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     9ae:	1e43      	subs	r3, r0, #1
     9b0:	4198      	sbcs	r0, r3
     9b2:	b2c0      	uxtb	r0, r0
     9b4:	225e      	movs	r2, #94	; 0x5e
     9b6:	4907      	ldr	r1, [pc, #28]	; (9d4 <i2c_m_sync_init+0x2c>)
     9b8:	4b07      	ldr	r3, [pc, #28]	; (9d8 <i2c_m_sync_init+0x30>)
     9ba:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     9bc:	0029      	movs	r1, r5
     9be:	0020      	movs	r0, r4
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <i2c_m_sync_init+0x34>)
     9c2:	4798      	blx	r3
	if (init_status) {
     9c4:	2800      	cmp	r0, #0
     9c6:	d103      	bne.n	9d0 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     9c8:	4b05      	ldr	r3, [pc, #20]	; (9e0 <i2c_m_sync_init+0x38>)
     9ca:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     9cc:	4b05      	ldr	r3, [pc, #20]	; (9e4 <i2c_m_sync_init+0x3c>)
     9ce:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
     9d0:	bd70      	pop	{r4, r5, r6, pc}
     9d2:	46c0      	nop			; (mov r8, r8)
     9d4:	00004fb4 	.word	0x00004fb4
     9d8:	00000c01 	.word	0x00000c01
     9dc:	0000148d 	.word	0x0000148d
     9e0:	00000975 	.word	0x00000975
     9e4:	00000941 	.word	0x00000941

000009e8 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     9e8:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
     9ea:	4b01      	ldr	r3, [pc, #4]	; (9f0 <i2c_m_sync_enable+0x8>)
     9ec:	4798      	blx	r3
}
     9ee:	bd10      	pop	{r4, pc}
     9f0:	000014bd 	.word	0x000014bd

000009f4 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     9f4:	0589      	lsls	r1, r1, #22
     9f6:	0d89      	lsrs	r1, r1, #22
     9f8:	2380      	movs	r3, #128	; 0x80
     9fa:	00db      	lsls	r3, r3, #3
     9fc:	401a      	ands	r2, r3
     9fe:	430a      	orrs	r2, r1
     a00:	8382      	strh	r2, [r0, #28]
}
     a02:	0010      	movs	r0, r2
     a04:	4770      	bx	lr
	...

00000a08 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     a08:	b570      	push	{r4, r5, r6, lr}
     a0a:	0004      	movs	r4, r0
     a0c:	000d      	movs	r5, r1
     a0e:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     a10:	2800      	cmp	r0, #0
     a12:	d00e      	beq.n	a32 <io_write+0x2a>
     a14:	2900      	cmp	r1, #0
     a16:	d00a      	beq.n	a2e <io_write+0x26>
     a18:	2001      	movs	r0, #1
     a1a:	2234      	movs	r2, #52	; 0x34
     a1c:	4906      	ldr	r1, [pc, #24]	; (a38 <io_write+0x30>)
     a1e:	4b07      	ldr	r3, [pc, #28]	; (a3c <io_write+0x34>)
     a20:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     a22:	6823      	ldr	r3, [r4, #0]
     a24:	0032      	movs	r2, r6
     a26:	0029      	movs	r1, r5
     a28:	0020      	movs	r0, r4
     a2a:	4798      	blx	r3
}
     a2c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     a2e:	2000      	movs	r0, #0
     a30:	e7f3      	b.n	a1a <io_write+0x12>
     a32:	2000      	movs	r0, #0
     a34:	e7f1      	b.n	a1a <io_write+0x12>
     a36:	46c0      	nop			; (mov r8, r8)
     a38:	00004fd0 	.word	0x00004fd0
     a3c:	00000c01 	.word	0x00000c01

00000a40 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     a40:	b570      	push	{r4, r5, r6, lr}
     a42:	0004      	movs	r4, r0
     a44:	000d      	movs	r5, r1
     a46:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     a48:	2800      	cmp	r0, #0
     a4a:	d00e      	beq.n	a6a <io_read+0x2a>
     a4c:	2900      	cmp	r1, #0
     a4e:	d00a      	beq.n	a66 <io_read+0x26>
     a50:	2001      	movs	r0, #1
     a52:	223d      	movs	r2, #61	; 0x3d
     a54:	4906      	ldr	r1, [pc, #24]	; (a70 <io_read+0x30>)
     a56:	4b07      	ldr	r3, [pc, #28]	; (a74 <io_read+0x34>)
     a58:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     a5a:	6863      	ldr	r3, [r4, #4]
     a5c:	0032      	movs	r2, r6
     a5e:	0029      	movs	r1, r5
     a60:	0020      	movs	r0, r4
     a62:	4798      	blx	r3
}
     a64:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     a66:	2000      	movs	r0, #0
     a68:	e7f3      	b.n	a52 <io_read+0x12>
     a6a:	2000      	movs	r0, #0
     a6c:	e7f1      	b.n	a52 <io_read+0x12>
     a6e:	46c0      	nop			; (mov r8, r8)
     a70:	00004fd0 	.word	0x00004fd0
     a74:	00000c01 	.word	0x00000c01

00000a78 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a7a:	0005      	movs	r5, r0
     a7c:	000e      	movs	r6, r1
     a7e:	0017      	movs	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     a80:	2800      	cmp	r0, #0
     a82:	d023      	beq.n	acc <usart_sync_write+0x54>
     a84:	2900      	cmp	r1, #0
     a86:	d023      	beq.n	ad0 <usart_sync_write+0x58>
     a88:	2a00      	cmp	r2, #0
     a8a:	d123      	bne.n	ad4 <usart_sync_write+0x5c>
     a8c:	2000      	movs	r0, #0
     a8e:	22f1      	movs	r2, #241	; 0xf1
     a90:	4911      	ldr	r1, [pc, #68]	; (ad8 <usart_sync_write+0x60>)
     a92:	4b12      	ldr	r3, [pc, #72]	; (adc <usart_sync_write+0x64>)
     a94:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
     a96:	002c      	movs	r4, r5
     a98:	3408      	adds	r4, #8
     a9a:	0020      	movs	r0, r4
     a9c:	4b10      	ldr	r3, [pc, #64]	; (ae0 <usart_sync_write+0x68>)
     a9e:	4798      	blx	r3
     aa0:	2800      	cmp	r0, #0
     aa2:	d0f8      	beq.n	a96 <usart_sync_write+0x1e>
     aa4:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
     aa6:	5d71      	ldrb	r1, [r6, r5]
     aa8:	0020      	movs	r0, r4
     aaa:	4b0e      	ldr	r3, [pc, #56]	; (ae4 <usart_sync_write+0x6c>)
     aac:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
     aae:	0020      	movs	r0, r4
     ab0:	4b0b      	ldr	r3, [pc, #44]	; (ae0 <usart_sync_write+0x68>)
     ab2:	4798      	blx	r3
     ab4:	2800      	cmp	r0, #0
     ab6:	d0fa      	beq.n	aae <usart_sync_write+0x36>
			;
	} while (++offset < length);
     ab8:	3501      	adds	r5, #1
     aba:	42bd      	cmp	r5, r7
     abc:	d3f3      	bcc.n	aa6 <usart_sync_write+0x2e>
	while (!_usart_sync_is_transmit_done(&descr->device))
     abe:	0020      	movs	r0, r4
     ac0:	4b09      	ldr	r3, [pc, #36]	; (ae8 <usart_sync_write+0x70>)
     ac2:	4798      	blx	r3
     ac4:	2800      	cmp	r0, #0
     ac6:	d0fa      	beq.n	abe <usart_sync_write+0x46>
		;
	return (int32_t)offset;
}
     ac8:	0028      	movs	r0, r5
     aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     acc:	2000      	movs	r0, #0
     ace:	e7de      	b.n	a8e <usart_sync_write+0x16>
     ad0:	2000      	movs	r0, #0
     ad2:	e7dc      	b.n	a8e <usart_sync_write+0x16>
     ad4:	2001      	movs	r0, #1
     ad6:	e7da      	b.n	a8e <usart_sync_write+0x16>
     ad8:	00004fe4 	.word	0x00004fe4
     adc:	00000c01 	.word	0x00000c01
     ae0:	0000146b 	.word	0x0000146b
     ae4:	0000145b 	.word	0x0000145b
     ae8:	00001475 	.word	0x00001475

00000aec <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     aee:	46ce      	mov	lr, r9
     af0:	4647      	mov	r7, r8
     af2:	b580      	push	{r7, lr}
     af4:	1e05      	subs	r5, r0, #0
     af6:	4688      	mov	r8, r1
     af8:	4691      	mov	r9, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     afa:	d01f      	beq.n	b3c <usart_sync_read+0x50>
     afc:	2900      	cmp	r1, #0
     afe:	d01f      	beq.n	b40 <usart_sync_read+0x54>
     b00:	2a00      	cmp	r2, #0
     b02:	d11f      	bne.n	b44 <usart_sync_read+0x58>
     b04:	2000      	movs	r0, #0
     b06:	2286      	movs	r2, #134	; 0x86
     b08:	0052      	lsls	r2, r2, #1
     b0a:	490f      	ldr	r1, [pc, #60]	; (b48 <usart_sync_read+0x5c>)
     b0c:	4b0f      	ldr	r3, [pc, #60]	; (b4c <usart_sync_read+0x60>)
     b0e:	4798      	blx	r3
	uint32_t                      offset = 0;
     b10:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
     b12:	002c      	movs	r4, r5
     b14:	3408      	adds	r4, #8
     b16:	0020      	movs	r0, r4
     b18:	4b0d      	ldr	r3, [pc, #52]	; (b50 <usart_sync_read+0x64>)
     b1a:	4798      	blx	r3
     b1c:	2800      	cmp	r0, #0
     b1e:	d0f8      	beq.n	b12 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
     b20:	4643      	mov	r3, r8
     b22:	199f      	adds	r7, r3, r6
     b24:	0020      	movs	r0, r4
     b26:	4b0b      	ldr	r3, [pc, #44]	; (b54 <usart_sync_read+0x68>)
     b28:	4798      	blx	r3
     b2a:	7038      	strb	r0, [r7, #0]
	} while (++offset < length);
     b2c:	3601      	adds	r6, #1
     b2e:	454e      	cmp	r6, r9
     b30:	d3ef      	bcc.n	b12 <usart_sync_read+0x26>

	return (int32_t)offset;
}
     b32:	0030      	movs	r0, r6
     b34:	bc0c      	pop	{r2, r3}
     b36:	4690      	mov	r8, r2
     b38:	4699      	mov	r9, r3
     b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     b3c:	2000      	movs	r0, #0
     b3e:	e7e2      	b.n	b06 <usart_sync_read+0x1a>
     b40:	2000      	movs	r0, #0
     b42:	e7e0      	b.n	b06 <usart_sync_read+0x1a>
     b44:	2001      	movs	r0, #1
     b46:	e7de      	b.n	b06 <usart_sync_read+0x1a>
     b48:	00004fe4 	.word	0x00004fe4
     b4c:	00000c01 	.word	0x00000c01
     b50:	00001481 	.word	0x00001481
     b54:	00001463 	.word	0x00001463

00000b58 <usart_sync_init>:
{
     b58:	b570      	push	{r4, r5, r6, lr}
     b5a:	0004      	movs	r4, r0
     b5c:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     b5e:	2800      	cmp	r0, #0
     b60:	d014      	beq.n	b8c <usart_sync_init+0x34>
     b62:	2900      	cmp	r1, #0
     b64:	d010      	beq.n	b88 <usart_sync_init+0x30>
     b66:	2001      	movs	r0, #1
     b68:	2234      	movs	r2, #52	; 0x34
     b6a:	4909      	ldr	r1, [pc, #36]	; (b90 <usart_sync_init+0x38>)
     b6c:	4b09      	ldr	r3, [pc, #36]	; (b94 <usart_sync_init+0x3c>)
     b6e:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
     b70:	0020      	movs	r0, r4
     b72:	3008      	adds	r0, #8
     b74:	0029      	movs	r1, r5
     b76:	4b08      	ldr	r3, [pc, #32]	; (b98 <usart_sync_init+0x40>)
     b78:	4798      	blx	r3
	if (init_status) {
     b7a:	2800      	cmp	r0, #0
     b7c:	d103      	bne.n	b86 <usart_sync_init+0x2e>
	descr->io.read  = usart_sync_read;
     b7e:	4b07      	ldr	r3, [pc, #28]	; (b9c <usart_sync_init+0x44>)
     b80:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
     b82:	4b07      	ldr	r3, [pc, #28]	; (ba0 <usart_sync_init+0x48>)
     b84:	6023      	str	r3, [r4, #0]
}
     b86:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
     b88:	2000      	movs	r0, #0
     b8a:	e7ed      	b.n	b68 <usart_sync_init+0x10>
     b8c:	2000      	movs	r0, #0
     b8e:	e7eb      	b.n	b68 <usart_sync_init+0x10>
     b90:	00004fe4 	.word	0x00004fe4
     b94:	00000c01 	.word	0x00000c01
     b98:	0000141d 	.word	0x0000141d
     b9c:	00000aed 	.word	0x00000aed
     ba0:	00000a79 	.word	0x00000a79

00000ba4 <usart_sync_enable>:
{
     ba4:	b510      	push	{r4, lr}
     ba6:	0004      	movs	r4, r0
	ASSERT(descr);
     ba8:	1e43      	subs	r3, r0, #1
     baa:	4198      	sbcs	r0, r3
     bac:	b2c0      	uxtb	r0, r0
     bae:	2253      	movs	r2, #83	; 0x53
     bb0:	4904      	ldr	r1, [pc, #16]	; (bc4 <usart_sync_enable+0x20>)
     bb2:	4b05      	ldr	r3, [pc, #20]	; (bc8 <usart_sync_enable+0x24>)
     bb4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
     bb6:	0020      	movs	r0, r4
     bb8:	3008      	adds	r0, #8
     bba:	4b04      	ldr	r3, [pc, #16]	; (bcc <usart_sync_enable+0x28>)
     bbc:	4798      	blx	r3
}
     bbe:	2000      	movs	r0, #0
     bc0:	bd10      	pop	{r4, pc}
     bc2:	46c0      	nop			; (mov r8, r8)
     bc4:	00004fe4 	.word	0x00004fe4
     bc8:	00000c01 	.word	0x00000c01
     bcc:	00001449 	.word	0x00001449

00000bd0 <usart_sync_get_io_descriptor>:
{
     bd0:	b570      	push	{r4, r5, r6, lr}
     bd2:	0004      	movs	r4, r0
     bd4:	000d      	movs	r5, r1
	ASSERT(descr && io);
     bd6:	2800      	cmp	r0, #0
     bd8:	d00b      	beq.n	bf2 <usart_sync_get_io_descriptor+0x22>
     bda:	2900      	cmp	r1, #0
     bdc:	d007      	beq.n	bee <usart_sync_get_io_descriptor+0x1e>
     bde:	2001      	movs	r0, #1
     be0:	2269      	movs	r2, #105	; 0x69
     be2:	4905      	ldr	r1, [pc, #20]	; (bf8 <usart_sync_get_io_descriptor+0x28>)
     be4:	4b05      	ldr	r3, [pc, #20]	; (bfc <usart_sync_get_io_descriptor+0x2c>)
     be6:	4798      	blx	r3
	*io = &descr->io;
     be8:	602c      	str	r4, [r5, #0]
}
     bea:	2000      	movs	r0, #0
     bec:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && io);
     bee:	2000      	movs	r0, #0
     bf0:	e7f6      	b.n	be0 <usart_sync_get_io_descriptor+0x10>
     bf2:	2000      	movs	r0, #0
     bf4:	e7f4      	b.n	be0 <usart_sync_get_io_descriptor+0x10>
     bf6:	46c0      	nop			; (mov r8, r8)
     bf8:	00004fe4 	.word	0x00004fe4
     bfc:	00000c01 	.word	0x00000c01

00000c00 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     c00:	2800      	cmp	r0, #0
     c02:	d100      	bne.n	c06 <assert+0x6>
		__asm("BKPT #0");
     c04:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     c06:	4770      	bx	lr

00000c08 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
     c08:	b570      	push	{r4, r5, r6, lr}
     c0a:	0004      	movs	r4, r0
     c0c:	000e      	movs	r6, r1
     c0e:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
     c10:	2800      	cmp	r0, #0
     c12:	d012      	beq.n	c3a <ringbuffer_init+0x32>
     c14:	2900      	cmp	r1, #0
     c16:	d012      	beq.n	c3e <ringbuffer_init+0x36>
     c18:	2a00      	cmp	r2, #0
     c1a:	d112      	bne.n	c42 <ringbuffer_init+0x3a>
     c1c:	2000      	movs	r0, #0
     c1e:	2228      	movs	r2, #40	; 0x28
     c20:	490a      	ldr	r1, [pc, #40]	; (c4c <ringbuffer_init+0x44>)
     c22:	4b0b      	ldr	r3, [pc, #44]	; (c50 <ringbuffer_init+0x48>)
     c24:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
     c26:	1e6b      	subs	r3, r5, #1
     c28:	422b      	tst	r3, r5
     c2a:	d10c      	bne.n	c46 <ringbuffer_init+0x3e>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
     c2c:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
     c2e:	2300      	movs	r3, #0
     c30:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
     c32:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
     c34:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
     c36:	2000      	movs	r0, #0
}
     c38:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
     c3a:	2000      	movs	r0, #0
     c3c:	e7ef      	b.n	c1e <ringbuffer_init+0x16>
     c3e:	2000      	movs	r0, #0
     c40:	e7ed      	b.n	c1e <ringbuffer_init+0x16>
     c42:	2001      	movs	r0, #1
     c44:	e7eb      	b.n	c1e <ringbuffer_init+0x16>
		return ERR_INVALID_ARG;
     c46:	200d      	movs	r0, #13
     c48:	4240      	negs	r0, r0
     c4a:	e7f5      	b.n	c38 <ringbuffer_init+0x30>
     c4c:	00005000 	.word	0x00005000
     c50:	00000c01 	.word	0x00000c01

00000c54 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
     c54:	b570      	push	{r4, r5, r6, lr}
     c56:	0004      	movs	r4, r0
     c58:	000d      	movs	r5, r1
	ASSERT(rb && data);
     c5a:	2800      	cmp	r0, #0
     c5c:	d016      	beq.n	c8c <ringbuffer_get+0x38>
     c5e:	2900      	cmp	r1, #0
     c60:	d012      	beq.n	c88 <ringbuffer_get+0x34>
     c62:	2001      	movs	r0, #1
     c64:	2240      	movs	r2, #64	; 0x40
     c66:	490c      	ldr	r1, [pc, #48]	; (c98 <ringbuffer_get+0x44>)
     c68:	4b0c      	ldr	r3, [pc, #48]	; (c9c <ringbuffer_get+0x48>)
     c6a:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
     c6c:	68a3      	ldr	r3, [r4, #8]
     c6e:	68e2      	ldr	r2, [r4, #12]
     c70:	429a      	cmp	r2, r3
     c72:	d00d      	beq.n	c90 <ringbuffer_get+0x3c>
		*data = rb->buf[rb->read_index & rb->size];
     c74:	6862      	ldr	r2, [r4, #4]
     c76:	4013      	ands	r3, r2
     c78:	6822      	ldr	r2, [r4, #0]
     c7a:	5cd3      	ldrb	r3, [r2, r3]
     c7c:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
     c7e:	68a3      	ldr	r3, [r4, #8]
     c80:	3301      	adds	r3, #1
     c82:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
     c84:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
     c86:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && data);
     c88:	2000      	movs	r0, #0
     c8a:	e7eb      	b.n	c64 <ringbuffer_get+0x10>
     c8c:	2000      	movs	r0, #0
     c8e:	e7e9      	b.n	c64 <ringbuffer_get+0x10>
	return ERR_NOT_FOUND;
     c90:	200a      	movs	r0, #10
     c92:	4240      	negs	r0, r0
     c94:	e7f7      	b.n	c86 <ringbuffer_get+0x32>
     c96:	46c0      	nop			; (mov r8, r8)
     c98:	00005000 	.word	0x00005000
     c9c:	00000c01 	.word	0x00000c01

00000ca0 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
     ca0:	b570      	push	{r4, r5, r6, lr}
     ca2:	0004      	movs	r4, r0
     ca4:	000d      	movs	r5, r1
	ASSERT(rb);
     ca6:	1e43      	subs	r3, r0, #1
     ca8:	4198      	sbcs	r0, r3
     caa:	b2c0      	uxtb	r0, r0
     cac:	2251      	movs	r2, #81	; 0x51
     cae:	490a      	ldr	r1, [pc, #40]	; (cd8 <ringbuffer_put+0x38>)
     cb0:	4b0a      	ldr	r3, [pc, #40]	; (cdc <ringbuffer_put+0x3c>)
     cb2:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
     cb4:	6863      	ldr	r3, [r4, #4]
     cb6:	68e2      	ldr	r2, [r4, #12]
     cb8:	4013      	ands	r3, r2
     cba:	6822      	ldr	r2, [r4, #0]
     cbc:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
     cbe:	68e3      	ldr	r3, [r4, #12]
     cc0:	68a2      	ldr	r2, [r4, #8]
     cc2:	1a9a      	subs	r2, r3, r2
     cc4:	6861      	ldr	r1, [r4, #4]
     cc6:	428a      	cmp	r2, r1
     cc8:	d901      	bls.n	cce <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
     cca:	1a59      	subs	r1, r3, r1
     ccc:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
     cce:	3301      	adds	r3, #1
     cd0:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
     cd2:	2000      	movs	r0, #0
     cd4:	bd70      	pop	{r4, r5, r6, pc}
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	00005000 	.word	0x00005000
     cdc:	00000c01 	.word	0x00000c01

00000ce0 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
     ce0:	b510      	push	{r4, lr}
     ce2:	0004      	movs	r4, r0
	ASSERT(rb);
     ce4:	1e43      	subs	r3, r0, #1
     ce6:	4198      	sbcs	r0, r3
     ce8:	b2c0      	uxtb	r0, r0
     cea:	2267      	movs	r2, #103	; 0x67
     cec:	4903      	ldr	r1, [pc, #12]	; (cfc <ringbuffer_num+0x1c>)
     cee:	4b04      	ldr	r3, [pc, #16]	; (d00 <ringbuffer_num+0x20>)
     cf0:	4798      	blx	r3

	return rb->write_index - rb->read_index;
     cf2:	68e0      	ldr	r0, [r4, #12]
     cf4:	68a3      	ldr	r3, [r4, #8]
     cf6:	1ac0      	subs	r0, r0, r3
}
     cf8:	bd10      	pop	{r4, pc}
     cfa:	46c0      	nop			; (mov r8, r8)
     cfc:	00005000 	.word	0x00005000
     d00:	00000c01 	.word	0x00000c01

00000d04 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
     d04:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
     d06:	4a06      	ldr	r2, [pc, #24]	; (d20 <_sbrk+0x1c>)
     d08:	6812      	ldr	r2, [r2, #0]
     d0a:	2a00      	cmp	r2, #0
     d0c:	d004      	beq.n	d18 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
     d0e:	4a04      	ldr	r2, [pc, #16]	; (d20 <_sbrk+0x1c>)
     d10:	6810      	ldr	r0, [r2, #0]

	heap += incr;
     d12:	18c3      	adds	r3, r0, r3
     d14:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
     d16:	4770      	bx	lr
		heap = (unsigned char *)&_end;
     d18:	4902      	ldr	r1, [pc, #8]	; (d24 <_sbrk+0x20>)
     d1a:	4a01      	ldr	r2, [pc, #4]	; (d20 <_sbrk+0x1c>)
     d1c:	6011      	str	r1, [r2, #0]
     d1e:	e7f6      	b.n	d0e <_sbrk+0xa>
     d20:	20000098 	.word	0x20000098
     d24:	20002138 	.word	0x20002138

00000d28 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
     d28:	2001      	movs	r0, #1
     d2a:	4240      	negs	r0, r0
     d2c:	4770      	bx	lr

00000d2e <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
     d2e:	2380      	movs	r3, #128	; 0x80
     d30:	019b      	lsls	r3, r3, #6
     d32:	604b      	str	r3, [r1, #4]

	return 0;
}
     d34:	2000      	movs	r0, #0
     d36:	4770      	bx	lr

00000d38 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
     d38:	2001      	movs	r0, #1
     d3a:	4770      	bx	lr

00000d3c <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
     d3c:	2000      	movs	r0, #0
     d3e:	4770      	bx	lr

00000d40 <_adc_get_hardware_index>:
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	(void)hw;
	return 0;
}
     d40:	2000      	movs	r0, #0
     d42:	4770      	bx	lr

00000d44 <_adc_get_regs>:
/** \brief Return the pointer to register settings of specific ADC
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific ADC.
 */
static uint8_t _adc_get_regs(const uint32_t hw_addr)
{
     d44:	b510      	push	{r4, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
     d46:	4b0b      	ldr	r3, [pc, #44]	; (d74 <_adc_get_regs+0x30>)
     d48:	4798      	blx	r3
     d4a:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     d4c:	2000      	movs	r0, #0
     d4e:	2800      	cmp	r0, #0
     d50:	d006      	beq.n	d60 <_adc_get_regs+0x1c>
		if (_adcs[i].number == n) {
			return i;
		}
	}

	ASSERT(false);
     d52:	227f      	movs	r2, #127	; 0x7f
     d54:	4908      	ldr	r1, [pc, #32]	; (d78 <_adc_get_regs+0x34>)
     d56:	2000      	movs	r0, #0
     d58:	4b08      	ldr	r3, [pc, #32]	; (d7c <_adc_get_regs+0x38>)
     d5a:	4798      	blx	r3
	return 0;
     d5c:	2000      	movs	r0, #0
}
     d5e:	bd10      	pop	{r4, pc}
		if (_adcs[i].number == n) {
     d60:	00c3      	lsls	r3, r0, #3
     d62:	1a1b      	subs	r3, r3, r0
     d64:	0099      	lsls	r1, r3, #2
     d66:	4b06      	ldr	r3, [pc, #24]	; (d80 <_adc_get_regs+0x3c>)
     d68:	5ccb      	ldrb	r3, [r1, r3]
     d6a:	429a      	cmp	r2, r3
     d6c:	d0f7      	beq.n	d5e <_adc_get_regs+0x1a>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     d6e:	3001      	adds	r0, #1
     d70:	b2c0      	uxtb	r0, r0
     d72:	e7ec      	b.n	d4e <_adc_get_regs+0xa>
     d74:	00000d41 	.word	0x00000d41
     d78:	00005040 	.word	0x00005040
     d7c:	00000c01 	.word	0x00000c01
     d80:	00005024 	.word	0x00005024

00000d84 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i  The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     d84:	b570      	push	{r4, r5, r6, lr}
     d86:	0004      	movs	r4, r0
     d88:	000d      	movs	r5, r1
	ASSERT(hw == ADC);
     d8a:	4b27      	ldr	r3, [pc, #156]	; (e28 <_adc_init+0xa4>)
     d8c:	18c0      	adds	r0, r0, r3
     d8e:	4242      	negs	r2, r0
     d90:	4142      	adcs	r2, r0
     d92:	b2d0      	uxtb	r0, r2
     d94:	2294      	movs	r2, #148	; 0x94
     d96:	4925      	ldr	r1, [pc, #148]	; (e2c <_adc_init+0xa8>)
     d98:	4b25      	ldr	r3, [pc, #148]	; (e30 <_adc_init+0xac>)
     d9a:	4798      	blx	r3

	uint16_t calib_reg;

	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     d9c:	4b25      	ldr	r3, [pc, #148]	; (e34 <_adc_init+0xb0>)
     d9e:	681a      	ldr	r2, [r3, #0]
     da0:	08d2      	lsrs	r2, r2, #3
     da2:	0212      	lsls	r2, r2, #8
     da4:	23e0      	movs	r3, #224	; 0xe0
     da6:	00db      	lsls	r3, r3, #3
     da8:	401a      	ands	r2, r3
	            | ADC_CALIB_LINEARITY_CAL((*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos));
     daa:	4923      	ldr	r1, [pc, #140]	; (e38 <_adc_init+0xb4>)
     dac:	680b      	ldr	r3, [r1, #0]
     dae:	6849      	ldr	r1, [r1, #4]
     db0:	0149      	lsls	r1, r1, #5
     db2:	0edb      	lsrs	r3, r3, #27
     db4:	430b      	orrs	r3, r1
     db6:	21ff      	movs	r1, #255	; 0xff
     db8:	400b      	ands	r3, r1
	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     dba:	431a      	orrs	r2, r3
typedef uint8_t  hri_adc_swtrig_reg_t;
typedef uint8_t  hri_adc_winctrl_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw)
{
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     dbc:	7e63      	ldrb	r3, [r4, #25]
     dbe:	09db      	lsrs	r3, r3, #7
     dc0:	d1fc      	bne.n	dbc <_adc_init+0x38>
}

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Adc *)hw)->CTRLA.reg;
     dc2:	7823      	ldrb	r3, [r4, #0]

	hri_adc_wait_for_sync(hw);
	if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     dc4:	079b      	lsls	r3, r3, #30
     dc6:	d504      	bpl.n	dd2 <_adc_init+0x4e>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     dc8:	2300      	movs	r3, #0
     dca:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     dcc:	7e63      	ldrb	r3, [r4, #25]
     dce:	09db      	lsrs	r3, r3, #7
     dd0:	d1fc      	bne.n	dcc <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg = data;
     dd2:	2301      	movs	r3, #1
     dd4:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     dd6:	7e63      	ldrb	r3, [r4, #25]
     dd8:	09db      	lsrs	r3, r3, #7
     dda:	d1fc      	bne.n	dd6 <_adc_init+0x52>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
     ddc:	8522      	strh	r2, [r4, #40]	; 0x28
	}
	hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	hri_adc_wait_for_sync(hw);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     dde:	4917      	ldr	r1, [pc, #92]	; (e3c <_adc_init+0xb8>)
     de0:	00ea      	lsls	r2, r5, #3
     de2:	1b50      	subs	r0, r2, r5
     de4:	0083      	lsls	r3, r0, #2
     de6:	18cb      	adds	r3, r1, r3
     de8:	7898      	ldrb	r0, [r3, #2]
	((Adc *)hw)->REFCTRL.reg = data;
     dea:	7060      	strb	r0, [r4, #1]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     dec:	78d8      	ldrb	r0, [r3, #3]
	((Adc *)hw)->AVGCTRL.reg = data;
     dee:	70a0      	strb	r0, [r4, #2]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     df0:	7918      	ldrb	r0, [r3, #4]
	((Adc *)hw)->SAMPCTRL.reg = data;
     df2:	70e0      	strb	r0, [r4, #3]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     df4:	7c18      	ldrb	r0, [r3, #16]
	((Adc *)hw)->EVCTRL.reg = data;
     df6:	7520      	strb	r0, [r4, #20]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     df8:	8ad8      	ldrh	r0, [r3, #22]
	((Adc *)hw)->GAINCORR.reg = data;
     dfa:	84a0      	strh	r0, [r4, #36]	; 0x24
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     dfc:	8b18      	ldrh	r0, [r3, #24]
	((Adc *)hw)->OFFSETCORR.reg = data;
     dfe:	84e0      	strh	r0, [r4, #38]	; 0x26
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     e00:	7e9e      	ldrb	r6, [r3, #26]
}

static inline void hri_adc_write_DBGCTRL_reg(const void *const hw, hri_adc_dbgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->DBGCTRL.reg = data;
     e02:	202a      	movs	r0, #42	; 0x2a
     e04:	5426      	strb	r6, [r4, r0]
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     e06:	88d8      	ldrh	r0, [r3, #6]
	((Adc *)hw)->CTRLB.reg = data;
     e08:	80a0      	strh	r0, [r4, #4]
	((Adc *)hw)->INPUTCTRL.reg = data;
     e0a:	68d8      	ldr	r0, [r3, #12]
     e0c:	6120      	str	r0, [r4, #16]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
	hri_adc_write_WINCTRL_reg(hw, _adcs[i].win_ctrl);
     e0e:	7a18      	ldrb	r0, [r3, #8]
	((Adc *)hw)->WINCTRL.reg = data;
     e10:	7220      	strb	r0, [r4, #8]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     e12:	8a58      	ldrh	r0, [r3, #18]
	((Adc *)hw)->WINLT.reg = data;
     e14:	83a0      	strh	r0, [r4, #28]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     e16:	8a9b      	ldrh	r3, [r3, #20]
	((Adc *)hw)->WINUT.reg = data;
     e18:	8423      	strh	r3, [r4, #32]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     e1a:	1b55      	subs	r5, r2, r5
     e1c:	00ab      	lsls	r3, r5, #2
     e1e:	18cb      	adds	r3, r1, r3
     e20:	785b      	ldrb	r3, [r3, #1]
	((Adc *)hw)->CTRLA.reg = data;
     e22:	7023      	strb	r3, [r4, #0]

	return ERR_NONE;
}
     e24:	2000      	movs	r0, #0
     e26:	bd70      	pop	{r4, r5, r6, pc}
     e28:	bdffc000 	.word	0xbdffc000
     e2c:	00005040 	.word	0x00005040
     e30:	00000c01 	.word	0x00000c01
     e34:	00806024 	.word	0x00806024
     e38:	00806020 	.word	0x00806020
     e3c:	00005024 	.word	0x00005024

00000e40 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
     e40:	b570      	push	{r4, r5, r6, lr}
     e42:	0005      	movs	r5, r0
     e44:	000c      	movs	r4, r1
	int32_t init_status;

	ASSERT(device);
     e46:	1e43      	subs	r3, r0, #1
     e48:	4198      	sbcs	r0, r3
     e4a:	b2c0      	uxtb	r0, r0
     e4c:	22d3      	movs	r2, #211	; 0xd3
     e4e:	490e      	ldr	r1, [pc, #56]	; (e88 <_adc_async_init+0x48>)
     e50:	4b0e      	ldr	r3, [pc, #56]	; (e8c <_adc_async_init+0x4c>)
     e52:	4798      	blx	r3

	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
     e54:	0020      	movs	r0, r4
     e56:	4b0e      	ldr	r3, [pc, #56]	; (e90 <_adc_async_init+0x50>)
     e58:	4798      	blx	r3
     e5a:	0001      	movs	r1, r0
     e5c:	0020      	movs	r0, r4
     e5e:	4b0d      	ldr	r3, [pc, #52]	; (e94 <_adc_async_init+0x54>)
     e60:	4798      	blx	r3
	if (init_status) {
     e62:	2800      	cmp	r0, #0
     e64:	d10f      	bne.n	e86 <_adc_async_init+0x46>
		return init_status;
	}
	device->hw = hw;
     e66:	616c      	str	r4, [r5, #20]
	_adc_dev   = device;
     e68:	4b0b      	ldr	r3, [pc, #44]	; (e98 <_adc_async_init+0x58>)
     e6a:	601d      	str	r5, [r3, #0]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e6c:	4b0b      	ldr	r3, [pc, #44]	; (e9c <_adc_async_init+0x5c>)
     e6e:	2280      	movs	r2, #128	; 0x80
     e70:	0412      	lsls	r2, r2, #16
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	505a      	str	r2, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
     e76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e7a:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e7e:	3101      	adds	r1, #1
     e80:	31ff      	adds	r1, #255	; 0xff
     e82:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e84:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(ADC_IRQn);
	NVIC_ClearPendingIRQ(ADC_IRQn);
	NVIC_EnableIRQ(ADC_IRQn);

	return ERR_NONE;
}
     e86:	bd70      	pop	{r4, r5, r6, pc}
     e88:	00005040 	.word	0x00005040
     e8c:	00000c01 	.word	0x00000c01
     e90:	00000d45 	.word	0x00000d45
     e94:	00000d85 	.word	0x00000d85
     e98:	2000009c 	.word	0x2000009c
     e9c:	e000e100 	.word	0xe000e100

00000ea0 <_adc_async_enable_channel>:
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
     ea0:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
     ea2:	7813      	ldrb	r3, [r2, #0]
     ea4:	2102      	movs	r1, #2
     ea6:	430b      	orrs	r3, r1
     ea8:	b2db      	uxtb	r3, r3
     eaa:	7013      	strb	r3, [r2, #0]
}
     eac:	4770      	bx	lr

00000eae <_adc_async_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     eae:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     eb0:	7e53      	ldrb	r3, [r2, #25]
     eb2:	09db      	lsrs	r3, r3, #7
     eb4:	d1fc      	bne.n	eb0 <_adc_async_get_data_size+0x2>
	tmp = ((Adc *)hw)->CTRLB.reg;
     eb6:	8892      	ldrh	r2, [r2, #4]
	tmp = (tmp & ADC_CTRLB_RESSEL_Msk) >> ADC_CTRLB_RESSEL_Pos;
     eb8:	0912      	lsrs	r2, r2, #4
     eba:	3303      	adds	r3, #3
     ebc:	4013      	ands	r3, r2
     ebe:	2b03      	cmp	r3, #3
     ec0:	d001      	beq.n	ec6 <_adc_async_get_data_size+0x18>
     ec2:	2002      	movs	r0, #2
}
     ec4:	4770      	bx	lr
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     ec6:	2001      	movs	r0, #1
     ec8:	e7fc      	b.n	ec4 <_adc_async_get_data_size+0x16>

00000eca <_adc_async_convert>:
/**
 * \brief Make conversion
 */
void _adc_async_convert(struct _adc_async_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
     eca:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     ecc:	7e53      	ldrb	r3, [r2, #25]
     ece:	09db      	lsrs	r3, r3, #7
     ed0:	d1fc      	bne.n	ecc <_adc_async_convert+0x2>
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
     ed2:	7b13      	ldrb	r3, [r2, #12]
     ed4:	2102      	movs	r1, #2
     ed6:	430b      	orrs	r3, r1
     ed8:	b2db      	uxtb	r3, r3
     eda:	7313      	strb	r3, [r2, #12]
}
     edc:	4770      	bx	lr

00000ede <_adc_async_set_irq_state>:
void _adc_async_set_irq_state(struct _adc_async_device *const device, const uint8_t channel,
                              const enum _adc_async_callback_type type, const bool state)
{
	(void)channel;

	void *const hw = device->hw;
     ede:	6941      	ldr	r1, [r0, #20]

	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
     ee0:	2a01      	cmp	r2, #1
     ee2:	d008      	beq.n	ef6 <_adc_async_set_irq_state+0x18>
		hri_adc_write_INTEN_WINMON_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
     ee4:	2a02      	cmp	r2, #2
     ee6:	d00e      	beq.n	f06 <_adc_async_set_irq_state+0x28>
		hri_adc_write_INTEN_OVERRUN_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
     ee8:	2a00      	cmp	r2, #0
     eea:	d103      	bne.n	ef4 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     eec:	2b00      	cmp	r3, #0
     eee:	d012      	beq.n	f16 <_adc_async_set_irq_state+0x38>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
     ef0:	2301      	movs	r3, #1
     ef2:	75cb      	strb	r3, [r1, #23]
		hri_adc_write_INTEN_RESRDY_bit(hw, state);
	}
}
     ef4:	4770      	bx	lr
	if (value == 0x0) {
     ef6:	2b00      	cmp	r3, #0
     ef8:	d102      	bne.n	f00 <_adc_async_set_irq_state+0x22>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
     efa:	3304      	adds	r3, #4
     efc:	758b      	strb	r3, [r1, #22]
     efe:	e7f9      	b.n	ef4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
     f00:	2304      	movs	r3, #4
     f02:	75cb      	strb	r3, [r1, #23]
     f04:	e7f6      	b.n	ef4 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     f06:	2b00      	cmp	r3, #0
     f08:	d102      	bne.n	f10 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
     f0a:	3302      	adds	r3, #2
     f0c:	758b      	strb	r3, [r1, #22]
     f0e:	e7f1      	b.n	ef4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
     f10:	2302      	movs	r3, #2
     f12:	75cb      	strb	r3, [r1, #23]
     f14:	e7ee      	b.n	ef4 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
     f16:	3301      	adds	r3, #1
     f18:	758b      	strb	r3, [r1, #22]
     f1a:	e7eb      	b.n	ef4 <_adc_async_set_irq_state+0x16>

00000f1c <ADC_Handler>:

/**
 * \internal ADC interrupt handler
 */
void ADC_Handler(void)
{
     f1c:	b510      	push	{r4, lr}
	void *const hw      = _adc_dev->hw;
     f1e:	4b10      	ldr	r3, [pc, #64]	; (f60 <ADC_Handler+0x44>)
     f20:	6818      	ldr	r0, [r3, #0]
     f22:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
     f24:	7e11      	ldrb	r1, [r2, #24]
	return ((Adc *)hw)->INTENSET.reg;
     f26:	7dd3      	ldrb	r3, [r2, #23]
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
     f28:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
     f2a:	07d9      	lsls	r1, r3, #31
     f2c:	d404      	bmi.n	f38 <ADC_Handler+0x1c>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
     f2e:	0799      	lsls	r1, r3, #30
     f30:	d40a      	bmi.n	f48 <ADC_Handler+0x2c>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
     f32:	075b      	lsls	r3, r3, #29
     f34:	d40e      	bmi.n	f54 <ADC_Handler+0x38>
		hri_adc_clear_interrupt_WINMON_bit(hw);
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
	}
}
     f36:	bd10      	pop	{r4, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     f38:	2301      	movs	r3, #1
     f3a:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
     f3c:	6883      	ldr	r3, [r0, #8]
	return tmp;
}

static inline hri_adc_result_reg_t hri_adc_read_RESULT_reg(const void *const hw)
{
	return ((Adc *)hw)->RESULT.reg;
     f3e:	8b52      	ldrh	r2, [r2, #26]
     f40:	b292      	uxth	r2, r2
     f42:	2100      	movs	r1, #0
     f44:	4798      	blx	r3
     f46:	e7f6      	b.n	f36 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     f48:	2302      	movs	r3, #2
     f4a:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
     f4c:	6843      	ldr	r3, [r0, #4]
     f4e:	2100      	movs	r1, #0
     f50:	4798      	blx	r3
     f52:	e7f0      	b.n	f36 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
     f54:	2304      	movs	r3, #4
     f56:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
     f58:	6803      	ldr	r3, [r0, #0]
     f5a:	2100      	movs	r1, #0
     f5c:	4798      	blx	r3
}
     f5e:	e7ea      	b.n	f36 <ADC_Handler+0x1a>
     f60:	2000009c 	.word	0x2000009c

00000f64 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
     f64:	2364      	movs	r3, #100	; 0x64
     f66:	4358      	muls	r0, r3
     f68:	0083      	lsls	r3, r0, #2
     f6a:	181b      	adds	r3, r3, r0
     f6c:	0058      	lsls	r0, r3, #1
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     f6e:	4770      	bx	lr

00000f70 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     f70:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     f72:	4b07      	ldr	r3, [pc, #28]	; (f90 <_init_chip+0x20>)
     f74:	685a      	ldr	r2, [r3, #4]
     f76:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     f78:	4b06      	ldr	r3, [pc, #24]	; (f94 <_init_chip+0x24>)
     f7a:	4798      	blx	r3
	_sysctrl_init_sources();
     f7c:	4b06      	ldr	r3, [pc, #24]	; (f98 <_init_chip+0x28>)
     f7e:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
     f80:	2008      	movs	r0, #8
     f82:	4c06      	ldr	r4, [pc, #24]	; (f9c <_init_chip+0x2c>)
     f84:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
     f86:	4b06      	ldr	r3, [pc, #24]	; (fa0 <_init_chip+0x30>)
     f88:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     f8a:	20f7      	movs	r0, #247	; 0xf7
     f8c:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     f8e:	bd10      	pop	{r4, pc}
     f90:	41004000 	.word	0x41004000
     f94:	00000fbd 	.word	0x00000fbd
     f98:	000017a1 	.word	0x000017a1
     f9c:	00000fa5 	.word	0x00000fa5
     fa0:	000017ed 	.word	0x000017ed

00000fa4 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
     fa4:	07c3      	lsls	r3, r0, #31
     fa6:	d506      	bpl.n	fb6 <_gclk_init_generators_by_fref+0x12>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     fa8:	4b03      	ldr	r3, [pc, #12]	; (fb8 <_gclk_init_generators_by_fref+0x14>)
     faa:	2280      	movs	r2, #128	; 0x80
     fac:	0052      	lsls	r2, r2, #1
     fae:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     fb0:	2283      	movs	r2, #131	; 0x83
     fb2:	0252      	lsls	r2, r2, #9
     fb4:	605a      	str	r2, [r3, #4]
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     fb6:	4770      	bx	lr
     fb8:	40000c00 	.word	0x40000c00

00000fbc <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     fbc:	4b06      	ldr	r3, [pc, #24]	; (fd8 <_pm_init+0x1c>)
     fbe:	7a1a      	ldrb	r2, [r3, #8]
     fc0:	b2d2      	uxtb	r2, r2
     fc2:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     fc4:	7a5a      	ldrb	r2, [r3, #9]
     fc6:	b2d2      	uxtb	r2, r2
     fc8:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     fca:	7a9a      	ldrb	r2, [r3, #10]
     fcc:	b2d2      	uxtb	r2, r2
     fce:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     fd0:	7ada      	ldrb	r2, [r3, #11]
     fd2:	b2d2      	uxtb	r2, r2
     fd4:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     fd6:	4770      	bx	lr
     fd8:	40000400 	.word	0x40000400

00000fdc <_sercom_get_hardware_index>:
{
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
     fdc:	4b02      	ldr	r3, [pc, #8]	; (fe8 <_sercom_get_hardware_index+0xc>)
     fde:	469c      	mov	ip, r3
     fe0:	4460      	add	r0, ip
     fe2:	0a80      	lsrs	r0, r0, #10
     fe4:	b2c0      	uxtb	r0, r0
}
     fe6:	4770      	bx	lr
     fe8:	bdfff800 	.word	0xbdfff800

00000fec <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
     fec:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
     fee:	4b0b      	ldr	r3, [pc, #44]	; (101c <_get_sercom_index+0x30>)
     ff0:	4798      	blx	r3
     ff2:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
     ff4:	2000      	movs	r0, #0
     ff6:	2800      	cmp	r0, #0
     ff8:	d006      	beq.n	1008 <_get_sercom_index+0x1c>
		if (_usarts[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
     ffa:	4a09      	ldr	r2, [pc, #36]	; (1020 <_get_sercom_index+0x34>)
     ffc:	4909      	ldr	r1, [pc, #36]	; (1024 <_get_sercom_index+0x38>)
     ffe:	2000      	movs	r0, #0
    1000:	4b09      	ldr	r3, [pc, #36]	; (1028 <_get_sercom_index+0x3c>)
    1002:	4798      	blx	r3
	return 0;
    1004:	2000      	movs	r0, #0
}
    1006:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == sercom_offset) {
    1008:	0083      	lsls	r3, r0, #2
    100a:	181b      	adds	r3, r3, r0
    100c:	0099      	lsls	r1, r3, #2
    100e:	4b07      	ldr	r3, [pc, #28]	; (102c <_get_sercom_index+0x40>)
    1010:	5ccb      	ldrb	r3, [r1, r3]
    1012:	429a      	cmp	r2, r3
    1014:	d0f7      	beq.n	1006 <_get_sercom_index+0x1a>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1016:	3001      	adds	r0, #1
    1018:	b2c0      	uxtb	r0, r0
    101a:	e7ec      	b.n	ff6 <_get_sercom_index+0xa>
    101c:	00000fdd 	.word	0x00000fdd
    1020:	0000023a 	.word	0x0000023a
    1024:	000050a8 	.word	0x000050a8
    1028:	00000c01 	.word	0x00000c01
    102c:	00005058 	.word	0x00005058

00001030 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    1030:	b570      	push	{r4, r5, r6, lr}
    1032:	0004      	movs	r4, r0
	uint8_t i = _get_sercom_index(hw);
    1034:	4b2d      	ldr	r3, [pc, #180]	; (10ec <_usart_init+0xbc>)
    1036:	4798      	blx	r3
	};
}

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1038:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    103a:	07db      	lsls	r3, r3, #31
    103c:	d417      	bmi.n	106e <_usart_init+0x3e>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    103e:	0083      	lsls	r3, r0, #2
    1040:	181b      	adds	r3, r3, r0
    1042:	009a      	lsls	r2, r3, #2
    1044:	4b2a      	ldr	r3, [pc, #168]	; (10f0 <_usart_init+0xc0>)
    1046:	189b      	adds	r3, r3, r2
    1048:	685a      	ldr	r2, [r3, #4]
    104a:	231c      	movs	r3, #28
    104c:	401a      	ands	r2, r3

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    104e:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1050:	079b      	lsls	r3, r3, #30
    1052:	d509      	bpl.n	1068 <_usart_init+0x38>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1054:	69e3      	ldr	r3, [r4, #28]
    1056:	079b      	lsls	r3, r3, #30
    1058:	d1fc      	bne.n	1054 <_usart_init+0x24>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    105a:	6823      	ldr	r3, [r4, #0]
    105c:	2102      	movs	r1, #2
    105e:	438b      	bics	r3, r1
    1060:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1062:	69e3      	ldr	r3, [r4, #28]
    1064:	079b      	lsls	r3, r3, #30
    1066:	d4fc      	bmi.n	1062 <_usart_init+0x32>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    1068:	2301      	movs	r3, #1
    106a:	4313      	orrs	r3, r2
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    106c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    106e:	69e3      	ldr	r3, [r4, #28]
    1070:	07db      	lsls	r3, r3, #31
    1072:	d4fc      	bmi.n	106e <_usart_init+0x3e>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    1074:	0082      	lsls	r2, r0, #2
    1076:	1812      	adds	r2, r2, r0
    1078:	0091      	lsls	r1, r2, #2
    107a:	4b1d      	ldr	r3, [pc, #116]	; (10f0 <_usart_init+0xc0>)
    107c:	185b      	adds	r3, r3, r1
    107e:	685a      	ldr	r2, [r3, #4]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1080:	6022      	str	r2, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    1082:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1084:	6063      	str	r3, [r4, #4]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    1086:	0493      	lsls	r3, r2, #18
    1088:	d40b      	bmi.n	10a2 <_usart_init+0x72>
    108a:	23c0      	movs	r3, #192	; 0xc0
    108c:	01db      	lsls	r3, r3, #7
    108e:	421a      	tst	r2, r3
    1090:	d107      	bne.n	10a2 <_usart_init+0x72>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    1092:	0083      	lsls	r3, r0, #2
    1094:	181b      	adds	r3, r3, r0
    1096:	009a      	lsls	r2, r3, #2
    1098:	4b15      	ldr	r3, [pc, #84]	; (10f0 <_usart_init+0xc0>)
    109a:	189b      	adds	r3, r3, r2
    109c:	899b      	ldrh	r3, [r3, #12]
	((Sercom *)hw)->USART.BAUD.reg = data;
    109e:	81a3      	strh	r3, [r4, #12]
    10a0:	e015      	b.n	10ce <_usart_init+0x9e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    10a2:	0083      	lsls	r3, r0, #2
    10a4:	181b      	adds	r3, r3, r0
    10a6:	009a      	lsls	r2, r3, #2
    10a8:	4911      	ldr	r1, [pc, #68]	; (10f0 <_usart_init+0xc0>)
    10aa:	1889      	adds	r1, r1, r2
    10ac:	898a      	ldrh	r2, [r1, #12]
    10ae:	89a3      	ldrh	r3, [r4, #12]
    10b0:	04d2      	lsls	r2, r2, #19
    10b2:	0cd2      	lsrs	r2, r2, #19
    10b4:	0b5b      	lsrs	r3, r3, #13
    10b6:	035b      	lsls	r3, r3, #13
    10b8:	4313      	orrs	r3, r2
    10ba:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    10bc:	7b8b      	ldrb	r3, [r1, #14]
    10be:	2207      	movs	r2, #7
    10c0:	401a      	ands	r2, r3
    10c2:	89a3      	ldrh	r3, [r4, #12]
    10c4:	0352      	lsls	r2, r2, #13
    10c6:	04db      	lsls	r3, r3, #19
    10c8:	0cdb      	lsrs	r3, r3, #19
    10ca:	4313      	orrs	r3, r2
    10cc:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    10ce:	4a08      	ldr	r2, [pc, #32]	; (10f0 <_usart_init+0xc0>)
    10d0:	0083      	lsls	r3, r0, #2
    10d2:	181d      	adds	r5, r3, r0
    10d4:	00a9      	lsls	r1, r5, #2
    10d6:	000d      	movs	r5, r1
    10d8:	1851      	adds	r1, r2, r1
    10da:	7bc9      	ldrb	r1, [r1, #15]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    10dc:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    10de:	1952      	adds	r2, r2, r5
    10e0:	7c12      	ldrb	r2, [r2, #16]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    10e2:	2330      	movs	r3, #48	; 0x30
    10e4:	54e2      	strb	r2, [r4, r3]

	return ERR_NONE;
}
    10e6:	2000      	movs	r0, #0
    10e8:	bd70      	pop	{r4, r5, r6, pc}
    10ea:	46c0      	nop			; (mov r8, r8)
    10ec:	00000fed 	.word	0x00000fed
    10f0:	00005058 	.word	0x00005058

000010f4 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    10f4:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    10f6:	4b0d      	ldr	r3, [pc, #52]	; (112c <_get_i2cm_index+0x38>)
    10f8:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    10fa:	2300      	movs	r3, #0
    10fc:	2b00      	cmp	r3, #0
    10fe:	d008      	beq.n	1112 <_get_i2cm_index+0x1e>
		if (_i2cms[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
    1100:	22e6      	movs	r2, #230	; 0xe6
    1102:	0092      	lsls	r2, r2, #2
    1104:	490a      	ldr	r1, [pc, #40]	; (1130 <_get_i2cm_index+0x3c>)
    1106:	2000      	movs	r0, #0
    1108:	4b0a      	ldr	r3, [pc, #40]	; (1134 <_get_i2cm_index+0x40>)
    110a:	4798      	blx	r3
	return -1;
    110c:	2001      	movs	r0, #1
    110e:	4240      	negs	r0, r0
}
    1110:	bd10      	pop	{r4, pc}
		if (_i2cms[i].number == sercom_offset) {
    1112:	005a      	lsls	r2, r3, #1
    1114:	18d2      	adds	r2, r2, r3
    1116:	00d1      	lsls	r1, r2, #3
    1118:	4a07      	ldr	r2, [pc, #28]	; (1138 <_get_i2cm_index+0x44>)
    111a:	1852      	adds	r2, r2, r1
    111c:	7d12      	ldrb	r2, [r2, #20]
    111e:	4290      	cmp	r0, r2
    1120:	d002      	beq.n	1128 <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    1122:	3301      	adds	r3, #1
    1124:	b2db      	uxtb	r3, r3
    1126:	e7e9      	b.n	10fc <_get_i2cm_index+0x8>
			return i;
    1128:	b258      	sxtb	r0, r3
    112a:	e7f1      	b.n	1110 <_get_i2cm_index+0x1c>
    112c:	00000fdd 	.word	0x00000fdd
    1130:	000050a8 	.word	0x000050a8
    1134:	00000c01 	.word	0x00000c01
    1138:	00005058 	.word	0x00005058

0000113c <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    113c:	b570      	push	{r4, r5, r6, lr}
    113e:	0005      	movs	r5, r0
    1140:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    1142:	0008      	movs	r0, r1
    1144:	4b22      	ldr	r3, [pc, #136]	; (11d0 <_i2c_m_sync_init_impl+0x94>)
    1146:	4798      	blx	r3
    1148:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    114a:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    114c:	07db      	lsls	r3, r3, #31
    114e:	d417      	bmi.n	1180 <_i2c_m_sync_init_impl+0x44>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    1150:	0043      	lsls	r3, r0, #1
    1152:	181b      	adds	r3, r3, r0
    1154:	00da      	lsls	r2, r3, #3
    1156:	4b1f      	ldr	r3, [pc, #124]	; (11d4 <_i2c_m_sync_init_impl+0x98>)
    1158:	189b      	adds	r3, r3, r2
    115a:	699a      	ldr	r2, [r3, #24]
    115c:	231c      	movs	r3, #28
    115e:	401a      	ands	r2, r3
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1160:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    1162:	079b      	lsls	r3, r3, #30
    1164:	d509      	bpl.n	117a <_i2c_m_sync_init_impl+0x3e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1166:	69e3      	ldr	r3, [r4, #28]
    1168:	079b      	lsls	r3, r3, #30
    116a:	d1fc      	bne.n	1166 <_i2c_m_sync_init_impl+0x2a>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    116c:	6823      	ldr	r3, [r4, #0]
    116e:	2102      	movs	r1, #2
    1170:	438b      	bics	r3, r1
    1172:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1174:	69e3      	ldr	r3, [r4, #28]
    1176:	079b      	lsls	r3, r3, #30
    1178:	d4fc      	bmi.n	1174 <_i2c_m_sync_init_impl+0x38>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    117a:	2301      	movs	r3, #1
    117c:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    117e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1180:	69e3      	ldr	r3, [r4, #28]
    1182:	07db      	lsls	r3, r3, #31
    1184:	d4fc      	bmi.n	1180 <_i2c_m_sync_init_impl+0x44>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    1186:	0043      	lsls	r3, r0, #1
    1188:	181b      	adds	r3, r3, r0
    118a:	00da      	lsls	r2, r3, #3
    118c:	4911      	ldr	r1, [pc, #68]	; (11d4 <_i2c_m_sync_init_impl+0x98>)
    118e:	1889      	adds	r1, r1, r2
    1190:	698a      	ldr	r2, [r1, #24]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    1192:	6022      	str	r2, [r4, #0]
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    1194:	69cb      	ldr	r3, [r1, #28]
    1196:	6063      	str	r3, [r4, #4]
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    1198:	6a0b      	ldr	r3, [r1, #32]
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    119a:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    119c:	0e13      	lsrs	r3, r2, #24
    119e:	2203      	movs	r2, #3
    11a0:	401a      	ands	r2, r3
    11a2:	81aa      	strh	r2, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    11a4:	2301      	movs	r3, #1
    11a6:	4293      	cmp	r3, r2
    11a8:	4192      	sbcs	r2, r2
    11aa:	4252      	negs	r2, r2
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    11ac:	69e3      	ldr	r3, [r4, #28]
    11ae:	075b      	lsls	r3, r3, #29
    11b0:	d4fc      	bmi.n	11ac <_i2c_m_sync_init_impl+0x70>
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    11b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    11b4:	4908      	ldr	r1, [pc, #32]	; (11d8 <_i2c_m_sync_init_impl+0x9c>)
    11b6:	4019      	ands	r1, r3
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    11b8:	0393      	lsls	r3, r2, #14
    11ba:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    11bc:	6263      	str	r3, [r4, #36]	; 0x24

	service->trise = _i2cms[i].trise;
    11be:	0043      	lsls	r3, r0, #1
    11c0:	1818      	adds	r0, r3, r0
    11c2:	00c2      	lsls	r2, r0, #3
    11c4:	4b03      	ldr	r3, [pc, #12]	; (11d4 <_i2c_m_sync_init_impl+0x98>)
    11c6:	189b      	adds	r3, r3, r2
    11c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    11ca:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    11cc:	2000      	movs	r0, #0
    11ce:	bd70      	pop	{r4, r5, r6, pc}
    11d0:	000010f5 	.word	0x000010f5
    11d4:	00005058 	.word	0x00005058
    11d8:	ffffbfff 	.word	0xffffbfff

000011dc <_sercom_i2c_sync_send_address>:
{
    11dc:	b570      	push	{r4, r5, r6, lr}
    11de:	0005      	movs	r5, r0
	void *             hw    = i2c_dev->hw;
    11e0:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    11e2:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    11e4:	0edb      	lsrs	r3, r3, #27
    11e6:	2601      	movs	r6, #1
    11e8:	401e      	ands	r6, r3
	ASSERT(i2c_dev);
    11ea:	1e43      	subs	r3, r0, #1
    11ec:	4198      	sbcs	r0, r3
    11ee:	b2c0      	uxtb	r0, r0
    11f0:	4a82      	ldr	r2, [pc, #520]	; (13fc <_sercom_i2c_sync_send_address+0x220>)
    11f2:	4983      	ldr	r1, [pc, #524]	; (1400 <_sercom_i2c_sync_send_address+0x224>)
    11f4:	4b83      	ldr	r3, [pc, #524]	; (1404 <_sercom_i2c_sync_send_address+0x228>)
    11f6:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    11f8:	686b      	ldr	r3, [r5, #4]
    11fa:	2b01      	cmp	r3, #1
    11fc:	d047      	beq.n	128e <_sercom_i2c_sync_send_address+0xb2>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    11fe:	69e3      	ldr	r3, [r4, #28]
    1200:	075b      	lsls	r3, r3, #29
    1202:	d4fc      	bmi.n	11fe <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1204:	6863      	ldr	r3, [r4, #4]
    1206:	4a80      	ldr	r2, [pc, #512]	; (1408 <_sercom_i2c_sync_send_address+0x22c>)
    1208:	4013      	ands	r3, r2
    120a:	6063      	str	r3, [r4, #4]
	if (msg->addr & I2C_M_TEN) {
    120c:	882b      	ldrh	r3, [r5, #0]
    120e:	055a      	lsls	r2, r3, #21
    1210:	d548      	bpl.n	12a4 <_sercom_i2c_sync_send_address+0xc8>
		if (msg->flags & I2C_M_RD) {
    1212:	886a      	ldrh	r2, [r5, #2]
    1214:	07d2      	lsls	r2, r2, #31
    1216:	d504      	bpl.n	1222 <_sercom_i2c_sync_send_address+0x46>
			msg->flags |= I2C_M_TEN;
    1218:	886a      	ldrh	r2, [r5, #2]
    121a:	2180      	movs	r1, #128	; 0x80
    121c:	00c9      	lsls	r1, r1, #3
    121e:	430a      	orrs	r2, r1
    1220:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    1222:	005b      	lsls	r3, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1224:	6a62      	ldr	r2, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1226:	2180      	movs	r1, #128	; 0x80
    1228:	01c9      	lsls	r1, r1, #7
    122a:	400a      	ands	r2, r1
    122c:	4977      	ldr	r1, [pc, #476]	; (140c <_sercom_i2c_sync_send_address+0x230>)
    122e:	400b      	ands	r3, r1
    1230:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    1232:	2280      	movs	r2, #128	; 0x80
    1234:	0212      	lsls	r2, r2, #8
    1236:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1238:	6263      	str	r3, [r4, #36]	; 0x24
	void *   hw      = i2c_dev->hw;
    123a:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    123c:	4a74      	ldr	r2, [pc, #464]	; (1410 <_sercom_i2c_sync_send_address+0x234>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    123e:	7e33      	ldrb	r3, [r6, #24]
    1240:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    1242:	0018      	movs	r0, r3
		if (timeout-- == 0) {
    1244:	1e51      	subs	r1, r2, #1
    1246:	2a00      	cmp	r2, #0
    1248:	d002      	beq.n	1250 <_sercom_i2c_sync_send_address+0x74>
    124a:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    124c:	079b      	lsls	r3, r3, #30
    124e:	d0f6      	beq.n	123e <_sercom_i2c_sync_send_address+0x62>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1250:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    1252:	0edb      	lsrs	r3, r3, #27
    1254:	2201      	movs	r2, #1
    1256:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1258:	69e3      	ldr	r3, [r4, #28]
    125a:	075b      	lsls	r3, r3, #29
    125c:	d4fc      	bmi.n	1258 <_sercom_i2c_sync_send_address+0x7c>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    125e:	8b63      	ldrh	r3, [r4, #26]
    1260:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    1262:	07c1      	lsls	r1, r0, #31
    1264:	d400      	bmi.n	1268 <_sercom_i2c_sync_send_address+0x8c>
    1266:	e080      	b.n	136a <_sercom_i2c_sync_send_address+0x18e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    1268:	079a      	lsls	r2, r3, #30
    126a:	d529      	bpl.n	12c0 <_sercom_i2c_sync_send_address+0xe4>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    126c:	2201      	movs	r2, #1
    126e:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    1270:	886a      	ldrh	r2, [r5, #2]
    1272:	2180      	movs	r1, #128	; 0x80
    1274:	0149      	lsls	r1, r1, #5
    1276:	430a      	orrs	r2, r1
    1278:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    127a:	886a      	ldrh	r2, [r5, #2]
    127c:	4965      	ldr	r1, [pc, #404]	; (1414 <_sercom_i2c_sync_send_address+0x238>)
    127e:	400a      	ands	r2, r1
    1280:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1282:	07db      	lsls	r3, r3, #31
    1284:	d400      	bmi.n	1288 <_sercom_i2c_sync_send_address+0xac>
    1286:	e0b4      	b.n	13f2 <_sercom_i2c_sync_send_address+0x216>
				return I2C_ERR_BUS;
    1288:	2005      	movs	r0, #5
    128a:	4240      	negs	r0, r0
    128c:	e090      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
	if (msg->len == 1 && sclsm) {
    128e:	2e00      	cmp	r6, #0
    1290:	d0b5      	beq.n	11fe <_sercom_i2c_sync_send_address+0x22>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1292:	69e3      	ldr	r3, [r4, #28]
    1294:	075b      	lsls	r3, r3, #29
    1296:	d4fc      	bmi.n	1292 <_sercom_i2c_sync_send_address+0xb6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1298:	6862      	ldr	r2, [r4, #4]
    129a:	2380      	movs	r3, #128	; 0x80
    129c:	02db      	lsls	r3, r3, #11
    129e:	4313      	orrs	r3, r2
    12a0:	6063      	str	r3, [r4, #4]
    12a2:	e7b3      	b.n	120c <_sercom_i2c_sync_send_address+0x30>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    12a4:	005b      	lsls	r3, r3, #1
    12a6:	22ff      	movs	r2, #255	; 0xff
    12a8:	4013      	ands	r3, r2
    12aa:	886a      	ldrh	r2, [r5, #2]
    12ac:	2101      	movs	r1, #1
    12ae:	400a      	ands	r2, r1
    12b0:	4313      	orrs	r3, r2
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    12b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    12b4:	2180      	movs	r1, #128	; 0x80
    12b6:	01c9      	lsls	r1, r1, #7
    12b8:	400a      	ands	r2, r1
		hri_sercomi2cm_write_ADDR_reg(hw,
    12ba:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    12bc:	6263      	str	r3, [r4, #36]	; 0x24
    12be:	e7bc      	b.n	123a <_sercom_i2c_sync_send_address+0x5e>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    12c0:	075b      	lsls	r3, r3, #29
    12c2:	d40e      	bmi.n	12e2 <_sercom_i2c_sync_send_address+0x106>
			if (msg->flags & I2C_M_TEN) {
    12c4:	886b      	ldrh	r3, [r5, #2]
    12c6:	055b      	lsls	r3, r3, #21
    12c8:	d427      	bmi.n	131a <_sercom_i2c_sync_send_address+0x13e>
			if (msg->len == 0) {
    12ca:	6868      	ldr	r0, [r5, #4]
    12cc:	2800      	cmp	r0, #0
    12ce:	d140      	bne.n	1352 <_sercom_i2c_sync_send_address+0x176>
				if (msg->flags & I2C_M_STOP) {
    12d0:	886b      	ldrh	r3, [r5, #2]
    12d2:	b21b      	sxth	r3, r3
    12d4:	2b00      	cmp	r3, #0
    12d6:	db33      	blt.n	1340 <_sercom_i2c_sync_send_address+0x164>
				msg->flags &= ~I2C_M_BUSY;
    12d8:	886b      	ldrh	r3, [r5, #2]
    12da:	4a4e      	ldr	r2, [pc, #312]	; (1414 <_sercom_i2c_sync_send_address+0x238>)
    12dc:	4013      	ands	r3, r2
    12de:	806b      	strh	r3, [r5, #2]
    12e0:	e066      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
				if (msg->len > 0) {
    12e2:	686b      	ldr	r3, [r5, #4]
    12e4:	2b00      	cmp	r3, #0
    12e6:	dd04      	ble.n	12f2 <_sercom_i2c_sync_send_address+0x116>
					msg->flags |= I2C_M_FAIL;
    12e8:	886b      	ldrh	r3, [r5, #2]
    12ea:	2280      	movs	r2, #128	; 0x80
    12ec:	0152      	lsls	r2, r2, #5
    12ee:	4313      	orrs	r3, r2
    12f0:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    12f2:	886b      	ldrh	r3, [r5, #2]
    12f4:	b21b      	sxth	r3, r3
    12f6:	2b00      	cmp	r3, #0
    12f8:	db06      	blt.n	1308 <_sercom_i2c_sync_send_address+0x12c>
				msg->flags &= ~I2C_M_BUSY;
    12fa:	886b      	ldrh	r3, [r5, #2]
    12fc:	4a45      	ldr	r2, [pc, #276]	; (1414 <_sercom_i2c_sync_send_address+0x238>)
    12fe:	4013      	ands	r3, r2
    1300:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    1302:	2002      	movs	r0, #2
    1304:	4240      	negs	r0, r0
    1306:	e053      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1308:	69e3      	ldr	r3, [r4, #28]
    130a:	075b      	lsls	r3, r3, #29
    130c:	d4fc      	bmi.n	1308 <_sercom_i2c_sync_send_address+0x12c>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    130e:	6862      	ldr	r2, [r4, #4]
    1310:	23c0      	movs	r3, #192	; 0xc0
    1312:	029b      	lsls	r3, r3, #10
    1314:	4313      	orrs	r3, r2
    1316:	6063      	str	r3, [r4, #4]
    1318:	e7ef      	b.n	12fa <_sercom_i2c_sync_send_address+0x11e>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    131a:	882b      	ldrh	r3, [r5, #0]
    131c:	121b      	asrs	r3, r3, #8
    131e:	005a      	lsls	r2, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1320:	6a63      	ldr	r3, [r4, #36]	; 0x24
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1322:	2180      	movs	r1, #128	; 0x80
    1324:	01c9      	lsls	r1, r1, #7
    1326:	4019      	ands	r1, r3
    1328:	2306      	movs	r3, #6
    132a:	4013      	ands	r3, r2
    132c:	430b      	orrs	r3, r1
				hri_sercomi2cm_write_ADDR_reg(hw,
    132e:	22f1      	movs	r2, #241	; 0xf1
    1330:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1332:	6263      	str	r3, [r4, #36]	; 0x24
				msg->flags &= ~I2C_M_TEN;
    1334:	886b      	ldrh	r3, [r5, #2]
    1336:	4a38      	ldr	r2, [pc, #224]	; (1418 <_sercom_i2c_sync_send_address+0x23c>)
    1338:	4013      	ands	r3, r2
    133a:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    133c:	2000      	movs	r0, #0
    133e:	e037      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1340:	69e3      	ldr	r3, [r4, #28]
    1342:	075b      	lsls	r3, r3, #29
    1344:	d4fc      	bmi.n	1340 <_sercom_i2c_sync_send_address+0x164>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1346:	6862      	ldr	r2, [r4, #4]
    1348:	23c0      	movs	r3, #192	; 0xc0
    134a:	029b      	lsls	r3, r3, #10
    134c:	4313      	orrs	r3, r2
    134e:	6063      	str	r3, [r4, #4]
    1350:	e7c2      	b.n	12d8 <_sercom_i2c_sync_send_address+0xfc>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1352:	68ab      	ldr	r3, [r5, #8]
    1354:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1356:	2328      	movs	r3, #40	; 0x28
    1358:	54e2      	strb	r2, [r4, r3]
				msg->buffer++;
    135a:	68ab      	ldr	r3, [r5, #8]
    135c:	3301      	adds	r3, #1
    135e:	60ab      	str	r3, [r5, #8]
				msg->len--;
    1360:	686b      	ldr	r3, [r5, #4]
    1362:	3b01      	subs	r3, #1
    1364:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1366:	2000      	movs	r0, #0
    1368:	e022      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
	} else if (flags & SB_FLAG) {
    136a:	0781      	lsls	r1, r0, #30
    136c:	d544      	bpl.n	13f8 <_sercom_i2c_sync_send_address+0x21c>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    136e:	6869      	ldr	r1, [r5, #4]
    1370:	2900      	cmp	r1, #0
    1372:	d039      	beq.n	13e8 <_sercom_i2c_sync_send_address+0x20c>
    1374:	075b      	lsls	r3, r3, #29
    1376:	d437      	bmi.n	13e8 <_sercom_i2c_sync_send_address+0x20c>
			msg->len--;
    1378:	3901      	subs	r1, #1
    137a:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    137c:	2900      	cmp	r1, #0
    137e:	d101      	bne.n	1384 <_sercom_i2c_sync_send_address+0x1a8>
    1380:	2a00      	cmp	r2, #0
    1382:	d018      	beq.n	13b6 <_sercom_i2c_sync_send_address+0x1da>
    1384:	2901      	cmp	r1, #1
    1386:	d014      	beq.n	13b2 <_sercom_i2c_sync_send_address+0x1d6>
			if (msg->len == 0) {
    1388:	686b      	ldr	r3, [r5, #4]
    138a:	2b00      	cmp	r3, #0
    138c:	d107      	bne.n	139e <_sercom_i2c_sync_send_address+0x1c2>
				if (msg->flags & I2C_M_STOP) {
    138e:	886b      	ldrh	r3, [r5, #2]
    1390:	b21b      	sxth	r3, r3
    1392:	2b00      	cmp	r3, #0
    1394:	db18      	blt.n	13c8 <_sercom_i2c_sync_send_address+0x1ec>
				msg->flags &= ~I2C_M_BUSY;
    1396:	886b      	ldrh	r3, [r5, #2]
    1398:	4a1e      	ldr	r2, [pc, #120]	; (1414 <_sercom_i2c_sync_send_address+0x238>)
    139a:	4013      	ands	r3, r2
    139c:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    139e:	68ab      	ldr	r3, [r5, #8]
    13a0:	1c5a      	adds	r2, r3, #1
    13a2:	60aa      	str	r2, [r5, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
    13a4:	2228      	movs	r2, #40	; 0x28
    13a6:	5ca2      	ldrb	r2, [r4, r2]
    13a8:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    13aa:	2302      	movs	r3, #2
    13ac:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    13ae:	2000      	movs	r0, #0
}
    13b0:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    13b2:	2a00      	cmp	r2, #0
    13b4:	d0e8      	beq.n	1388 <_sercom_i2c_sync_send_address+0x1ac>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13b6:	69e3      	ldr	r3, [r4, #28]
    13b8:	075b      	lsls	r3, r3, #29
    13ba:	d4fc      	bmi.n	13b6 <_sercom_i2c_sync_send_address+0x1da>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    13bc:	6862      	ldr	r2, [r4, #4]
    13be:	2380      	movs	r3, #128	; 0x80
    13c0:	02db      	lsls	r3, r3, #11
    13c2:	4313      	orrs	r3, r2
    13c4:	6063      	str	r3, [r4, #4]
    13c6:	e7df      	b.n	1388 <_sercom_i2c_sync_send_address+0x1ac>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13c8:	69e3      	ldr	r3, [r4, #28]
    13ca:	075b      	lsls	r3, r3, #29
    13cc:	d4fc      	bmi.n	13c8 <_sercom_i2c_sync_send_address+0x1ec>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    13ce:	6863      	ldr	r3, [r4, #4]
    13d0:	4a10      	ldr	r2, [pc, #64]	; (1414 <_sercom_i2c_sync_send_address+0x238>)
    13d2:	4013      	ands	r3, r2
    13d4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13d6:	69e3      	ldr	r3, [r4, #28]
    13d8:	075b      	lsls	r3, r3, #29
    13da:	d4fc      	bmi.n	13d6 <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    13dc:	6862      	ldr	r2, [r4, #4]
    13de:	23c0      	movs	r3, #192	; 0xc0
    13e0:	029b      	lsls	r3, r3, #10
    13e2:	4313      	orrs	r3, r2
    13e4:	6063      	str	r3, [r4, #4]
    13e6:	e7d6      	b.n	1396 <_sercom_i2c_sync_send_address+0x1ba>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    13e8:	2302      	movs	r3, #2
    13ea:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    13ec:	2002      	movs	r0, #2
    13ee:	4240      	negs	r0, r0
    13f0:	e7de      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    13f2:	2004      	movs	r0, #4
    13f4:	4240      	negs	r0, r0
    13f6:	e7db      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
	return I2C_OK;
    13f8:	2000      	movs	r0, #0
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    13fa:	e7d9      	b.n	13b0 <_sercom_i2c_sync_send_address+0x1d4>
    13fc:	00000594 	.word	0x00000594
    1400:	000050a8 	.word	0x000050a8
    1404:	00000c01 	.word	0x00000c01
    1408:	fffbffff 	.word	0xfffbffff
    140c:	000007fe 	.word	0x000007fe
    1410:	0000ffff 	.word	0x0000ffff
    1414:	fffffeff 	.word	0xfffffeff
    1418:	fffffbff 	.word	0xfffffbff

0000141c <_usart_sync_init>:
{
    141c:	b570      	push	{r4, r5, r6, lr}
    141e:	0005      	movs	r5, r0
    1420:	000c      	movs	r4, r1
	ASSERT(device);
    1422:	1e43      	subs	r3, r0, #1
    1424:	4198      	sbcs	r0, r3
    1426:	b2c0      	uxtb	r0, r0
    1428:	22b4      	movs	r2, #180	; 0xb4
    142a:	4904      	ldr	r1, [pc, #16]	; (143c <_usart_sync_init+0x20>)
    142c:	4b04      	ldr	r3, [pc, #16]	; (1440 <_usart_sync_init+0x24>)
    142e:	4798      	blx	r3
	device->hw = hw;
    1430:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    1432:	0020      	movs	r0, r4
    1434:	4b03      	ldr	r3, [pc, #12]	; (1444 <_usart_sync_init+0x28>)
    1436:	4798      	blx	r3
}
    1438:	bd70      	pop	{r4, r5, r6, pc}
    143a:	46c0      	nop			; (mov r8, r8)
    143c:	000050a8 	.word	0x000050a8
    1440:	00000c01 	.word	0x00000c01
    1444:	00001031 	.word	0x00001031

00001448 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1448:	6802      	ldr	r2, [r0, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    144a:	69d3      	ldr	r3, [r2, #28]
    144c:	079b      	lsls	r3, r3, #30
    144e:	d1fc      	bne.n	144a <_usart_sync_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1450:	6813      	ldr	r3, [r2, #0]
    1452:	2102      	movs	r1, #2
    1454:	430b      	orrs	r3, r1
    1456:	6013      	str	r3, [r2, #0]
}
    1458:	4770      	bx	lr

0000145a <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    145a:	6803      	ldr	r3, [r0, #0]
    145c:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    145e:	8519      	strh	r1, [r3, #40]	; 0x28
}
    1460:	4770      	bx	lr

00001462 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    1462:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    1464:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    1466:	b2c0      	uxtb	r0, r0
}
    1468:	4770      	bx	lr

0000146a <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    146a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    146c:	7e18      	ldrb	r0, [r3, #24]
    146e:	2301      	movs	r3, #1
    1470:	4018      	ands	r0, r3
}
    1472:	4770      	bx	lr

00001474 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1474:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1476:	7e1b      	ldrb	r3, [r3, #24]
    1478:	085b      	lsrs	r3, r3, #1
    147a:	2001      	movs	r0, #1
    147c:	4018      	ands	r0, r3
}
    147e:	4770      	bx	lr

00001480 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1480:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1482:	7e1b      	ldrb	r3, [r3, #24]
    1484:	089b      	lsrs	r3, r3, #2
    1486:	2001      	movs	r0, #1
    1488:	4018      	ands	r0, r3
}
    148a:	4770      	bx	lr

0000148c <_i2c_m_sync_init>:
{
    148c:	b570      	push	{r4, r5, r6, lr}
    148e:	0004      	movs	r4, r0
    1490:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
    1492:	1e43      	subs	r3, r0, #1
    1494:	4198      	sbcs	r0, r3
    1496:	b2c0      	uxtb	r0, r0
    1498:	4a04      	ldr	r2, [pc, #16]	; (14ac <_i2c_m_sync_init+0x20>)
    149a:	4905      	ldr	r1, [pc, #20]	; (14b0 <_i2c_m_sync_init+0x24>)
    149c:	4b05      	ldr	r3, [pc, #20]	; (14b4 <_i2c_m_sync_init+0x28>)
    149e:	4798      	blx	r3
	i2c_dev->hw = hw;
    14a0:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    14a2:	0029      	movs	r1, r5
    14a4:	0020      	movs	r0, r4
    14a6:	4b04      	ldr	r3, [pc, #16]	; (14b8 <_i2c_m_sync_init+0x2c>)
    14a8:	4798      	blx	r3
}
    14aa:	bd70      	pop	{r4, r5, r6, pc}
    14ac:	00000507 	.word	0x00000507
    14b0:	000050a8 	.word	0x000050a8
    14b4:	00000c01 	.word	0x00000c01
    14b8:	0000113d 	.word	0x0000113d

000014bc <_i2c_m_sync_enable>:
{
    14bc:	b570      	push	{r4, r5, r6, lr}
    14be:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
    14c0:	4d19      	ldr	r5, [pc, #100]	; (1528 <_i2c_m_sync_enable+0x6c>)
    14c2:	1e43      	subs	r3, r0, #1
    14c4:	4198      	sbcs	r0, r3
    14c6:	b2c0      	uxtb	r0, r0
    14c8:	4a18      	ldr	r2, [pc, #96]	; (152c <_i2c_m_sync_enable+0x70>)
    14ca:	0029      	movs	r1, r5
    14cc:	4e18      	ldr	r6, [pc, #96]	; (1530 <_i2c_m_sync_enable+0x74>)
    14ce:	47b0      	blx	r6
	return _i2c_m_enable_implementation(i2c_dev->hw);
    14d0:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    14d2:	0020      	movs	r0, r4
    14d4:	1e43      	subs	r3, r0, #1
    14d6:	4198      	sbcs	r0, r3
    14d8:	b2c0      	uxtb	r0, r0
    14da:	4a16      	ldr	r2, [pc, #88]	; (1534 <_i2c_m_sync_enable+0x78>)
    14dc:	0029      	movs	r1, r5
    14de:	47b0      	blx	r6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14e0:	69e3      	ldr	r3, [r4, #28]
    14e2:	079b      	lsls	r3, r3, #30
    14e4:	d1fc      	bne.n	14e0 <_i2c_m_sync_enable+0x24>
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    14e6:	6823      	ldr	r3, [r4, #0]
    14e8:	2202      	movs	r2, #2
    14ea:	4313      	orrs	r3, r2
    14ec:	6023      	str	r3, [r4, #0]
	int timeout_attempt = 4;
    14ee:	2004      	movs	r0, #4
    14f0:	4911      	ldr	r1, [pc, #68]	; (1538 <_i2c_m_sync_enable+0x7c>)
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14f2:	69e3      	ldr	r3, [r4, #28]
    14f4:	075b      	lsls	r3, r3, #29
    14f6:	d4fc      	bmi.n	14f2 <_i2c_m_sync_enable+0x36>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    14f8:	8b62      	ldrh	r2, [r4, #26]
    14fa:	0912      	lsrs	r2, r2, #4
    14fc:	2303      	movs	r3, #3
    14fe:	4013      	ands	r3, r2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    1500:	2b01      	cmp	r3, #1
    1502:	d00b      	beq.n	151c <_i2c_m_sync_enable+0x60>
		timeout--;
    1504:	3901      	subs	r1, #1
		if (timeout <= 0) {
    1506:	2900      	cmp	r1, #0
    1508:	dcf3      	bgt.n	14f2 <_i2c_m_sync_enable+0x36>
			if (--timeout_attempt)
    150a:	3801      	subs	r0, #1
    150c:	2800      	cmp	r0, #0
    150e:	d007      	beq.n	1520 <_i2c_m_sync_enable+0x64>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1510:	69e3      	ldr	r3, [r4, #28]
    1512:	075b      	lsls	r3, r3, #29
    1514:	d4fc      	bmi.n	1510 <_i2c_m_sync_enable+0x54>
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    1516:	2310      	movs	r3, #16
    1518:	8363      	strh	r3, [r4, #26]
    151a:	e7e9      	b.n	14f0 <_i2c_m_sync_enable+0x34>
	return ERR_NONE;
    151c:	2000      	movs	r0, #0
}
    151e:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    1520:	2006      	movs	r0, #6
    1522:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
    1524:	e7fb      	b.n	151e <_i2c_m_sync_enable+0x62>
    1526:	46c0      	nop			; (mov r8, r8)
    1528:	000050a8 	.word	0x000050a8
    152c:	00000524 	.word	0x00000524
    1530:	00000c01 	.word	0x00000c01
    1534:	000005f4 	.word	0x000005f4
    1538:	0000ffff 	.word	0x0000ffff

0000153c <_i2c_m_sync_transfer>:
{
    153c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    153e:	0005      	movs	r5, r0
    1540:	000e      	movs	r6, r1
	void *   hw = i2c_dev->hw;
    1542:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    1544:	1e43      	subs	r3, r0, #1
    1546:	4198      	sbcs	r0, r3
    1548:	b2c0      	uxtb	r0, r0
    154a:	4a8d      	ldr	r2, [pc, #564]	; (1780 <_i2c_m_sync_transfer+0x244>)
    154c:	498d      	ldr	r1, [pc, #564]	; (1784 <_i2c_m_sync_transfer+0x248>)
    154e:	4f8e      	ldr	r7, [pc, #568]	; (1788 <_i2c_m_sync_transfer+0x24c>)
    1550:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    1552:	6928      	ldr	r0, [r5, #16]
    1554:	1e43      	subs	r3, r0, #1
    1556:	4198      	sbcs	r0, r3
    1558:	b2c0      	uxtb	r0, r0
    155a:	22b8      	movs	r2, #184	; 0xb8
    155c:	00d2      	lsls	r2, r2, #3
    155e:	4989      	ldr	r1, [pc, #548]	; (1784 <_i2c_m_sync_transfer+0x248>)
    1560:	47b8      	blx	r7
	ASSERT(msg);
    1562:	0030      	movs	r0, r6
    1564:	1e43      	subs	r3, r0, #1
    1566:	4198      	sbcs	r0, r3
    1568:	b2c0      	uxtb	r0, r0
    156a:	4a88      	ldr	r2, [pc, #544]	; (178c <_i2c_m_sync_transfer+0x250>)
    156c:	4985      	ldr	r1, [pc, #532]	; (1784 <_i2c_m_sync_transfer+0x248>)
    156e:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    1570:	886b      	ldrh	r3, [r5, #2]
    1572:	05db      	lsls	r3, r3, #23
    1574:	d500      	bpl.n	1578 <_i2c_m_sync_transfer+0x3c>
    1576:	e0ff      	b.n	1778 <_i2c_m_sync_transfer+0x23c>
	msg->flags |= I2C_M_BUSY;
    1578:	8873      	ldrh	r3, [r6, #2]
    157a:	2280      	movs	r2, #128	; 0x80
    157c:	0052      	lsls	r2, r2, #1
    157e:	4313      	orrs	r3, r2
    1580:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    1582:	002b      	movs	r3, r5
    1584:	0032      	movs	r2, r6
    1586:	ca83      	ldmia	r2!, {r0, r1, r7}
    1588:	c383      	stmia	r3!, {r0, r1, r7}
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    158a:	69e3      	ldr	r3, [r4, #28]
    158c:	075b      	lsls	r3, r3, #29
    158e:	d4fc      	bmi.n	158a <_i2c_m_sync_transfer+0x4e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    1590:	6862      	ldr	r2, [r4, #4]
    1592:	2380      	movs	r3, #128	; 0x80
    1594:	005b      	lsls	r3, r3, #1
    1596:	4313      	orrs	r3, r2
    1598:	6063      	str	r3, [r4, #4]
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    159a:	0028      	movs	r0, r5
    159c:	4b7c      	ldr	r3, [pc, #496]	; (1790 <_i2c_m_sync_transfer+0x254>)
    159e:	4798      	blx	r3
	if (ret) {
    15a0:	2800      	cmp	r0, #0
    15a2:	d100      	bne.n	15a6 <_i2c_m_sync_transfer+0x6a>
    15a4:	e091      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    15a6:	886b      	ldrh	r3, [r5, #2]
    15a8:	4a7a      	ldr	r2, [pc, #488]	; (1794 <_i2c_m_sync_transfer+0x258>)
    15aa:	4013      	ands	r3, r2
    15ac:	806b      	strh	r3, [r5, #2]
}
    15ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return I2C_ERR_BUS;
    15b0:	2005      	movs	r0, #5
    15b2:	4240      	negs	r0, r0
    15b4:	e09a      	b.n	16ec <_i2c_m_sync_transfer+0x1b0>
			if (msg->flags & I2C_M_STOP) {
    15b6:	8873      	ldrh	r3, [r6, #2]
    15b8:	b21b      	sxth	r3, r3
    15ba:	2b00      	cmp	r3, #0
    15bc:	db04      	blt.n	15c8 <_i2c_m_sync_transfer+0x8c>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    15be:	886b      	ldrh	r3, [r5, #2]
    15c0:	4a74      	ldr	r2, [pc, #464]	; (1794 <_i2c_m_sync_transfer+0x258>)
    15c2:	4013      	ands	r3, r2
    15c4:	806b      	strh	r3, [r5, #2]
			return ret;
    15c6:	e7f2      	b.n	15ae <_i2c_m_sync_transfer+0x72>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15c8:	69e3      	ldr	r3, [r4, #28]
    15ca:	075b      	lsls	r3, r3, #29
    15cc:	d4fc      	bmi.n	15c8 <_i2c_m_sync_transfer+0x8c>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15ce:	6862      	ldr	r2, [r4, #4]
    15d0:	23c0      	movs	r3, #192	; 0xc0
    15d2:	029b      	lsls	r3, r3, #10
    15d4:	4313      	orrs	r3, r2
    15d6:	6063      	str	r3, [r4, #4]
    15d8:	e7f1      	b.n	15be <_i2c_m_sync_transfer+0x82>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    15da:	0753      	lsls	r3, r2, #29
    15dc:	d40e      	bmi.n	15fc <_i2c_m_sync_transfer+0xc0>
			if (msg->flags & I2C_M_TEN) {
    15de:	886b      	ldrh	r3, [r5, #2]
    15e0:	055b      	lsls	r3, r3, #21
    15e2:	d427      	bmi.n	1634 <_i2c_m_sync_transfer+0xf8>
			if (msg->len == 0) {
    15e4:	6868      	ldr	r0, [r5, #4]
    15e6:	2800      	cmp	r0, #0
    15e8:	d140      	bne.n	166c <_i2c_m_sync_transfer+0x130>
				if (msg->flags & I2C_M_STOP) {
    15ea:	886b      	ldrh	r3, [r5, #2]
    15ec:	b21b      	sxth	r3, r3
    15ee:	2b00      	cmp	r3, #0
    15f0:	db33      	blt.n	165a <_i2c_m_sync_transfer+0x11e>
				msg->flags &= ~I2C_M_BUSY;
    15f2:	886b      	ldrh	r3, [r5, #2]
    15f4:	4a67      	ldr	r2, [pc, #412]	; (1794 <_i2c_m_sync_transfer+0x258>)
    15f6:	4013      	ands	r3, r2
    15f8:	806b      	strh	r3, [r5, #2]
    15fa:	e066      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
				if (msg->len > 0) {
    15fc:	686b      	ldr	r3, [r5, #4]
    15fe:	2b00      	cmp	r3, #0
    1600:	dd04      	ble.n	160c <_i2c_m_sync_transfer+0xd0>
					msg->flags |= I2C_M_FAIL;
    1602:	886b      	ldrh	r3, [r5, #2]
    1604:	2280      	movs	r2, #128	; 0x80
    1606:	0152      	lsls	r2, r2, #5
    1608:	4313      	orrs	r3, r2
    160a:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    160c:	886b      	ldrh	r3, [r5, #2]
    160e:	b21b      	sxth	r3, r3
    1610:	2b00      	cmp	r3, #0
    1612:	db06      	blt.n	1622 <_i2c_m_sync_transfer+0xe6>
				msg->flags &= ~I2C_M_BUSY;
    1614:	886b      	ldrh	r3, [r5, #2]
    1616:	4a5f      	ldr	r2, [pc, #380]	; (1794 <_i2c_m_sync_transfer+0x258>)
    1618:	4013      	ands	r3, r2
    161a:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    161c:	2002      	movs	r0, #2
    161e:	4240      	negs	r0, r0
    1620:	e053      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1622:	69e3      	ldr	r3, [r4, #28]
    1624:	075b      	lsls	r3, r3, #29
    1626:	d4fc      	bmi.n	1622 <_i2c_m_sync_transfer+0xe6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1628:	6862      	ldr	r2, [r4, #4]
    162a:	23c0      	movs	r3, #192	; 0xc0
    162c:	029b      	lsls	r3, r3, #10
    162e:	4313      	orrs	r3, r2
    1630:	6063      	str	r3, [r4, #4]
    1632:	e7ef      	b.n	1614 <_i2c_m_sync_transfer+0xd8>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    1634:	882b      	ldrh	r3, [r5, #0]
    1636:	121b      	asrs	r3, r3, #8
    1638:	005a      	lsls	r2, r3, #1
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    163a:	6a63      	ldr	r3, [r4, #36]	; 0x24
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    163c:	2180      	movs	r1, #128	; 0x80
    163e:	01c9      	lsls	r1, r1, #7
    1640:	4019      	ands	r1, r3
    1642:	2306      	movs	r3, #6
    1644:	4013      	ands	r3, r2
    1646:	430b      	orrs	r3, r1
				hri_sercomi2cm_write_ADDR_reg(hw,
    1648:	22f1      	movs	r2, #241	; 0xf1
    164a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    164c:	6263      	str	r3, [r4, #36]	; 0x24
				msg->flags &= ~I2C_M_TEN;
    164e:	886b      	ldrh	r3, [r5, #2]
    1650:	4a51      	ldr	r2, [pc, #324]	; (1798 <_i2c_m_sync_transfer+0x25c>)
    1652:	4013      	ands	r3, r2
    1654:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    1656:	2000      	movs	r0, #0
    1658:	e037      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    165a:	69e3      	ldr	r3, [r4, #28]
    165c:	075b      	lsls	r3, r3, #29
    165e:	d4fc      	bmi.n	165a <_i2c_m_sync_transfer+0x11e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1660:	6862      	ldr	r2, [r4, #4]
    1662:	23c0      	movs	r3, #192	; 0xc0
    1664:	029b      	lsls	r3, r3, #10
    1666:	4313      	orrs	r3, r2
    1668:	6063      	str	r3, [r4, #4]
    166a:	e7c2      	b.n	15f2 <_i2c_m_sync_transfer+0xb6>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    166c:	68ab      	ldr	r3, [r5, #8]
    166e:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1670:	2328      	movs	r3, #40	; 0x28
    1672:	54e2      	strb	r2, [r4, r3]
				msg->buffer++;
    1674:	68ab      	ldr	r3, [r5, #8]
    1676:	3301      	adds	r3, #1
    1678:	60ab      	str	r3, [r5, #8]
				msg->len--;
    167a:	686b      	ldr	r3, [r5, #4]
    167c:	3b01      	subs	r3, #1
    167e:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1680:	2000      	movs	r0, #0
    1682:	e022      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
	} else if (flags & SB_FLAG) {
    1684:	07bb      	lsls	r3, r7, #30
    1686:	d575      	bpl.n	1774 <_i2c_m_sync_transfer+0x238>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    1688:	686b      	ldr	r3, [r5, #4]
    168a:	2b00      	cmp	r3, #0
    168c:	d06a      	beq.n	1764 <_i2c_m_sync_transfer+0x228>
    168e:	0752      	lsls	r2, r2, #29
    1690:	d468      	bmi.n	1764 <_i2c_m_sync_transfer+0x228>
			msg->len--;
    1692:	3b01      	subs	r3, #1
    1694:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1696:	2b00      	cmp	r3, #0
    1698:	d101      	bne.n	169e <_i2c_m_sync_transfer+0x162>
    169a:	2900      	cmp	r1, #0
    169c:	d049      	beq.n	1732 <_i2c_m_sync_transfer+0x1f6>
    169e:	2b01      	cmp	r3, #1
    16a0:	d045      	beq.n	172e <_i2c_m_sync_transfer+0x1f2>
			if (msg->len == 0) {
    16a2:	686b      	ldr	r3, [r5, #4]
    16a4:	2b00      	cmp	r3, #0
    16a6:	d107      	bne.n	16b8 <_i2c_m_sync_transfer+0x17c>
				if (msg->flags & I2C_M_STOP) {
    16a8:	886b      	ldrh	r3, [r5, #2]
    16aa:	b21b      	sxth	r3, r3
    16ac:	2b00      	cmp	r3, #0
    16ae:	db49      	blt.n	1744 <_i2c_m_sync_transfer+0x208>
				msg->flags &= ~I2C_M_BUSY;
    16b0:	886b      	ldrh	r3, [r5, #2]
    16b2:	4a38      	ldr	r2, [pc, #224]	; (1794 <_i2c_m_sync_transfer+0x258>)
    16b4:	4013      	ands	r3, r2
    16b6:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    16b8:	68ab      	ldr	r3, [r5, #8]
    16ba:	1c5a      	adds	r2, r3, #1
    16bc:	60aa      	str	r2, [r5, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
    16be:	2228      	movs	r2, #40	; 0x28
    16c0:	5ca2      	ldrb	r2, [r4, r2]
    16c2:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    16c4:	2302      	movs	r3, #2
    16c6:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    16c8:	2000      	movs	r0, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    16ca:	886b      	ldrh	r3, [r5, #2]
    16cc:	05db      	lsls	r3, r3, #23
    16ce:	d400      	bmi.n	16d2 <_i2c_m_sync_transfer+0x196>
    16d0:	e76d      	b.n	15ae <_i2c_m_sync_transfer+0x72>
	void *   hw      = i2c_dev->hw;
    16d2:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    16d4:	4a31      	ldr	r2, [pc, #196]	; (179c <_i2c_m_sync_transfer+0x260>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    16d6:	7e03      	ldrb	r3, [r0, #24]
    16d8:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    16da:	001f      	movs	r7, r3
		if (timeout-- == 0) {
    16dc:	1e51      	subs	r1, r2, #1
    16de:	2a00      	cmp	r2, #0
    16e0:	d100      	bne.n	16e4 <_i2c_m_sync_transfer+0x1a8>
    16e2:	e765      	b.n	15b0 <_i2c_m_sync_transfer+0x74>
    16e4:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    16e6:	079b      	lsls	r3, r3, #30
    16e8:	d0f5      	beq.n	16d6 <_i2c_m_sync_transfer+0x19a>
	return I2C_OK;
    16ea:	2000      	movs	r0, #0
		if (ret) {
    16ec:	2800      	cmp	r0, #0
    16ee:	d000      	beq.n	16f2 <_i2c_m_sync_transfer+0x1b6>
    16f0:	e761      	b.n	15b6 <_i2c_m_sync_transfer+0x7a>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    16f2:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    16f4:	0edb      	lsrs	r3, r3, #27
    16f6:	2101      	movs	r1, #1
    16f8:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16fa:	69e3      	ldr	r3, [r4, #28]
    16fc:	075b      	lsls	r3, r3, #29
    16fe:	d4fc      	bmi.n	16fa <_i2c_m_sync_transfer+0x1be>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    1700:	8b62      	ldrh	r2, [r4, #26]
    1702:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    1704:	07fb      	lsls	r3, r7, #31
    1706:	d5bd      	bpl.n	1684 <_i2c_m_sync_transfer+0x148>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    1708:	0793      	lsls	r3, r2, #30
    170a:	d400      	bmi.n	170e <_i2c_m_sync_transfer+0x1d2>
    170c:	e765      	b.n	15da <_i2c_m_sync_transfer+0x9e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    170e:	2301      	movs	r3, #1
    1710:	7623      	strb	r3, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    1712:	886b      	ldrh	r3, [r5, #2]
    1714:	2180      	movs	r1, #128	; 0x80
    1716:	0149      	lsls	r1, r1, #5
    1718:	430b      	orrs	r3, r1
    171a:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    171c:	886b      	ldrh	r3, [r5, #2]
    171e:	491d      	ldr	r1, [pc, #116]	; (1794 <_i2c_m_sync_transfer+0x258>)
    1720:	400b      	ands	r3, r1
    1722:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1724:	07d3      	lsls	r3, r2, #31
    1726:	d522      	bpl.n	176e <_i2c_m_sync_transfer+0x232>
				return I2C_ERR_BUS;
    1728:	2005      	movs	r0, #5
    172a:	4240      	negs	r0, r0
    172c:	e7cd      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    172e:	2900      	cmp	r1, #0
    1730:	d0b7      	beq.n	16a2 <_i2c_m_sync_transfer+0x166>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1732:	69e3      	ldr	r3, [r4, #28]
    1734:	075b      	lsls	r3, r3, #29
    1736:	d4fc      	bmi.n	1732 <_i2c_m_sync_transfer+0x1f6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1738:	6862      	ldr	r2, [r4, #4]
    173a:	2380      	movs	r3, #128	; 0x80
    173c:	02db      	lsls	r3, r3, #11
    173e:	4313      	orrs	r3, r2
    1740:	6063      	str	r3, [r4, #4]
    1742:	e7ae      	b.n	16a2 <_i2c_m_sync_transfer+0x166>
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1744:	69e3      	ldr	r3, [r4, #28]
    1746:	075b      	lsls	r3, r3, #29
    1748:	d4fc      	bmi.n	1744 <_i2c_m_sync_transfer+0x208>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    174a:	6863      	ldr	r3, [r4, #4]
    174c:	4a11      	ldr	r2, [pc, #68]	; (1794 <_i2c_m_sync_transfer+0x258>)
    174e:	4013      	ands	r3, r2
    1750:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1752:	69e3      	ldr	r3, [r4, #28]
    1754:	075b      	lsls	r3, r3, #29
    1756:	d4fc      	bmi.n	1752 <_i2c_m_sync_transfer+0x216>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1758:	6862      	ldr	r2, [r4, #4]
    175a:	23c0      	movs	r3, #192	; 0xc0
    175c:	029b      	lsls	r3, r3, #10
    175e:	4313      	orrs	r3, r2
    1760:	6063      	str	r3, [r4, #4]
    1762:	e7a5      	b.n	16b0 <_i2c_m_sync_transfer+0x174>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1764:	2302      	movs	r3, #2
    1766:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    1768:	2002      	movs	r0, #2
    176a:	4240      	negs	r0, r0
    176c:	e7ad      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
			return I2C_ERR_BAD_ADDRESS;
    176e:	2004      	movs	r0, #4
    1770:	4240      	negs	r0, r0
    1772:	e7aa      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
	return I2C_OK;
    1774:	2000      	movs	r0, #0
    1776:	e7a8      	b.n	16ca <_i2c_m_sync_transfer+0x18e>
		return I2C_ERR_BUSY;
    1778:	2006      	movs	r0, #6
    177a:	4240      	negs	r0, r0
    177c:	e717      	b.n	15ae <_i2c_m_sync_transfer+0x72>
    177e:	46c0      	nop			; (mov r8, r8)
    1780:	000005bf 	.word	0x000005bf
    1784:	000050a8 	.word	0x000050a8
    1788:	00000c01 	.word	0x00000c01
    178c:	000005c1 	.word	0x000005c1
    1790:	000011dd 	.word	0x000011dd
    1794:	fffffeff 	.word	0xfffffeff
    1798:	fffffbff 	.word	0xfffffbff
    179c:	0000ffff 	.word	0x0000ffff

000017a0 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    17a0:	4b0f      	ldr	r3, [pc, #60]	; (17e0 <_sysctrl_init_sources+0x40>)
    17a2:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
    17a4:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    17a6:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    17a8:	0f92      	lsrs	r2, r2, #30
    17aa:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    17ac:	0409      	lsls	r1, r1, #16
    17ae:	480d      	ldr	r0, [pc, #52]	; (17e4 <_sysctrl_init_sources+0x44>)
    17b0:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    17b2:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
    17b4:	490c      	ldr	r1, [pc, #48]	; (17e8 <_sysctrl_init_sources+0x48>)
    17b6:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    17b8:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    17ba:	699a      	ldr	r2, [r3, #24]
    17bc:	2102      	movs	r1, #2
    17be:	430a      	orrs	r2, r1
    17c0:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    17c2:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    17c4:	311d      	adds	r1, #29
    17c6:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    17c8:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    17ca:	4b05      	ldr	r3, [pc, #20]	; (17e0 <_sysctrl_init_sources+0x40>)
    17cc:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    17ce:	071b      	lsls	r3, r3, #28
    17d0:	d5fb      	bpl.n	17ca <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    17d2:	4a03      	ldr	r2, [pc, #12]	; (17e0 <_sysctrl_init_sources+0x40>)
    17d4:	6a13      	ldr	r3, [r2, #32]
    17d6:	2180      	movs	r1, #128	; 0x80
    17d8:	430b      	orrs	r3, r1
    17da:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
    17dc:	4770      	bx	lr
    17de:	46c0      	nop			; (mov r8, r8)
    17e0:	40000800 	.word	0x40000800
    17e4:	0fff0000 	.word	0x0fff0000
    17e8:	00000302 	.word	0x00000302

000017ec <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    17ec:	4a02      	ldr	r2, [pc, #8]	; (17f8 <_sysctrl_init_referenced_generators+0xc>)
    17ee:	6993      	ldr	r3, [r2, #24]
    17f0:	2102      	movs	r1, #2
    17f2:	438b      	bics	r3, r1
    17f4:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
    17f6:	4770      	bx	lr
    17f8:	40000800 	.word	0x40000800

000017fc <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    17fc:	4b02      	ldr	r3, [pc, #8]	; (1808 <_system_time_init+0xc>)
    17fe:	4a03      	ldr	r2, [pc, #12]	; (180c <_system_time_init+0x10>)
    1800:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    1802:	2205      	movs	r2, #5
    1804:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    1806:	4770      	bx	lr
    1808:	e000e010 	.word	0xe000e010
    180c:	00ffffff 	.word	0x00ffffff

00001810 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    1810:	b510      	push	{r4, lr}
	_system_time_init(hw);
    1812:	4b01      	ldr	r3, [pc, #4]	; (1818 <_delay_init+0x8>)
    1814:	4798      	blx	r3
}
    1816:	bd10      	pop	{r4, pc}
    1818:	000017fd 	.word	0x000017fd

0000181c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    181c:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    181e:	e00b      	b.n	1838 <_delay_cycles+0x1c>
		SysTick->LOAD = 0xFFFFFF;
    1820:	4b0b      	ldr	r3, [pc, #44]	; (1850 <_delay_cycles+0x34>)
    1822:	480c      	ldr	r0, [pc, #48]	; (1854 <_delay_cycles+0x38>)
    1824:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    1826:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    1828:	4b09      	ldr	r3, [pc, #36]	; (1850 <_delay_cycles+0x34>)
    182a:	681b      	ldr	r3, [r3, #0]
    182c:	03db      	lsls	r3, r3, #15
    182e:	d5fb      	bpl.n	1828 <_delay_cycles+0xc>
			;
		buf -= 0xFFFFFF;
    1830:	4b09      	ldr	r3, [pc, #36]	; (1858 <_delay_cycles+0x3c>)
    1832:	469c      	mov	ip, r3
    1834:	4461      	add	r1, ip
	while (n--) {
    1836:	0010      	movs	r0, r2
    1838:	1e42      	subs	r2, r0, #1
    183a:	b2d2      	uxtb	r2, r2
    183c:	2800      	cmp	r0, #0
    183e:	d1ef      	bne.n	1820 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    1840:	4b03      	ldr	r3, [pc, #12]	; (1850 <_delay_cycles+0x34>)
    1842:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    1844:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    1846:	4b02      	ldr	r3, [pc, #8]	; (1850 <_delay_cycles+0x34>)
    1848:	681b      	ldr	r3, [r3, #0]
    184a:	03db      	lsls	r3, r3, #15
    184c:	d5fb      	bpl.n	1846 <_delay_cycles+0x2a>
		;
}
    184e:	4770      	bx	lr
    1850:	e000e010 	.word	0xe000e010
    1854:	00ffffff 	.word	0x00ffffff
    1858:	ff000001 	.word	0xff000001

0000185c <convert_cb_Light_sensor_ADC>:
 * Faz a converso analgico digital do sensor de luz e avisa quando terminar 
 */
volatile bool conversion_done = false;
static void convert_cb_Light_sensor_ADC(const struct adc_async_descriptor *const descr, const uint8_t channel)
{
	conversion_done = true;
    185c:	2201      	movs	r2, #1
    185e:	4b01      	ldr	r3, [pc, #4]	; (1864 <convert_cb_Light_sensor_ADC+0x8>)
    1860:	701a      	strb	r2, [r3, #0]
}
    1862:	4770      	bx	lr
    1864:	200000a0 	.word	0x200000a0

00001868 <sensors_init>:

void sensors_init(void){
    1868:	b570      	push	{r4, r5, r6, lr}
	/* Inicializao parametros sensor de luz */
	adc_async_register_callback(&Light_sensor_ADC, 0, ADC_ASYNC_CONVERT_CB, convert_cb_Light_sensor_ADC);
    186a:	4c0f      	ldr	r4, [pc, #60]	; (18a8 <sensors_init+0x40>)
    186c:	4b0f      	ldr	r3, [pc, #60]	; (18ac <sensors_init+0x44>)
    186e:	2200      	movs	r2, #0
    1870:	2100      	movs	r1, #0
    1872:	0020      	movs	r0, r4
    1874:	4d0e      	ldr	r5, [pc, #56]	; (18b0 <sensors_init+0x48>)
    1876:	47a8      	blx	r5
	adc_async_enable_channel(&Light_sensor_ADC, 0);
    1878:	2100      	movs	r1, #0
    187a:	0020      	movs	r0, r4
    187c:	4b0d      	ldr	r3, [pc, #52]	; (18b4 <sensors_init+0x4c>)
    187e:	4798      	blx	r3
	adc_async_start_conversion(&Light_sensor_ADC);
    1880:	0020      	movs	r0, r4
    1882:	4b0d      	ldr	r3, [pc, #52]	; (18b8 <sensors_init+0x50>)
    1884:	4798      	blx	r3
	
	/* Inicializao paramentros USART */
	usart_sync_get_io_descriptor(&USART_debug, &USART_debug_io);
    1886:	490d      	ldr	r1, [pc, #52]	; (18bc <sensors_init+0x54>)
    1888:	480d      	ldr	r0, [pc, #52]	; (18c0 <sensors_init+0x58>)
    188a:	4b0e      	ldr	r3, [pc, #56]	; (18c4 <sensors_init+0x5c>)
    188c:	4798      	blx	r3
	
	/* Inicializao paramentros do sensor de temperatura */
	i2c_m_sync_enable(&I2C_temperature);
    188e:	4c0e      	ldr	r4, [pc, #56]	; (18c8 <sensors_init+0x60>)
    1890:	0020      	movs	r0, r4
    1892:	4b0e      	ldr	r3, [pc, #56]	; (18cc <sensors_init+0x64>)
    1894:	4798      	blx	r3
	AT30TSE75X = at30tse75x_construct(&AT30TSE75X_descr.parent, &I2C_temperature, CONF_AT30TSE75X_RESOLUTION);
    1896:	2202      	movs	r2, #2
    1898:	0021      	movs	r1, r4
    189a:	480d      	ldr	r0, [pc, #52]	; (18d0 <sensors_init+0x68>)
    189c:	3004      	adds	r0, #4
    189e:	4b0d      	ldr	r3, [pc, #52]	; (18d4 <sensors_init+0x6c>)
    18a0:	4798      	blx	r3
    18a2:	4b0d      	ldr	r3, [pc, #52]	; (18d8 <sensors_init+0x70>)
    18a4:	6018      	str	r0, [r3, #0]
}
    18a6:	bd70      	pop	{r4, r5, r6, pc}
    18a8:	200000d4 	.word	0x200000d4
    18ac:	0000185d 	.word	0x0000185d
    18b0:	00000775 	.word	0x00000775
    18b4:	00000735 	.word	0x00000735
    18b8:	000008c9 	.word	0x000008c9
    18bc:	2000012c 	.word	0x2000012c
    18c0:	20000120 	.word	0x20000120
    18c4:	00000bd1 	.word	0x00000bd1
    18c8:	20000100 	.word	0x20000100
    18cc:	000009e9 	.word	0x000009e9
    18d0:	200000a0 	.word	0x200000a0
    18d4:	000001e5 	.word	0x000001e5
    18d8:	20000130 	.word	0x20000130

000018dc <GET_light_sensor>:
}

/**
 * Le o valor digital do sensor de luz aps passar pelo ADC e calcula e entrega a iluminancia com base nas caracteristicas eltricas do sensor
 */
float GET_light_sensor(void){
    18dc:	b570      	push	{r4, r5, r6, lr}
    18de:	b082      	sub	sp, #8
	uint8_t lightSensorValue;
	float voltageSensor;
	float iluminance;
	
	/* Faz a converso AD do sensor de luz*/
	adc_async_start_conversion(&Light_sensor_ADC);
    18e0:	4814      	ldr	r0, [pc, #80]	; (1934 <GET_light_sensor+0x58>)
    18e2:	4b15      	ldr	r3, [pc, #84]	; (1938 <GET_light_sensor+0x5c>)
    18e4:	4798      	blx	r3
	while(!conversion_done){}
    18e6:	4b15      	ldr	r3, [pc, #84]	; (193c <GET_light_sensor+0x60>)
    18e8:	781b      	ldrb	r3, [r3, #0]
    18ea:	2b00      	cmp	r3, #0
    18ec:	d0fb      	beq.n	18e6 <GET_light_sensor+0xa>
	adc_async_read_channel(&Light_sensor_ADC, 0, &lightSensorValue, 1);
    18ee:	466b      	mov	r3, sp
    18f0:	1ddc      	adds	r4, r3, #7
    18f2:	2301      	movs	r3, #1
    18f4:	0022      	movs	r2, r4
    18f6:	2100      	movs	r1, #0
    18f8:	480e      	ldr	r0, [pc, #56]	; (1934 <GET_light_sensor+0x58>)
    18fa:	4d11      	ldr	r5, [pc, #68]	; (1940 <GET_light_sensor+0x64>)
    18fc:	47a8      	blx	r5
	
	/* Faz a definio dos valores de tenso lidos do sensor a partir dos dados quantizados do ADC*/
	voltageSensor = lightSensorValue * VCC_TARGET / 255;
    18fe:	7820      	ldrb	r0, [r4, #0]
    1900:	4b10      	ldr	r3, [pc, #64]	; (1944 <GET_light_sensor+0x68>)
    1902:	4798      	blx	r3
    1904:	4d10      	ldr	r5, [pc, #64]	; (1948 <GET_light_sensor+0x6c>)
    1906:	4a11      	ldr	r2, [pc, #68]	; (194c <GET_light_sensor+0x70>)
    1908:	4b11      	ldr	r3, [pc, #68]	; (1950 <GET_light_sensor+0x74>)
    190a:	47a8      	blx	r5
    190c:	2200      	movs	r2, #0
    190e:	4b11      	ldr	r3, [pc, #68]	; (1954 <GET_light_sensor+0x78>)
    1910:	4c11      	ldr	r4, [pc, #68]	; (1958 <GET_light_sensor+0x7c>)
    1912:	47a0      	blx	r4
    1914:	4c11      	ldr	r4, [pc, #68]	; (195c <GET_light_sensor+0x80>)
    1916:	47a0      	blx	r4
	
	/* Calcula a iluminancia com base na corrente do resistor de coletor do fototransistor e na relao entre lux e corrente*/
	iluminance = (VCC_TARGET - voltageSensor) * 200;
    1918:	4b11      	ldr	r3, [pc, #68]	; (1960 <GET_light_sensor+0x84>)
    191a:	4798      	blx	r3
    191c:	0002      	movs	r2, r0
    191e:	000b      	movs	r3, r1
    1920:	480a      	ldr	r0, [pc, #40]	; (194c <GET_light_sensor+0x70>)
    1922:	490b      	ldr	r1, [pc, #44]	; (1950 <GET_light_sensor+0x74>)
    1924:	4e0f      	ldr	r6, [pc, #60]	; (1964 <GET_light_sensor+0x88>)
    1926:	47b0      	blx	r6
    1928:	2200      	movs	r2, #0
    192a:	4b0f      	ldr	r3, [pc, #60]	; (1968 <GET_light_sensor+0x8c>)
    192c:	47a8      	blx	r5
    192e:	47a0      	blx	r4
	
	return iluminance;
}
    1930:	b002      	add	sp, #8
    1932:	bd70      	pop	{r4, r5, r6, pc}
    1934:	200000d4 	.word	0x200000d4
    1938:	000008c9 	.word	0x000008c9
    193c:	200000a0 	.word	0x200000a0
    1940:	000007f1 	.word	0x000007f1
    1944:	0000377d 	.word	0x0000377d
    1948:	00002c51 	.word	0x00002c51
    194c:	66666666 	.word	0x66666666
    1950:	400a6666 	.word	0x400a6666
    1954:	406fe000 	.word	0x406fe000
    1958:	000025e9 	.word	0x000025e9
    195c:	000038a5 	.word	0x000038a5
    1960:	00003801 	.word	0x00003801
    1964:	00003151 	.word	0x00003151
    1968:	40690000 	.word	0x40690000

0000196c <GET_temperature_sensor>:

uint16_t GET_temperature_sensor(void){
    196c:	b510      	push	{r4, lr}
	return (uint16_t)temperature_sensor_read(AT30TSE75X);
    196e:	4b04      	ldr	r3, [pc, #16]	; (1980 <GET_temperature_sensor+0x14>)
    1970:	6818      	ldr	r0, [r3, #0]
    1972:	4b04      	ldr	r3, [pc, #16]	; (1984 <GET_temperature_sensor+0x18>)
    1974:	4798      	blx	r3
    1976:	4b04      	ldr	r3, [pc, #16]	; (1988 <GET_temperature_sensor+0x1c>)
    1978:	4798      	blx	r3
    197a:	b280      	uxth	r0, r0
}
    197c:	bd10      	pop	{r4, pc}
    197e:	46c0      	nop			; (mov r8, r8)
    1980:	20000130 	.word	0x20000130
    1984:	00001bdf 	.word	0x00001bdf
    1988:	00001ed5 	.word	0x00001ed5

0000198c <SET_IO1X_LED_ON>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    198c:	2280      	movs	r2, #128	; 0x80
    198e:	02d2      	lsls	r2, r2, #11
    1990:	23c0      	movs	r3, #192	; 0xc0
    1992:	05db      	lsls	r3, r3, #23
    1994:	615a      	str	r2, [r3, #20]
/**
 * Liga o LED da placa de expanso IO1X
 */
void SET_IO1X_LED_ON(void){
	gpio_set_pin_level(LED, false);
}
    1996:	4770      	bx	lr

00001998 <SET_IO1X_LED_OFF>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1998:	2280      	movs	r2, #128	; 0x80
    199a:	02d2      	lsls	r2, r2, #11
    199c:	23c0      	movs	r3, #192	; 0xc0
    199e:	05db      	lsls	r3, r3, #23
    19a0:	619a      	str	r2, [r3, #24]
/**
 * Desliga o LED da placa de expanso IO1X
 */
void SET_IO1X_LED_OFF(void){
	gpio_set_pin_level(LED, true);
}
    19a2:	4770      	bx	lr

000019a4 <floatToString>:
/**
 * Converte um nmero float em string com a preciso informada
 *  usada para poder printar valor float em tela usando o sprintf
 * O compilador usado no aceita float no sprintf
 */
void floatToString(float num, char* str, int precision) {
    19a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19a6:	46de      	mov	lr, fp
    19a8:	4647      	mov	r7, r8
    19aa:	b580      	push	{r7, lr}
    19ac:	b083      	sub	sp, #12
    19ae:	9001      	str	r0, [sp, #4]
    19b0:	000f      	movs	r7, r1
    19b2:	4693      	mov	fp, r2
	int i = 0;

	// Extract the integral part
	int integralPart = (int)num;
    19b4:	4b27      	ldr	r3, [pc, #156]	; (1a54 <floatToString+0xb0>)
    19b6:	4798      	blx	r3
    19b8:	9000      	str	r0, [sp, #0]
    19ba:	0004      	movs	r4, r0
	int i = 0;
    19bc:	2300      	movs	r3, #0
    19be:	4698      	mov	r8, r3
    19c0:	e000      	b.n	19c4 <floatToString+0x20>

	// Convert the integral part to string
	do {
		str[i++] = integralPart % 10 + '0';
    19c2:	46b0      	mov	r8, r6
    19c4:	4643      	mov	r3, r8
    19c6:	1c5e      	adds	r6, r3, #1
    19c8:	18fd      	adds	r5, r7, r3
    19ca:	210a      	movs	r1, #10
    19cc:	0020      	movs	r0, r4
    19ce:	4b22      	ldr	r3, [pc, #136]	; (1a58 <floatToString+0xb4>)
    19d0:	4798      	blx	r3
    19d2:	3130      	adds	r1, #48	; 0x30
    19d4:	7029      	strb	r1, [r5, #0]
		integralPart /= 10;
    19d6:	210a      	movs	r1, #10
    19d8:	0020      	movs	r0, r4
    19da:	4b20      	ldr	r3, [pc, #128]	; (1a5c <floatToString+0xb8>)
    19dc:	4798      	blx	r3
    19de:	1e04      	subs	r4, r0, #0
	} while (integralPart > 0);
    19e0:	dcef      	bgt.n	19c2 <floatToString+0x1e>
    19e2:	2200      	movs	r2, #0
    19e4:	e008      	b.n	19f8 <floatToString+0x54>

	// Reverse the integral part string
	int j;
	int len = i;
	for (j = 0; j < len / 2; j++) {
		char temp = str[j];
    19e6:	18b9      	adds	r1, r7, r2
    19e8:	7808      	ldrb	r0, [r1, #0]
		str[j] = str[len - j - 1];
    19ea:	1ab3      	subs	r3, r6, r2
    19ec:	3b01      	subs	r3, #1
    19ee:	18fb      	adds	r3, r7, r3
    19f0:	781c      	ldrb	r4, [r3, #0]
    19f2:	700c      	strb	r4, [r1, #0]
		str[len - j - 1] = temp;
    19f4:	7018      	strb	r0, [r3, #0]
	for (j = 0; j < len / 2; j++) {
    19f6:	3201      	adds	r2, #1
    19f8:	0ff3      	lsrs	r3, r6, #31
    19fa:	199b      	adds	r3, r3, r6
    19fc:	105b      	asrs	r3, r3, #1
    19fe:	429a      	cmp	r2, r3
    1a00:	dbf1      	blt.n	19e6 <floatToString+0x42>
	}

	// Add decimal point
	str[i++] = '.';
    1a02:	4644      	mov	r4, r8
    1a04:	3402      	adds	r4, #2
    1a06:	232e      	movs	r3, #46	; 0x2e
    1a08:	55bb      	strb	r3, [r7, r6]

	// Extract the fractional part
	float fractionalPart = num - (int)num;
    1a0a:	9800      	ldr	r0, [sp, #0]
    1a0c:	4b14      	ldr	r3, [pc, #80]	; (1a60 <floatToString+0xbc>)
    1a0e:	4798      	blx	r3
    1a10:	1c01      	adds	r1, r0, #0
    1a12:	9801      	ldr	r0, [sp, #4]
    1a14:	4b13      	ldr	r3, [pc, #76]	; (1a64 <floatToString+0xc0>)
    1a16:	4798      	blx	r3

	// Convert the fractional part to string
	int k;
	for (k = 0; k < precision; k++) {
    1a18:	2600      	movs	r6, #0
    1a1a:	e011      	b.n	1a40 <floatToString+0x9c>
		fractionalPart *= 10;
    1a1c:	4912      	ldr	r1, [pc, #72]	; (1a68 <floatToString+0xc4>)
    1a1e:	4b13      	ldr	r3, [pc, #76]	; (1a6c <floatToString+0xc8>)
    1a20:	4798      	blx	r3
		int digit = (int)fractionalPart;
    1a22:	9000      	str	r0, [sp, #0]
    1a24:	4b0b      	ldr	r3, [pc, #44]	; (1a54 <floatToString+0xb0>)
    1a26:	4798      	blx	r3
		str[i++] = digit + '0';
    1a28:	1c65      	adds	r5, r4, #1
    1a2a:	0003      	movs	r3, r0
    1a2c:	3330      	adds	r3, #48	; 0x30
    1a2e:	553b      	strb	r3, [r7, r4]
		fractionalPart -= digit;
    1a30:	4b0b      	ldr	r3, [pc, #44]	; (1a60 <floatToString+0xbc>)
    1a32:	4798      	blx	r3
    1a34:	1c01      	adds	r1, r0, #0
    1a36:	9800      	ldr	r0, [sp, #0]
    1a38:	4b0a      	ldr	r3, [pc, #40]	; (1a64 <floatToString+0xc0>)
    1a3a:	4798      	blx	r3
	for (k = 0; k < precision; k++) {
    1a3c:	3601      	adds	r6, #1
		str[i++] = digit + '0';
    1a3e:	002c      	movs	r4, r5
	for (k = 0; k < precision; k++) {
    1a40:	455e      	cmp	r6, fp
    1a42:	dbeb      	blt.n	1a1c <floatToString+0x78>
	}

	// Add null-terminating character
	str[i] = '\0';
    1a44:	193c      	adds	r4, r7, r4
    1a46:	2200      	movs	r2, #0
    1a48:	7022      	strb	r2, [r4, #0]
}
    1a4a:	b003      	add	sp, #12
    1a4c:	bc0c      	pop	{r2, r3}
    1a4e:	4690      	mov	r8, r2
    1a50:	469b      	mov	fp, r3
    1a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a54:	0000247d 	.word	0x0000247d
    1a58:	00001ec9 	.word	0x00001ec9
    1a5c:	00001cfd 	.word	0x00001cfd
    1a60:	000024bd 	.word	0x000024bd
    1a64:	00002145 	.word	0x00002145
    1a68:	41200000 	.word	0x41200000
    1a6c:	00001f05 	.word	0x00001f05

00001a70 <main>:
/* Testa o LED*/
#define Test_LED


int main(void)
{
    1a70:	b570      	push	{r4, r5, r6, lr}
    1a72:	b088      	sub	sp, #32
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    1a74:	4b13      	ldr	r3, [pc, #76]	; (1ac4 <main+0x54>)
    1a76:	4798      	blx	r3
	sensors_init();
    1a78:	4b13      	ldr	r3, [pc, #76]	; (1ac8 <main+0x58>)
    1a7a:	4798      	blx	r3
		#ifdef Test_sensor_light
			/* Usa e envia para a serial a iluminancia calculada */
			float light_sensor; // Iluminancia calculado a partir do sensor de luz
			char iluminance_str[10];
			
			floatToString(light_sensor, iluminance_str, 4);
    1a7c:	2204      	movs	r2, #4
    1a7e:	a901      	add	r1, sp, #4
    1a80:	1c20      	adds	r0, r4, #0
    1a82:	4b12      	ldr	r3, [pc, #72]	; (1acc <main+0x5c>)
    1a84:	4798      	blx	r3
			
			light_sensor = GET_light_sensor();
    1a86:	4b12      	ldr	r3, [pc, #72]	; (1ad0 <main+0x60>)
    1a88:	4798      	blx	r3
    1a8a:	1c04      	adds	r4, r0, #0
			
			sprintf(message, "Sensor de Luz: %s\r\n", iluminance_str);
    1a8c:	aa01      	add	r2, sp, #4
    1a8e:	4911      	ldr	r1, [pc, #68]	; (1ad4 <main+0x64>)
    1a90:	a804      	add	r0, sp, #16
    1a92:	4e11      	ldr	r6, [pc, #68]	; (1ad8 <main+0x68>)
    1a94:	47b0      	blx	r6
			printf(message);
    1a96:	a804      	add	r0, sp, #16
    1a98:	4d10      	ldr	r5, [pc, #64]	; (1adc <main+0x6c>)
    1a9a:	47a8      	blx	r5
		
		#ifdef Test_temperature_sensor
			/* Adquire valor de temperatura e envia para a serial*/
			uint16_t temperature;
			
			temperature = GET_temperature_sensor();
    1a9c:	4b10      	ldr	r3, [pc, #64]	; (1ae0 <main+0x70>)
    1a9e:	4798      	blx	r3
			
			sprintf(message, "Sensor de temperatura: %d\r\n", temperature);
    1aa0:	0402      	lsls	r2, r0, #16
    1aa2:	0c12      	lsrs	r2, r2, #16
    1aa4:	490f      	ldr	r1, [pc, #60]	; (1ae4 <main+0x74>)
    1aa6:	a804      	add	r0, sp, #16
    1aa8:	47b0      	blx	r6
			printf(message);
    1aaa:	a804      	add	r0, sp, #16
    1aac:	47a8      	blx	r5
		#endif
	    
		#ifdef Test_LED
			/* Liga e desliga o LED da placa de expanso*/
			SET_IO1X_LED_ON();
    1aae:	4b0e      	ldr	r3, [pc, #56]	; (1ae8 <main+0x78>)
    1ab0:	4798      	blx	r3
			delay_ms(100);
    1ab2:	2064      	movs	r0, #100	; 0x64
    1ab4:	4d0d      	ldr	r5, [pc, #52]	; (1aec <main+0x7c>)
    1ab6:	47a8      	blx	r5
			
			SET_IO1X_LED_OFF();
    1ab8:	4b0d      	ldr	r3, [pc, #52]	; (1af0 <main+0x80>)
    1aba:	4798      	blx	r3
			delay_ms(100);
    1abc:	2064      	movs	r0, #100	; 0x64
    1abe:	47a8      	blx	r5
    1ac0:	e7dc      	b.n	1a7c <main+0xc>
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	00000235 	.word	0x00000235
    1ac8:	00001869 	.word	0x00001869
    1acc:	000019a5 	.word	0x000019a5
    1ad0:	000018dd 	.word	0x000018dd
    1ad4:	000050c4 	.word	0x000050c4
    1ad8:	00003db1 	.word	0x00003db1
    1adc:	00003c11 	.word	0x00003c11
    1ae0:	0000196d 	.word	0x0000196d
    1ae4:	000050d8 	.word	0x000050d8
    1ae8:	0000198d 	.word	0x0000198d
    1aec:	00000921 	.word	0x00000921
    1af0:	00001999 	.word	0x00001999

00001af4 <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    1af4:	b510      	push	{r4, lr}
    1af6:	000b      	movs	r3, r1
	int n = 0;

	if (file != 0) {
    1af8:	2800      	cmp	r0, #0
    1afa:	d109      	bne.n	1b10 <_read+0x1c>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    1afc:	0011      	movs	r1, r2
    1afe:	0018      	movs	r0, r3
    1b00:	4b05      	ldr	r3, [pc, #20]	; (1b18 <_read+0x24>)
    1b02:	4798      	blx	r3
	if (n < 0) {
    1b04:	2800      	cmp	r0, #0
    1b06:	db00      	blt.n	1b0a <_read+0x16>
		return -1;
	}

	return n;
}
    1b08:	bd10      	pop	{r4, pc}
		return -1;
    1b0a:	2001      	movs	r0, #1
    1b0c:	4240      	negs	r0, r0
    1b0e:	e7fb      	b.n	1b08 <_read+0x14>
		return -1;
    1b10:	2001      	movs	r0, #1
    1b12:	4240      	negs	r0, r0
    1b14:	e7f8      	b.n	1b08 <_read+0x14>
    1b16:	46c0      	nop			; (mov r8, r8)
    1b18:	00001b71 	.word	0x00001b71

00001b1c <_write>:
#include <stdio.h>

int __attribute__((weak)) _write(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
    1b1c:	b510      	push	{r4, lr}
    1b1e:	000b      	movs	r3, r1
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    1b20:	3801      	subs	r0, #1
    1b22:	2802      	cmp	r0, #2
    1b24:	d809      	bhi.n	1b3a <_write+0x1e>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    1b26:	0011      	movs	r1, r2
    1b28:	0018      	movs	r0, r3
    1b2a:	4b05      	ldr	r3, [pc, #20]	; (1b40 <_write+0x24>)
    1b2c:	4798      	blx	r3
	if (n < 0) {
    1b2e:	2800      	cmp	r0, #0
    1b30:	db00      	blt.n	1b34 <_write+0x18>
		return -1;
	}

	return n;
}
    1b32:	bd10      	pop	{r4, pc}
		return -1;
    1b34:	2001      	movs	r0, #1
    1b36:	4240      	negs	r0, r0
    1b38:	e7fb      	b.n	1b32 <_write+0x16>
		return -1;
    1b3a:	2001      	movs	r0, #1
    1b3c:	4240      	negs	r0, r0
    1b3e:	e7f8      	b.n	1b32 <_write+0x16>
    1b40:	00001b95 	.word	0x00001b95

00001b44 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    1b44:	b570      	push	{r4, r5, r6, lr}
    1b46:	0006      	movs	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    1b48:	4d06      	ldr	r5, [pc, #24]	; (1b64 <stdio_io_init+0x20>)
    1b4a:	682b      	ldr	r3, [r5, #0]
    1b4c:	6898      	ldr	r0, [r3, #8]
    1b4e:	2100      	movs	r1, #0
    1b50:	4c05      	ldr	r4, [pc, #20]	; (1b68 <stdio_io_init+0x24>)
    1b52:	47a0      	blx	r4
	setbuf(stdin, NULL);
    1b54:	682b      	ldr	r3, [r5, #0]
    1b56:	6858      	ldr	r0, [r3, #4]
    1b58:	2100      	movs	r1, #0
    1b5a:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    1b5c:	4b03      	ldr	r3, [pc, #12]	; (1b6c <stdio_io_init+0x28>)
    1b5e:	601e      	str	r6, [r3, #0]
}
    1b60:	bd70      	pop	{r4, r5, r6, pc}
    1b62:	46c0      	nop			; (mov r8, r8)
    1b64:	20000000 	.word	0x20000000
    1b68:	00003c45 	.word	0x00003c45
    1b6c:	200000b0 	.word	0x200000b0

00001b70 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    1b70:	b510      	push	{r4, lr}
    1b72:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    1b74:	4b05      	ldr	r3, [pc, #20]	; (1b8c <stdio_io_read+0x1c>)
    1b76:	6818      	ldr	r0, [r3, #0]
    1b78:	2800      	cmp	r0, #0
    1b7a:	d004      	beq.n	1b86 <stdio_io_read+0x16>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    1b7c:	b28a      	uxth	r2, r1
    1b7e:	0021      	movs	r1, r4
    1b80:	4b03      	ldr	r3, [pc, #12]	; (1b90 <stdio_io_read+0x20>)
    1b82:	4798      	blx	r3
}
    1b84:	bd10      	pop	{r4, pc}
		return 0;
    1b86:	2000      	movs	r0, #0
    1b88:	e7fc      	b.n	1b84 <stdio_io_read+0x14>
    1b8a:	46c0      	nop			; (mov r8, r8)
    1b8c:	200000b0 	.word	0x200000b0
    1b90:	00000a41 	.word	0x00000a41

00001b94 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    1b94:	b510      	push	{r4, lr}
    1b96:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    1b98:	4b05      	ldr	r3, [pc, #20]	; (1bb0 <stdio_io_write+0x1c>)
    1b9a:	6818      	ldr	r0, [r3, #0]
    1b9c:	2800      	cmp	r0, #0
    1b9e:	d004      	beq.n	1baa <stdio_io_write+0x16>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    1ba0:	b28a      	uxth	r2, r1
    1ba2:	0021      	movs	r1, r4
    1ba4:	4b03      	ldr	r3, [pc, #12]	; (1bb4 <stdio_io_write+0x20>)
    1ba6:	4798      	blx	r3
}
    1ba8:	bd10      	pop	{r4, pc}
		return 0;
    1baa:	2000      	movs	r0, #0
    1bac:	e7fc      	b.n	1ba8 <stdio_io_write+0x14>
    1bae:	46c0      	nop			; (mov r8, r8)
    1bb0:	200000b0 	.word	0x200000b0
    1bb4:	00000a09 	.word	0x00000a09

00001bb8 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    1bb8:	b510      	push	{r4, lr}

	usart_sync_enable(&USART_debug);
    1bba:	4c04      	ldr	r4, [pc, #16]	; (1bcc <stdio_redirect_init+0x14>)
    1bbc:	0020      	movs	r0, r4
    1bbe:	4b04      	ldr	r3, [pc, #16]	; (1bd0 <stdio_redirect_init+0x18>)
    1bc0:	4798      	blx	r3
	stdio_io_init(&USART_debug.io);
    1bc2:	0020      	movs	r0, r4
    1bc4:	4b03      	ldr	r3, [pc, #12]	; (1bd4 <stdio_redirect_init+0x1c>)
    1bc6:	4798      	blx	r3
}
    1bc8:	bd10      	pop	{r4, pc}
    1bca:	46c0      	nop			; (mov r8, r8)
    1bcc:	20000120 	.word	0x20000120
    1bd0:	00000ba5 	.word	0x00000ba5
    1bd4:	00001b45 	.word	0x00001b45

00001bd8 <temperature_sensor_construct>:
 * \brief Construct abstract temperature sensor
 */
struct temperature_sensor *temperature_sensor_construct(struct temperature_sensor *const me, void *const io,
                                                        const struct temperature_sensor_interface *const interface)
{
	me->io        = io;
    1bd8:	6001      	str	r1, [r0, #0]
	me->interface = interface;
    1bda:	6042      	str	r2, [r0, #4]

	return me;
}
    1bdc:	4770      	bx	lr

00001bde <temperature_sensor_read>:

/**
 * \brief Read temperature from the given sensor
 */
float temperature_sensor_read(const struct temperature_sensor *const me)
{
    1bde:	b510      	push	{r4, lr}
	return me->interface->read(me);
    1be0:	6843      	ldr	r3, [r0, #4]
    1be2:	681b      	ldr	r3, [r3, #0]
    1be4:	4798      	blx	r3
}
    1be6:	bd10      	pop	{r4, pc}

00001be8 <__udivsi3>:
    1be8:	2200      	movs	r2, #0
    1bea:	0843      	lsrs	r3, r0, #1
    1bec:	428b      	cmp	r3, r1
    1bee:	d374      	bcc.n	1cda <__udivsi3+0xf2>
    1bf0:	0903      	lsrs	r3, r0, #4
    1bf2:	428b      	cmp	r3, r1
    1bf4:	d35f      	bcc.n	1cb6 <__udivsi3+0xce>
    1bf6:	0a03      	lsrs	r3, r0, #8
    1bf8:	428b      	cmp	r3, r1
    1bfa:	d344      	bcc.n	1c86 <__udivsi3+0x9e>
    1bfc:	0b03      	lsrs	r3, r0, #12
    1bfe:	428b      	cmp	r3, r1
    1c00:	d328      	bcc.n	1c54 <__udivsi3+0x6c>
    1c02:	0c03      	lsrs	r3, r0, #16
    1c04:	428b      	cmp	r3, r1
    1c06:	d30d      	bcc.n	1c24 <__udivsi3+0x3c>
    1c08:	22ff      	movs	r2, #255	; 0xff
    1c0a:	0209      	lsls	r1, r1, #8
    1c0c:	ba12      	rev	r2, r2
    1c0e:	0c03      	lsrs	r3, r0, #16
    1c10:	428b      	cmp	r3, r1
    1c12:	d302      	bcc.n	1c1a <__udivsi3+0x32>
    1c14:	1212      	asrs	r2, r2, #8
    1c16:	0209      	lsls	r1, r1, #8
    1c18:	d065      	beq.n	1ce6 <__udivsi3+0xfe>
    1c1a:	0b03      	lsrs	r3, r0, #12
    1c1c:	428b      	cmp	r3, r1
    1c1e:	d319      	bcc.n	1c54 <__udivsi3+0x6c>
    1c20:	e000      	b.n	1c24 <__udivsi3+0x3c>
    1c22:	0a09      	lsrs	r1, r1, #8
    1c24:	0bc3      	lsrs	r3, r0, #15
    1c26:	428b      	cmp	r3, r1
    1c28:	d301      	bcc.n	1c2e <__udivsi3+0x46>
    1c2a:	03cb      	lsls	r3, r1, #15
    1c2c:	1ac0      	subs	r0, r0, r3
    1c2e:	4152      	adcs	r2, r2
    1c30:	0b83      	lsrs	r3, r0, #14
    1c32:	428b      	cmp	r3, r1
    1c34:	d301      	bcc.n	1c3a <__udivsi3+0x52>
    1c36:	038b      	lsls	r3, r1, #14
    1c38:	1ac0      	subs	r0, r0, r3
    1c3a:	4152      	adcs	r2, r2
    1c3c:	0b43      	lsrs	r3, r0, #13
    1c3e:	428b      	cmp	r3, r1
    1c40:	d301      	bcc.n	1c46 <__udivsi3+0x5e>
    1c42:	034b      	lsls	r3, r1, #13
    1c44:	1ac0      	subs	r0, r0, r3
    1c46:	4152      	adcs	r2, r2
    1c48:	0b03      	lsrs	r3, r0, #12
    1c4a:	428b      	cmp	r3, r1
    1c4c:	d301      	bcc.n	1c52 <__udivsi3+0x6a>
    1c4e:	030b      	lsls	r3, r1, #12
    1c50:	1ac0      	subs	r0, r0, r3
    1c52:	4152      	adcs	r2, r2
    1c54:	0ac3      	lsrs	r3, r0, #11
    1c56:	428b      	cmp	r3, r1
    1c58:	d301      	bcc.n	1c5e <__udivsi3+0x76>
    1c5a:	02cb      	lsls	r3, r1, #11
    1c5c:	1ac0      	subs	r0, r0, r3
    1c5e:	4152      	adcs	r2, r2
    1c60:	0a83      	lsrs	r3, r0, #10
    1c62:	428b      	cmp	r3, r1
    1c64:	d301      	bcc.n	1c6a <__udivsi3+0x82>
    1c66:	028b      	lsls	r3, r1, #10
    1c68:	1ac0      	subs	r0, r0, r3
    1c6a:	4152      	adcs	r2, r2
    1c6c:	0a43      	lsrs	r3, r0, #9
    1c6e:	428b      	cmp	r3, r1
    1c70:	d301      	bcc.n	1c76 <__udivsi3+0x8e>
    1c72:	024b      	lsls	r3, r1, #9
    1c74:	1ac0      	subs	r0, r0, r3
    1c76:	4152      	adcs	r2, r2
    1c78:	0a03      	lsrs	r3, r0, #8
    1c7a:	428b      	cmp	r3, r1
    1c7c:	d301      	bcc.n	1c82 <__udivsi3+0x9a>
    1c7e:	020b      	lsls	r3, r1, #8
    1c80:	1ac0      	subs	r0, r0, r3
    1c82:	4152      	adcs	r2, r2
    1c84:	d2cd      	bcs.n	1c22 <__udivsi3+0x3a>
    1c86:	09c3      	lsrs	r3, r0, #7
    1c88:	428b      	cmp	r3, r1
    1c8a:	d301      	bcc.n	1c90 <__udivsi3+0xa8>
    1c8c:	01cb      	lsls	r3, r1, #7
    1c8e:	1ac0      	subs	r0, r0, r3
    1c90:	4152      	adcs	r2, r2
    1c92:	0983      	lsrs	r3, r0, #6
    1c94:	428b      	cmp	r3, r1
    1c96:	d301      	bcc.n	1c9c <__udivsi3+0xb4>
    1c98:	018b      	lsls	r3, r1, #6
    1c9a:	1ac0      	subs	r0, r0, r3
    1c9c:	4152      	adcs	r2, r2
    1c9e:	0943      	lsrs	r3, r0, #5
    1ca0:	428b      	cmp	r3, r1
    1ca2:	d301      	bcc.n	1ca8 <__udivsi3+0xc0>
    1ca4:	014b      	lsls	r3, r1, #5
    1ca6:	1ac0      	subs	r0, r0, r3
    1ca8:	4152      	adcs	r2, r2
    1caa:	0903      	lsrs	r3, r0, #4
    1cac:	428b      	cmp	r3, r1
    1cae:	d301      	bcc.n	1cb4 <__udivsi3+0xcc>
    1cb0:	010b      	lsls	r3, r1, #4
    1cb2:	1ac0      	subs	r0, r0, r3
    1cb4:	4152      	adcs	r2, r2
    1cb6:	08c3      	lsrs	r3, r0, #3
    1cb8:	428b      	cmp	r3, r1
    1cba:	d301      	bcc.n	1cc0 <__udivsi3+0xd8>
    1cbc:	00cb      	lsls	r3, r1, #3
    1cbe:	1ac0      	subs	r0, r0, r3
    1cc0:	4152      	adcs	r2, r2
    1cc2:	0883      	lsrs	r3, r0, #2
    1cc4:	428b      	cmp	r3, r1
    1cc6:	d301      	bcc.n	1ccc <__udivsi3+0xe4>
    1cc8:	008b      	lsls	r3, r1, #2
    1cca:	1ac0      	subs	r0, r0, r3
    1ccc:	4152      	adcs	r2, r2
    1cce:	0843      	lsrs	r3, r0, #1
    1cd0:	428b      	cmp	r3, r1
    1cd2:	d301      	bcc.n	1cd8 <__udivsi3+0xf0>
    1cd4:	004b      	lsls	r3, r1, #1
    1cd6:	1ac0      	subs	r0, r0, r3
    1cd8:	4152      	adcs	r2, r2
    1cda:	1a41      	subs	r1, r0, r1
    1cdc:	d200      	bcs.n	1ce0 <__udivsi3+0xf8>
    1cde:	4601      	mov	r1, r0
    1ce0:	4152      	adcs	r2, r2
    1ce2:	4610      	mov	r0, r2
    1ce4:	4770      	bx	lr
    1ce6:	e7ff      	b.n	1ce8 <__udivsi3+0x100>
    1ce8:	b501      	push	{r0, lr}
    1cea:	2000      	movs	r0, #0
    1cec:	f000 f8f0 	bl	1ed0 <__aeabi_idiv0>
    1cf0:	bd02      	pop	{r1, pc}
    1cf2:	46c0      	nop			; (mov r8, r8)

00001cf4 <__aeabi_uidivmod>:
    1cf4:	2900      	cmp	r1, #0
    1cf6:	d0f7      	beq.n	1ce8 <__udivsi3+0x100>
    1cf8:	e776      	b.n	1be8 <__udivsi3>
    1cfa:	4770      	bx	lr

00001cfc <__divsi3>:
    1cfc:	4603      	mov	r3, r0
    1cfe:	430b      	orrs	r3, r1
    1d00:	d47f      	bmi.n	1e02 <__divsi3+0x106>
    1d02:	2200      	movs	r2, #0
    1d04:	0843      	lsrs	r3, r0, #1
    1d06:	428b      	cmp	r3, r1
    1d08:	d374      	bcc.n	1df4 <__divsi3+0xf8>
    1d0a:	0903      	lsrs	r3, r0, #4
    1d0c:	428b      	cmp	r3, r1
    1d0e:	d35f      	bcc.n	1dd0 <__divsi3+0xd4>
    1d10:	0a03      	lsrs	r3, r0, #8
    1d12:	428b      	cmp	r3, r1
    1d14:	d344      	bcc.n	1da0 <__divsi3+0xa4>
    1d16:	0b03      	lsrs	r3, r0, #12
    1d18:	428b      	cmp	r3, r1
    1d1a:	d328      	bcc.n	1d6e <__divsi3+0x72>
    1d1c:	0c03      	lsrs	r3, r0, #16
    1d1e:	428b      	cmp	r3, r1
    1d20:	d30d      	bcc.n	1d3e <__divsi3+0x42>
    1d22:	22ff      	movs	r2, #255	; 0xff
    1d24:	0209      	lsls	r1, r1, #8
    1d26:	ba12      	rev	r2, r2
    1d28:	0c03      	lsrs	r3, r0, #16
    1d2a:	428b      	cmp	r3, r1
    1d2c:	d302      	bcc.n	1d34 <__divsi3+0x38>
    1d2e:	1212      	asrs	r2, r2, #8
    1d30:	0209      	lsls	r1, r1, #8
    1d32:	d065      	beq.n	1e00 <__divsi3+0x104>
    1d34:	0b03      	lsrs	r3, r0, #12
    1d36:	428b      	cmp	r3, r1
    1d38:	d319      	bcc.n	1d6e <__divsi3+0x72>
    1d3a:	e000      	b.n	1d3e <__divsi3+0x42>
    1d3c:	0a09      	lsrs	r1, r1, #8
    1d3e:	0bc3      	lsrs	r3, r0, #15
    1d40:	428b      	cmp	r3, r1
    1d42:	d301      	bcc.n	1d48 <__divsi3+0x4c>
    1d44:	03cb      	lsls	r3, r1, #15
    1d46:	1ac0      	subs	r0, r0, r3
    1d48:	4152      	adcs	r2, r2
    1d4a:	0b83      	lsrs	r3, r0, #14
    1d4c:	428b      	cmp	r3, r1
    1d4e:	d301      	bcc.n	1d54 <__divsi3+0x58>
    1d50:	038b      	lsls	r3, r1, #14
    1d52:	1ac0      	subs	r0, r0, r3
    1d54:	4152      	adcs	r2, r2
    1d56:	0b43      	lsrs	r3, r0, #13
    1d58:	428b      	cmp	r3, r1
    1d5a:	d301      	bcc.n	1d60 <__divsi3+0x64>
    1d5c:	034b      	lsls	r3, r1, #13
    1d5e:	1ac0      	subs	r0, r0, r3
    1d60:	4152      	adcs	r2, r2
    1d62:	0b03      	lsrs	r3, r0, #12
    1d64:	428b      	cmp	r3, r1
    1d66:	d301      	bcc.n	1d6c <__divsi3+0x70>
    1d68:	030b      	lsls	r3, r1, #12
    1d6a:	1ac0      	subs	r0, r0, r3
    1d6c:	4152      	adcs	r2, r2
    1d6e:	0ac3      	lsrs	r3, r0, #11
    1d70:	428b      	cmp	r3, r1
    1d72:	d301      	bcc.n	1d78 <__divsi3+0x7c>
    1d74:	02cb      	lsls	r3, r1, #11
    1d76:	1ac0      	subs	r0, r0, r3
    1d78:	4152      	adcs	r2, r2
    1d7a:	0a83      	lsrs	r3, r0, #10
    1d7c:	428b      	cmp	r3, r1
    1d7e:	d301      	bcc.n	1d84 <__divsi3+0x88>
    1d80:	028b      	lsls	r3, r1, #10
    1d82:	1ac0      	subs	r0, r0, r3
    1d84:	4152      	adcs	r2, r2
    1d86:	0a43      	lsrs	r3, r0, #9
    1d88:	428b      	cmp	r3, r1
    1d8a:	d301      	bcc.n	1d90 <__divsi3+0x94>
    1d8c:	024b      	lsls	r3, r1, #9
    1d8e:	1ac0      	subs	r0, r0, r3
    1d90:	4152      	adcs	r2, r2
    1d92:	0a03      	lsrs	r3, r0, #8
    1d94:	428b      	cmp	r3, r1
    1d96:	d301      	bcc.n	1d9c <__divsi3+0xa0>
    1d98:	020b      	lsls	r3, r1, #8
    1d9a:	1ac0      	subs	r0, r0, r3
    1d9c:	4152      	adcs	r2, r2
    1d9e:	d2cd      	bcs.n	1d3c <__divsi3+0x40>
    1da0:	09c3      	lsrs	r3, r0, #7
    1da2:	428b      	cmp	r3, r1
    1da4:	d301      	bcc.n	1daa <__divsi3+0xae>
    1da6:	01cb      	lsls	r3, r1, #7
    1da8:	1ac0      	subs	r0, r0, r3
    1daa:	4152      	adcs	r2, r2
    1dac:	0983      	lsrs	r3, r0, #6
    1dae:	428b      	cmp	r3, r1
    1db0:	d301      	bcc.n	1db6 <__divsi3+0xba>
    1db2:	018b      	lsls	r3, r1, #6
    1db4:	1ac0      	subs	r0, r0, r3
    1db6:	4152      	adcs	r2, r2
    1db8:	0943      	lsrs	r3, r0, #5
    1dba:	428b      	cmp	r3, r1
    1dbc:	d301      	bcc.n	1dc2 <__divsi3+0xc6>
    1dbe:	014b      	lsls	r3, r1, #5
    1dc0:	1ac0      	subs	r0, r0, r3
    1dc2:	4152      	adcs	r2, r2
    1dc4:	0903      	lsrs	r3, r0, #4
    1dc6:	428b      	cmp	r3, r1
    1dc8:	d301      	bcc.n	1dce <__divsi3+0xd2>
    1dca:	010b      	lsls	r3, r1, #4
    1dcc:	1ac0      	subs	r0, r0, r3
    1dce:	4152      	adcs	r2, r2
    1dd0:	08c3      	lsrs	r3, r0, #3
    1dd2:	428b      	cmp	r3, r1
    1dd4:	d301      	bcc.n	1dda <__divsi3+0xde>
    1dd6:	00cb      	lsls	r3, r1, #3
    1dd8:	1ac0      	subs	r0, r0, r3
    1dda:	4152      	adcs	r2, r2
    1ddc:	0883      	lsrs	r3, r0, #2
    1dde:	428b      	cmp	r3, r1
    1de0:	d301      	bcc.n	1de6 <__divsi3+0xea>
    1de2:	008b      	lsls	r3, r1, #2
    1de4:	1ac0      	subs	r0, r0, r3
    1de6:	4152      	adcs	r2, r2
    1de8:	0843      	lsrs	r3, r0, #1
    1dea:	428b      	cmp	r3, r1
    1dec:	d301      	bcc.n	1df2 <__divsi3+0xf6>
    1dee:	004b      	lsls	r3, r1, #1
    1df0:	1ac0      	subs	r0, r0, r3
    1df2:	4152      	adcs	r2, r2
    1df4:	1a41      	subs	r1, r0, r1
    1df6:	d200      	bcs.n	1dfa <__divsi3+0xfe>
    1df8:	4601      	mov	r1, r0
    1dfa:	4152      	adcs	r2, r2
    1dfc:	4610      	mov	r0, r2
    1dfe:	4770      	bx	lr
    1e00:	e05d      	b.n	1ebe <__divsi3+0x1c2>
    1e02:	0fca      	lsrs	r2, r1, #31
    1e04:	d000      	beq.n	1e08 <__divsi3+0x10c>
    1e06:	4249      	negs	r1, r1
    1e08:	1003      	asrs	r3, r0, #32
    1e0a:	d300      	bcc.n	1e0e <__divsi3+0x112>
    1e0c:	4240      	negs	r0, r0
    1e0e:	4053      	eors	r3, r2
    1e10:	2200      	movs	r2, #0
    1e12:	469c      	mov	ip, r3
    1e14:	0903      	lsrs	r3, r0, #4
    1e16:	428b      	cmp	r3, r1
    1e18:	d32d      	bcc.n	1e76 <__divsi3+0x17a>
    1e1a:	0a03      	lsrs	r3, r0, #8
    1e1c:	428b      	cmp	r3, r1
    1e1e:	d312      	bcc.n	1e46 <__divsi3+0x14a>
    1e20:	22fc      	movs	r2, #252	; 0xfc
    1e22:	0189      	lsls	r1, r1, #6
    1e24:	ba12      	rev	r2, r2
    1e26:	0a03      	lsrs	r3, r0, #8
    1e28:	428b      	cmp	r3, r1
    1e2a:	d30c      	bcc.n	1e46 <__divsi3+0x14a>
    1e2c:	0189      	lsls	r1, r1, #6
    1e2e:	1192      	asrs	r2, r2, #6
    1e30:	428b      	cmp	r3, r1
    1e32:	d308      	bcc.n	1e46 <__divsi3+0x14a>
    1e34:	0189      	lsls	r1, r1, #6
    1e36:	1192      	asrs	r2, r2, #6
    1e38:	428b      	cmp	r3, r1
    1e3a:	d304      	bcc.n	1e46 <__divsi3+0x14a>
    1e3c:	0189      	lsls	r1, r1, #6
    1e3e:	d03a      	beq.n	1eb6 <__divsi3+0x1ba>
    1e40:	1192      	asrs	r2, r2, #6
    1e42:	e000      	b.n	1e46 <__divsi3+0x14a>
    1e44:	0989      	lsrs	r1, r1, #6
    1e46:	09c3      	lsrs	r3, r0, #7
    1e48:	428b      	cmp	r3, r1
    1e4a:	d301      	bcc.n	1e50 <__divsi3+0x154>
    1e4c:	01cb      	lsls	r3, r1, #7
    1e4e:	1ac0      	subs	r0, r0, r3
    1e50:	4152      	adcs	r2, r2
    1e52:	0983      	lsrs	r3, r0, #6
    1e54:	428b      	cmp	r3, r1
    1e56:	d301      	bcc.n	1e5c <__divsi3+0x160>
    1e58:	018b      	lsls	r3, r1, #6
    1e5a:	1ac0      	subs	r0, r0, r3
    1e5c:	4152      	adcs	r2, r2
    1e5e:	0943      	lsrs	r3, r0, #5
    1e60:	428b      	cmp	r3, r1
    1e62:	d301      	bcc.n	1e68 <__divsi3+0x16c>
    1e64:	014b      	lsls	r3, r1, #5
    1e66:	1ac0      	subs	r0, r0, r3
    1e68:	4152      	adcs	r2, r2
    1e6a:	0903      	lsrs	r3, r0, #4
    1e6c:	428b      	cmp	r3, r1
    1e6e:	d301      	bcc.n	1e74 <__divsi3+0x178>
    1e70:	010b      	lsls	r3, r1, #4
    1e72:	1ac0      	subs	r0, r0, r3
    1e74:	4152      	adcs	r2, r2
    1e76:	08c3      	lsrs	r3, r0, #3
    1e78:	428b      	cmp	r3, r1
    1e7a:	d301      	bcc.n	1e80 <__divsi3+0x184>
    1e7c:	00cb      	lsls	r3, r1, #3
    1e7e:	1ac0      	subs	r0, r0, r3
    1e80:	4152      	adcs	r2, r2
    1e82:	0883      	lsrs	r3, r0, #2
    1e84:	428b      	cmp	r3, r1
    1e86:	d301      	bcc.n	1e8c <__divsi3+0x190>
    1e88:	008b      	lsls	r3, r1, #2
    1e8a:	1ac0      	subs	r0, r0, r3
    1e8c:	4152      	adcs	r2, r2
    1e8e:	d2d9      	bcs.n	1e44 <__divsi3+0x148>
    1e90:	0843      	lsrs	r3, r0, #1
    1e92:	428b      	cmp	r3, r1
    1e94:	d301      	bcc.n	1e9a <__divsi3+0x19e>
    1e96:	004b      	lsls	r3, r1, #1
    1e98:	1ac0      	subs	r0, r0, r3
    1e9a:	4152      	adcs	r2, r2
    1e9c:	1a41      	subs	r1, r0, r1
    1e9e:	d200      	bcs.n	1ea2 <__divsi3+0x1a6>
    1ea0:	4601      	mov	r1, r0
    1ea2:	4663      	mov	r3, ip
    1ea4:	4152      	adcs	r2, r2
    1ea6:	105b      	asrs	r3, r3, #1
    1ea8:	4610      	mov	r0, r2
    1eaa:	d301      	bcc.n	1eb0 <__divsi3+0x1b4>
    1eac:	4240      	negs	r0, r0
    1eae:	2b00      	cmp	r3, #0
    1eb0:	d500      	bpl.n	1eb4 <__divsi3+0x1b8>
    1eb2:	4249      	negs	r1, r1
    1eb4:	4770      	bx	lr
    1eb6:	4663      	mov	r3, ip
    1eb8:	105b      	asrs	r3, r3, #1
    1eba:	d300      	bcc.n	1ebe <__divsi3+0x1c2>
    1ebc:	4240      	negs	r0, r0
    1ebe:	b501      	push	{r0, lr}
    1ec0:	2000      	movs	r0, #0
    1ec2:	f000 f805 	bl	1ed0 <__aeabi_idiv0>
    1ec6:	bd02      	pop	{r1, pc}

00001ec8 <__aeabi_idivmod>:
    1ec8:	2900      	cmp	r1, #0
    1eca:	d0f8      	beq.n	1ebe <__divsi3+0x1c2>
    1ecc:	e716      	b.n	1cfc <__divsi3>
    1ece:	4770      	bx	lr

00001ed0 <__aeabi_idiv0>:
    1ed0:	4770      	bx	lr
    1ed2:	46c0      	nop			; (mov r8, r8)

00001ed4 <__aeabi_f2uiz>:
    1ed4:	219e      	movs	r1, #158	; 0x9e
    1ed6:	b510      	push	{r4, lr}
    1ed8:	05c9      	lsls	r1, r1, #23
    1eda:	1c04      	adds	r4, r0, #0
    1edc:	f001 fd9c 	bl	3a18 <__aeabi_fcmpge>
    1ee0:	2800      	cmp	r0, #0
    1ee2:	d103      	bne.n	1eec <__aeabi_f2uiz+0x18>
    1ee4:	1c20      	adds	r0, r4, #0
    1ee6:	f000 fac9 	bl	247c <__aeabi_f2iz>
    1eea:	bd10      	pop	{r4, pc}
    1eec:	219e      	movs	r1, #158	; 0x9e
    1eee:	1c20      	adds	r0, r4, #0
    1ef0:	05c9      	lsls	r1, r1, #23
    1ef2:	f000 f927 	bl	2144 <__aeabi_fsub>
    1ef6:	f000 fac1 	bl	247c <__aeabi_f2iz>
    1efa:	2380      	movs	r3, #128	; 0x80
    1efc:	061b      	lsls	r3, r3, #24
    1efe:	469c      	mov	ip, r3
    1f00:	4460      	add	r0, ip
    1f02:	e7f2      	b.n	1eea <__aeabi_f2uiz+0x16>

00001f04 <__aeabi_fmul>:
    1f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f06:	4657      	mov	r7, sl
    1f08:	464e      	mov	r6, r9
    1f0a:	4645      	mov	r5, r8
    1f0c:	46de      	mov	lr, fp
    1f0e:	b5e0      	push	{r5, r6, r7, lr}
    1f10:	0247      	lsls	r7, r0, #9
    1f12:	0046      	lsls	r6, r0, #1
    1f14:	4688      	mov	r8, r1
    1f16:	0a7f      	lsrs	r7, r7, #9
    1f18:	0e36      	lsrs	r6, r6, #24
    1f1a:	0fc4      	lsrs	r4, r0, #31
    1f1c:	2e00      	cmp	r6, #0
    1f1e:	d047      	beq.n	1fb0 <__aeabi_fmul+0xac>
    1f20:	2eff      	cmp	r6, #255	; 0xff
    1f22:	d024      	beq.n	1f6e <__aeabi_fmul+0x6a>
    1f24:	00fb      	lsls	r3, r7, #3
    1f26:	2780      	movs	r7, #128	; 0x80
    1f28:	04ff      	lsls	r7, r7, #19
    1f2a:	431f      	orrs	r7, r3
    1f2c:	2300      	movs	r3, #0
    1f2e:	4699      	mov	r9, r3
    1f30:	469a      	mov	sl, r3
    1f32:	3e7f      	subs	r6, #127	; 0x7f
    1f34:	4643      	mov	r3, r8
    1f36:	025d      	lsls	r5, r3, #9
    1f38:	0058      	lsls	r0, r3, #1
    1f3a:	0fdb      	lsrs	r3, r3, #31
    1f3c:	0a6d      	lsrs	r5, r5, #9
    1f3e:	0e00      	lsrs	r0, r0, #24
    1f40:	4698      	mov	r8, r3
    1f42:	d043      	beq.n	1fcc <__aeabi_fmul+0xc8>
    1f44:	28ff      	cmp	r0, #255	; 0xff
    1f46:	d03b      	beq.n	1fc0 <__aeabi_fmul+0xbc>
    1f48:	00eb      	lsls	r3, r5, #3
    1f4a:	2580      	movs	r5, #128	; 0x80
    1f4c:	2200      	movs	r2, #0
    1f4e:	04ed      	lsls	r5, r5, #19
    1f50:	431d      	orrs	r5, r3
    1f52:	387f      	subs	r0, #127	; 0x7f
    1f54:	1836      	adds	r6, r6, r0
    1f56:	1c73      	adds	r3, r6, #1
    1f58:	4641      	mov	r1, r8
    1f5a:	469b      	mov	fp, r3
    1f5c:	464b      	mov	r3, r9
    1f5e:	4061      	eors	r1, r4
    1f60:	4313      	orrs	r3, r2
    1f62:	2b0f      	cmp	r3, #15
    1f64:	d864      	bhi.n	2030 <STACK_SIZE+0x30>
    1f66:	4875      	ldr	r0, [pc, #468]	; (213c <STACK_SIZE+0x13c>)
    1f68:	009b      	lsls	r3, r3, #2
    1f6a:	58c3      	ldr	r3, [r0, r3]
    1f6c:	469f      	mov	pc, r3
    1f6e:	2f00      	cmp	r7, #0
    1f70:	d142      	bne.n	1ff8 <__aeabi_fmul+0xf4>
    1f72:	2308      	movs	r3, #8
    1f74:	4699      	mov	r9, r3
    1f76:	3b06      	subs	r3, #6
    1f78:	26ff      	movs	r6, #255	; 0xff
    1f7a:	469a      	mov	sl, r3
    1f7c:	e7da      	b.n	1f34 <__aeabi_fmul+0x30>
    1f7e:	4641      	mov	r1, r8
    1f80:	2a02      	cmp	r2, #2
    1f82:	d028      	beq.n	1fd6 <__aeabi_fmul+0xd2>
    1f84:	2a03      	cmp	r2, #3
    1f86:	d100      	bne.n	1f8a <__aeabi_fmul+0x86>
    1f88:	e0ce      	b.n	2128 <STACK_SIZE+0x128>
    1f8a:	2a01      	cmp	r2, #1
    1f8c:	d000      	beq.n	1f90 <__aeabi_fmul+0x8c>
    1f8e:	e0ac      	b.n	20ea <STACK_SIZE+0xea>
    1f90:	4011      	ands	r1, r2
    1f92:	2000      	movs	r0, #0
    1f94:	2200      	movs	r2, #0
    1f96:	b2cc      	uxtb	r4, r1
    1f98:	0240      	lsls	r0, r0, #9
    1f9a:	05d2      	lsls	r2, r2, #23
    1f9c:	0a40      	lsrs	r0, r0, #9
    1f9e:	07e4      	lsls	r4, r4, #31
    1fa0:	4310      	orrs	r0, r2
    1fa2:	4320      	orrs	r0, r4
    1fa4:	bc3c      	pop	{r2, r3, r4, r5}
    1fa6:	4690      	mov	r8, r2
    1fa8:	4699      	mov	r9, r3
    1faa:	46a2      	mov	sl, r4
    1fac:	46ab      	mov	fp, r5
    1fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1fb0:	2f00      	cmp	r7, #0
    1fb2:	d115      	bne.n	1fe0 <__aeabi_fmul+0xdc>
    1fb4:	2304      	movs	r3, #4
    1fb6:	4699      	mov	r9, r3
    1fb8:	3b03      	subs	r3, #3
    1fba:	2600      	movs	r6, #0
    1fbc:	469a      	mov	sl, r3
    1fbe:	e7b9      	b.n	1f34 <__aeabi_fmul+0x30>
    1fc0:	20ff      	movs	r0, #255	; 0xff
    1fc2:	2202      	movs	r2, #2
    1fc4:	2d00      	cmp	r5, #0
    1fc6:	d0c5      	beq.n	1f54 <__aeabi_fmul+0x50>
    1fc8:	2203      	movs	r2, #3
    1fca:	e7c3      	b.n	1f54 <__aeabi_fmul+0x50>
    1fcc:	2d00      	cmp	r5, #0
    1fce:	d119      	bne.n	2004 <STACK_SIZE+0x4>
    1fd0:	2000      	movs	r0, #0
    1fd2:	2201      	movs	r2, #1
    1fd4:	e7be      	b.n	1f54 <__aeabi_fmul+0x50>
    1fd6:	2401      	movs	r4, #1
    1fd8:	22ff      	movs	r2, #255	; 0xff
    1fda:	400c      	ands	r4, r1
    1fdc:	2000      	movs	r0, #0
    1fde:	e7db      	b.n	1f98 <__aeabi_fmul+0x94>
    1fe0:	0038      	movs	r0, r7
    1fe2:	f001 fd23 	bl	3a2c <__clzsi2>
    1fe6:	2676      	movs	r6, #118	; 0x76
    1fe8:	1f43      	subs	r3, r0, #5
    1fea:	409f      	lsls	r7, r3
    1fec:	2300      	movs	r3, #0
    1fee:	4276      	negs	r6, r6
    1ff0:	1a36      	subs	r6, r6, r0
    1ff2:	4699      	mov	r9, r3
    1ff4:	469a      	mov	sl, r3
    1ff6:	e79d      	b.n	1f34 <__aeabi_fmul+0x30>
    1ff8:	230c      	movs	r3, #12
    1ffa:	4699      	mov	r9, r3
    1ffc:	3b09      	subs	r3, #9
    1ffe:	26ff      	movs	r6, #255	; 0xff
    2000:	469a      	mov	sl, r3
    2002:	e797      	b.n	1f34 <__aeabi_fmul+0x30>
    2004:	0028      	movs	r0, r5
    2006:	f001 fd11 	bl	3a2c <__clzsi2>
    200a:	1f43      	subs	r3, r0, #5
    200c:	409d      	lsls	r5, r3
    200e:	2376      	movs	r3, #118	; 0x76
    2010:	425b      	negs	r3, r3
    2012:	1a18      	subs	r0, r3, r0
    2014:	2200      	movs	r2, #0
    2016:	e79d      	b.n	1f54 <__aeabi_fmul+0x50>
    2018:	2080      	movs	r0, #128	; 0x80
    201a:	2400      	movs	r4, #0
    201c:	03c0      	lsls	r0, r0, #15
    201e:	22ff      	movs	r2, #255	; 0xff
    2020:	e7ba      	b.n	1f98 <__aeabi_fmul+0x94>
    2022:	003d      	movs	r5, r7
    2024:	4652      	mov	r2, sl
    2026:	e7ab      	b.n	1f80 <__aeabi_fmul+0x7c>
    2028:	003d      	movs	r5, r7
    202a:	0021      	movs	r1, r4
    202c:	4652      	mov	r2, sl
    202e:	e7a7      	b.n	1f80 <__aeabi_fmul+0x7c>
    2030:	0c3b      	lsrs	r3, r7, #16
    2032:	469c      	mov	ip, r3
    2034:	042a      	lsls	r2, r5, #16
    2036:	0c12      	lsrs	r2, r2, #16
    2038:	0c2b      	lsrs	r3, r5, #16
    203a:	0014      	movs	r4, r2
    203c:	4660      	mov	r0, ip
    203e:	4665      	mov	r5, ip
    2040:	043f      	lsls	r7, r7, #16
    2042:	0c3f      	lsrs	r7, r7, #16
    2044:	437c      	muls	r4, r7
    2046:	4342      	muls	r2, r0
    2048:	435d      	muls	r5, r3
    204a:	437b      	muls	r3, r7
    204c:	0c27      	lsrs	r7, r4, #16
    204e:	189b      	adds	r3, r3, r2
    2050:	18ff      	adds	r7, r7, r3
    2052:	42ba      	cmp	r2, r7
    2054:	d903      	bls.n	205e <STACK_SIZE+0x5e>
    2056:	2380      	movs	r3, #128	; 0x80
    2058:	025b      	lsls	r3, r3, #9
    205a:	469c      	mov	ip, r3
    205c:	4465      	add	r5, ip
    205e:	0424      	lsls	r4, r4, #16
    2060:	043a      	lsls	r2, r7, #16
    2062:	0c24      	lsrs	r4, r4, #16
    2064:	1912      	adds	r2, r2, r4
    2066:	0193      	lsls	r3, r2, #6
    2068:	1e5c      	subs	r4, r3, #1
    206a:	41a3      	sbcs	r3, r4
    206c:	0c3f      	lsrs	r7, r7, #16
    206e:	0e92      	lsrs	r2, r2, #26
    2070:	197d      	adds	r5, r7, r5
    2072:	431a      	orrs	r2, r3
    2074:	01ad      	lsls	r5, r5, #6
    2076:	4315      	orrs	r5, r2
    2078:	012b      	lsls	r3, r5, #4
    207a:	d504      	bpl.n	2086 <STACK_SIZE+0x86>
    207c:	2301      	movs	r3, #1
    207e:	465e      	mov	r6, fp
    2080:	086a      	lsrs	r2, r5, #1
    2082:	401d      	ands	r5, r3
    2084:	4315      	orrs	r5, r2
    2086:	0032      	movs	r2, r6
    2088:	327f      	adds	r2, #127	; 0x7f
    208a:	2a00      	cmp	r2, #0
    208c:	dd25      	ble.n	20da <STACK_SIZE+0xda>
    208e:	076b      	lsls	r3, r5, #29
    2090:	d004      	beq.n	209c <STACK_SIZE+0x9c>
    2092:	230f      	movs	r3, #15
    2094:	402b      	ands	r3, r5
    2096:	2b04      	cmp	r3, #4
    2098:	d000      	beq.n	209c <STACK_SIZE+0x9c>
    209a:	3504      	adds	r5, #4
    209c:	012b      	lsls	r3, r5, #4
    209e:	d503      	bpl.n	20a8 <STACK_SIZE+0xa8>
    20a0:	0032      	movs	r2, r6
    20a2:	4b27      	ldr	r3, [pc, #156]	; (2140 <STACK_SIZE+0x140>)
    20a4:	3280      	adds	r2, #128	; 0x80
    20a6:	401d      	ands	r5, r3
    20a8:	2afe      	cmp	r2, #254	; 0xfe
    20aa:	dc94      	bgt.n	1fd6 <__aeabi_fmul+0xd2>
    20ac:	2401      	movs	r4, #1
    20ae:	01a8      	lsls	r0, r5, #6
    20b0:	0a40      	lsrs	r0, r0, #9
    20b2:	b2d2      	uxtb	r2, r2
    20b4:	400c      	ands	r4, r1
    20b6:	e76f      	b.n	1f98 <__aeabi_fmul+0x94>
    20b8:	2080      	movs	r0, #128	; 0x80
    20ba:	03c0      	lsls	r0, r0, #15
    20bc:	4207      	tst	r7, r0
    20be:	d007      	beq.n	20d0 <STACK_SIZE+0xd0>
    20c0:	4205      	tst	r5, r0
    20c2:	d105      	bne.n	20d0 <STACK_SIZE+0xd0>
    20c4:	4328      	orrs	r0, r5
    20c6:	0240      	lsls	r0, r0, #9
    20c8:	0a40      	lsrs	r0, r0, #9
    20ca:	4644      	mov	r4, r8
    20cc:	22ff      	movs	r2, #255	; 0xff
    20ce:	e763      	b.n	1f98 <__aeabi_fmul+0x94>
    20d0:	4338      	orrs	r0, r7
    20d2:	0240      	lsls	r0, r0, #9
    20d4:	0a40      	lsrs	r0, r0, #9
    20d6:	22ff      	movs	r2, #255	; 0xff
    20d8:	e75e      	b.n	1f98 <__aeabi_fmul+0x94>
    20da:	2401      	movs	r4, #1
    20dc:	1aa3      	subs	r3, r4, r2
    20de:	2b1b      	cmp	r3, #27
    20e0:	dd05      	ble.n	20ee <STACK_SIZE+0xee>
    20e2:	400c      	ands	r4, r1
    20e4:	2200      	movs	r2, #0
    20e6:	2000      	movs	r0, #0
    20e8:	e756      	b.n	1f98 <__aeabi_fmul+0x94>
    20ea:	465e      	mov	r6, fp
    20ec:	e7cb      	b.n	2086 <STACK_SIZE+0x86>
    20ee:	002a      	movs	r2, r5
    20f0:	2020      	movs	r0, #32
    20f2:	40da      	lsrs	r2, r3
    20f4:	1ac3      	subs	r3, r0, r3
    20f6:	409d      	lsls	r5, r3
    20f8:	002b      	movs	r3, r5
    20fa:	1e5d      	subs	r5, r3, #1
    20fc:	41ab      	sbcs	r3, r5
    20fe:	4313      	orrs	r3, r2
    2100:	075a      	lsls	r2, r3, #29
    2102:	d004      	beq.n	210e <STACK_SIZE+0x10e>
    2104:	220f      	movs	r2, #15
    2106:	401a      	ands	r2, r3
    2108:	2a04      	cmp	r2, #4
    210a:	d000      	beq.n	210e <STACK_SIZE+0x10e>
    210c:	3304      	adds	r3, #4
    210e:	015a      	lsls	r2, r3, #5
    2110:	d504      	bpl.n	211c <STACK_SIZE+0x11c>
    2112:	2401      	movs	r4, #1
    2114:	2201      	movs	r2, #1
    2116:	400c      	ands	r4, r1
    2118:	2000      	movs	r0, #0
    211a:	e73d      	b.n	1f98 <__aeabi_fmul+0x94>
    211c:	2401      	movs	r4, #1
    211e:	019b      	lsls	r3, r3, #6
    2120:	0a58      	lsrs	r0, r3, #9
    2122:	400c      	ands	r4, r1
    2124:	2200      	movs	r2, #0
    2126:	e737      	b.n	1f98 <__aeabi_fmul+0x94>
    2128:	2080      	movs	r0, #128	; 0x80
    212a:	2401      	movs	r4, #1
    212c:	03c0      	lsls	r0, r0, #15
    212e:	4328      	orrs	r0, r5
    2130:	0240      	lsls	r0, r0, #9
    2132:	0a40      	lsrs	r0, r0, #9
    2134:	400c      	ands	r4, r1
    2136:	22ff      	movs	r2, #255	; 0xff
    2138:	e72e      	b.n	1f98 <__aeabi_fmul+0x94>
    213a:	46c0      	nop			; (mov r8, r8)
    213c:	000050f4 	.word	0x000050f4
    2140:	f7ffffff 	.word	0xf7ffffff

00002144 <__aeabi_fsub>:
    2144:	b5f0      	push	{r4, r5, r6, r7, lr}
    2146:	464f      	mov	r7, r9
    2148:	46d6      	mov	lr, sl
    214a:	4646      	mov	r6, r8
    214c:	0044      	lsls	r4, r0, #1
    214e:	b5c0      	push	{r6, r7, lr}
    2150:	0fc2      	lsrs	r2, r0, #31
    2152:	0247      	lsls	r7, r0, #9
    2154:	0248      	lsls	r0, r1, #9
    2156:	0a40      	lsrs	r0, r0, #9
    2158:	4684      	mov	ip, r0
    215a:	4666      	mov	r6, ip
    215c:	0a7b      	lsrs	r3, r7, #9
    215e:	0048      	lsls	r0, r1, #1
    2160:	0fc9      	lsrs	r1, r1, #31
    2162:	469a      	mov	sl, r3
    2164:	0e24      	lsrs	r4, r4, #24
    2166:	0015      	movs	r5, r2
    2168:	00db      	lsls	r3, r3, #3
    216a:	0e00      	lsrs	r0, r0, #24
    216c:	4689      	mov	r9, r1
    216e:	00f6      	lsls	r6, r6, #3
    2170:	28ff      	cmp	r0, #255	; 0xff
    2172:	d100      	bne.n	2176 <__aeabi_fsub+0x32>
    2174:	e08f      	b.n	2296 <__aeabi_fsub+0x152>
    2176:	2101      	movs	r1, #1
    2178:	464f      	mov	r7, r9
    217a:	404f      	eors	r7, r1
    217c:	0039      	movs	r1, r7
    217e:	4291      	cmp	r1, r2
    2180:	d066      	beq.n	2250 <__aeabi_fsub+0x10c>
    2182:	1a22      	subs	r2, r4, r0
    2184:	2a00      	cmp	r2, #0
    2186:	dc00      	bgt.n	218a <__aeabi_fsub+0x46>
    2188:	e09d      	b.n	22c6 <__aeabi_fsub+0x182>
    218a:	2800      	cmp	r0, #0
    218c:	d13d      	bne.n	220a <__aeabi_fsub+0xc6>
    218e:	2e00      	cmp	r6, #0
    2190:	d100      	bne.n	2194 <__aeabi_fsub+0x50>
    2192:	e08b      	b.n	22ac <__aeabi_fsub+0x168>
    2194:	1e51      	subs	r1, r2, #1
    2196:	2900      	cmp	r1, #0
    2198:	d000      	beq.n	219c <__aeabi_fsub+0x58>
    219a:	e0b5      	b.n	2308 <__aeabi_fsub+0x1c4>
    219c:	2401      	movs	r4, #1
    219e:	1b9b      	subs	r3, r3, r6
    21a0:	015a      	lsls	r2, r3, #5
    21a2:	d544      	bpl.n	222e <__aeabi_fsub+0xea>
    21a4:	019b      	lsls	r3, r3, #6
    21a6:	099f      	lsrs	r7, r3, #6
    21a8:	0038      	movs	r0, r7
    21aa:	f001 fc3f 	bl	3a2c <__clzsi2>
    21ae:	3805      	subs	r0, #5
    21b0:	4087      	lsls	r7, r0
    21b2:	4284      	cmp	r4, r0
    21b4:	dd00      	ble.n	21b8 <__aeabi_fsub+0x74>
    21b6:	e096      	b.n	22e6 <__aeabi_fsub+0x1a2>
    21b8:	1b04      	subs	r4, r0, r4
    21ba:	003a      	movs	r2, r7
    21bc:	2020      	movs	r0, #32
    21be:	3401      	adds	r4, #1
    21c0:	40e2      	lsrs	r2, r4
    21c2:	1b04      	subs	r4, r0, r4
    21c4:	40a7      	lsls	r7, r4
    21c6:	003b      	movs	r3, r7
    21c8:	1e5f      	subs	r7, r3, #1
    21ca:	41bb      	sbcs	r3, r7
    21cc:	2400      	movs	r4, #0
    21ce:	4313      	orrs	r3, r2
    21d0:	075a      	lsls	r2, r3, #29
    21d2:	d004      	beq.n	21de <__aeabi_fsub+0x9a>
    21d4:	220f      	movs	r2, #15
    21d6:	401a      	ands	r2, r3
    21d8:	2a04      	cmp	r2, #4
    21da:	d000      	beq.n	21de <__aeabi_fsub+0x9a>
    21dc:	3304      	adds	r3, #4
    21de:	015a      	lsls	r2, r3, #5
    21e0:	d527      	bpl.n	2232 <__aeabi_fsub+0xee>
    21e2:	3401      	adds	r4, #1
    21e4:	2cff      	cmp	r4, #255	; 0xff
    21e6:	d100      	bne.n	21ea <__aeabi_fsub+0xa6>
    21e8:	e079      	b.n	22de <__aeabi_fsub+0x19a>
    21ea:	2201      	movs	r2, #1
    21ec:	019b      	lsls	r3, r3, #6
    21ee:	0a5b      	lsrs	r3, r3, #9
    21f0:	b2e4      	uxtb	r4, r4
    21f2:	402a      	ands	r2, r5
    21f4:	025b      	lsls	r3, r3, #9
    21f6:	05e4      	lsls	r4, r4, #23
    21f8:	0a58      	lsrs	r0, r3, #9
    21fa:	07d2      	lsls	r2, r2, #31
    21fc:	4320      	orrs	r0, r4
    21fe:	4310      	orrs	r0, r2
    2200:	bc1c      	pop	{r2, r3, r4}
    2202:	4690      	mov	r8, r2
    2204:	4699      	mov	r9, r3
    2206:	46a2      	mov	sl, r4
    2208:	bdf0      	pop	{r4, r5, r6, r7, pc}
    220a:	2cff      	cmp	r4, #255	; 0xff
    220c:	d0e0      	beq.n	21d0 <__aeabi_fsub+0x8c>
    220e:	2180      	movs	r1, #128	; 0x80
    2210:	04c9      	lsls	r1, r1, #19
    2212:	430e      	orrs	r6, r1
    2214:	2a1b      	cmp	r2, #27
    2216:	dc7b      	bgt.n	2310 <__aeabi_fsub+0x1cc>
    2218:	0031      	movs	r1, r6
    221a:	2020      	movs	r0, #32
    221c:	40d1      	lsrs	r1, r2
    221e:	1a82      	subs	r2, r0, r2
    2220:	4096      	lsls	r6, r2
    2222:	1e72      	subs	r2, r6, #1
    2224:	4196      	sbcs	r6, r2
    2226:	430e      	orrs	r6, r1
    2228:	1b9b      	subs	r3, r3, r6
    222a:	015a      	lsls	r2, r3, #5
    222c:	d4ba      	bmi.n	21a4 <__aeabi_fsub+0x60>
    222e:	075a      	lsls	r2, r3, #29
    2230:	d1d0      	bne.n	21d4 <__aeabi_fsub+0x90>
    2232:	2201      	movs	r2, #1
    2234:	08df      	lsrs	r7, r3, #3
    2236:	402a      	ands	r2, r5
    2238:	2cff      	cmp	r4, #255	; 0xff
    223a:	d133      	bne.n	22a4 <__aeabi_fsub+0x160>
    223c:	2f00      	cmp	r7, #0
    223e:	d100      	bne.n	2242 <__aeabi_fsub+0xfe>
    2240:	e0a8      	b.n	2394 <__aeabi_fsub+0x250>
    2242:	2380      	movs	r3, #128	; 0x80
    2244:	03db      	lsls	r3, r3, #15
    2246:	433b      	orrs	r3, r7
    2248:	025b      	lsls	r3, r3, #9
    224a:	0a5b      	lsrs	r3, r3, #9
    224c:	24ff      	movs	r4, #255	; 0xff
    224e:	e7d1      	b.n	21f4 <__aeabi_fsub+0xb0>
    2250:	1a21      	subs	r1, r4, r0
    2252:	2900      	cmp	r1, #0
    2254:	dd4c      	ble.n	22f0 <__aeabi_fsub+0x1ac>
    2256:	2800      	cmp	r0, #0
    2258:	d02a      	beq.n	22b0 <__aeabi_fsub+0x16c>
    225a:	2cff      	cmp	r4, #255	; 0xff
    225c:	d0b8      	beq.n	21d0 <__aeabi_fsub+0x8c>
    225e:	2080      	movs	r0, #128	; 0x80
    2260:	04c0      	lsls	r0, r0, #19
    2262:	4306      	orrs	r6, r0
    2264:	291b      	cmp	r1, #27
    2266:	dd00      	ble.n	226a <__aeabi_fsub+0x126>
    2268:	e0af      	b.n	23ca <__aeabi_fsub+0x286>
    226a:	0030      	movs	r0, r6
    226c:	2720      	movs	r7, #32
    226e:	40c8      	lsrs	r0, r1
    2270:	1a79      	subs	r1, r7, r1
    2272:	408e      	lsls	r6, r1
    2274:	1e71      	subs	r1, r6, #1
    2276:	418e      	sbcs	r6, r1
    2278:	4306      	orrs	r6, r0
    227a:	199b      	adds	r3, r3, r6
    227c:	0159      	lsls	r1, r3, #5
    227e:	d5d6      	bpl.n	222e <__aeabi_fsub+0xea>
    2280:	3401      	adds	r4, #1
    2282:	2cff      	cmp	r4, #255	; 0xff
    2284:	d100      	bne.n	2288 <__aeabi_fsub+0x144>
    2286:	e085      	b.n	2394 <__aeabi_fsub+0x250>
    2288:	2201      	movs	r2, #1
    228a:	497a      	ldr	r1, [pc, #488]	; (2474 <__aeabi_fsub+0x330>)
    228c:	401a      	ands	r2, r3
    228e:	085b      	lsrs	r3, r3, #1
    2290:	400b      	ands	r3, r1
    2292:	4313      	orrs	r3, r2
    2294:	e79c      	b.n	21d0 <__aeabi_fsub+0x8c>
    2296:	2e00      	cmp	r6, #0
    2298:	d000      	beq.n	229c <__aeabi_fsub+0x158>
    229a:	e770      	b.n	217e <__aeabi_fsub+0x3a>
    229c:	e76b      	b.n	2176 <__aeabi_fsub+0x32>
    229e:	1e3b      	subs	r3, r7, #0
    22a0:	d1c5      	bne.n	222e <__aeabi_fsub+0xea>
    22a2:	2200      	movs	r2, #0
    22a4:	027b      	lsls	r3, r7, #9
    22a6:	0a5b      	lsrs	r3, r3, #9
    22a8:	b2e4      	uxtb	r4, r4
    22aa:	e7a3      	b.n	21f4 <__aeabi_fsub+0xb0>
    22ac:	0014      	movs	r4, r2
    22ae:	e78f      	b.n	21d0 <__aeabi_fsub+0x8c>
    22b0:	2e00      	cmp	r6, #0
    22b2:	d04d      	beq.n	2350 <__aeabi_fsub+0x20c>
    22b4:	1e48      	subs	r0, r1, #1
    22b6:	2800      	cmp	r0, #0
    22b8:	d157      	bne.n	236a <__aeabi_fsub+0x226>
    22ba:	199b      	adds	r3, r3, r6
    22bc:	2401      	movs	r4, #1
    22be:	015a      	lsls	r2, r3, #5
    22c0:	d5b5      	bpl.n	222e <__aeabi_fsub+0xea>
    22c2:	2402      	movs	r4, #2
    22c4:	e7e0      	b.n	2288 <__aeabi_fsub+0x144>
    22c6:	2a00      	cmp	r2, #0
    22c8:	d125      	bne.n	2316 <__aeabi_fsub+0x1d2>
    22ca:	1c62      	adds	r2, r4, #1
    22cc:	b2d2      	uxtb	r2, r2
    22ce:	2a01      	cmp	r2, #1
    22d0:	dd72      	ble.n	23b8 <__aeabi_fsub+0x274>
    22d2:	1b9f      	subs	r7, r3, r6
    22d4:	017a      	lsls	r2, r7, #5
    22d6:	d535      	bpl.n	2344 <__aeabi_fsub+0x200>
    22d8:	1af7      	subs	r7, r6, r3
    22da:	000d      	movs	r5, r1
    22dc:	e764      	b.n	21a8 <__aeabi_fsub+0x64>
    22de:	2201      	movs	r2, #1
    22e0:	2300      	movs	r3, #0
    22e2:	402a      	ands	r2, r5
    22e4:	e786      	b.n	21f4 <__aeabi_fsub+0xb0>
    22e6:	003b      	movs	r3, r7
    22e8:	4a63      	ldr	r2, [pc, #396]	; (2478 <__aeabi_fsub+0x334>)
    22ea:	1a24      	subs	r4, r4, r0
    22ec:	4013      	ands	r3, r2
    22ee:	e76f      	b.n	21d0 <__aeabi_fsub+0x8c>
    22f0:	2900      	cmp	r1, #0
    22f2:	d16c      	bne.n	23ce <__aeabi_fsub+0x28a>
    22f4:	1c61      	adds	r1, r4, #1
    22f6:	b2c8      	uxtb	r0, r1
    22f8:	2801      	cmp	r0, #1
    22fa:	dd4e      	ble.n	239a <__aeabi_fsub+0x256>
    22fc:	29ff      	cmp	r1, #255	; 0xff
    22fe:	d049      	beq.n	2394 <__aeabi_fsub+0x250>
    2300:	199b      	adds	r3, r3, r6
    2302:	085b      	lsrs	r3, r3, #1
    2304:	000c      	movs	r4, r1
    2306:	e763      	b.n	21d0 <__aeabi_fsub+0x8c>
    2308:	2aff      	cmp	r2, #255	; 0xff
    230a:	d041      	beq.n	2390 <__aeabi_fsub+0x24c>
    230c:	000a      	movs	r2, r1
    230e:	e781      	b.n	2214 <__aeabi_fsub+0xd0>
    2310:	2601      	movs	r6, #1
    2312:	1b9b      	subs	r3, r3, r6
    2314:	e789      	b.n	222a <__aeabi_fsub+0xe6>
    2316:	2c00      	cmp	r4, #0
    2318:	d01c      	beq.n	2354 <__aeabi_fsub+0x210>
    231a:	28ff      	cmp	r0, #255	; 0xff
    231c:	d021      	beq.n	2362 <__aeabi_fsub+0x21e>
    231e:	2480      	movs	r4, #128	; 0x80
    2320:	04e4      	lsls	r4, r4, #19
    2322:	4252      	negs	r2, r2
    2324:	4323      	orrs	r3, r4
    2326:	2a1b      	cmp	r2, #27
    2328:	dd00      	ble.n	232c <__aeabi_fsub+0x1e8>
    232a:	e096      	b.n	245a <__aeabi_fsub+0x316>
    232c:	001c      	movs	r4, r3
    232e:	2520      	movs	r5, #32
    2330:	40d4      	lsrs	r4, r2
    2332:	1aaa      	subs	r2, r5, r2
    2334:	4093      	lsls	r3, r2
    2336:	1e5a      	subs	r2, r3, #1
    2338:	4193      	sbcs	r3, r2
    233a:	4323      	orrs	r3, r4
    233c:	1af3      	subs	r3, r6, r3
    233e:	0004      	movs	r4, r0
    2340:	000d      	movs	r5, r1
    2342:	e72d      	b.n	21a0 <__aeabi_fsub+0x5c>
    2344:	2f00      	cmp	r7, #0
    2346:	d000      	beq.n	234a <__aeabi_fsub+0x206>
    2348:	e72e      	b.n	21a8 <__aeabi_fsub+0x64>
    234a:	2200      	movs	r2, #0
    234c:	2400      	movs	r4, #0
    234e:	e7a9      	b.n	22a4 <__aeabi_fsub+0x160>
    2350:	000c      	movs	r4, r1
    2352:	e73d      	b.n	21d0 <__aeabi_fsub+0x8c>
    2354:	2b00      	cmp	r3, #0
    2356:	d058      	beq.n	240a <__aeabi_fsub+0x2c6>
    2358:	43d2      	mvns	r2, r2
    235a:	2a00      	cmp	r2, #0
    235c:	d0ee      	beq.n	233c <__aeabi_fsub+0x1f8>
    235e:	28ff      	cmp	r0, #255	; 0xff
    2360:	d1e1      	bne.n	2326 <__aeabi_fsub+0x1e2>
    2362:	0033      	movs	r3, r6
    2364:	24ff      	movs	r4, #255	; 0xff
    2366:	000d      	movs	r5, r1
    2368:	e732      	b.n	21d0 <__aeabi_fsub+0x8c>
    236a:	29ff      	cmp	r1, #255	; 0xff
    236c:	d010      	beq.n	2390 <__aeabi_fsub+0x24c>
    236e:	0001      	movs	r1, r0
    2370:	e778      	b.n	2264 <__aeabi_fsub+0x120>
    2372:	2b00      	cmp	r3, #0
    2374:	d06e      	beq.n	2454 <__aeabi_fsub+0x310>
    2376:	24ff      	movs	r4, #255	; 0xff
    2378:	2e00      	cmp	r6, #0
    237a:	d100      	bne.n	237e <__aeabi_fsub+0x23a>
    237c:	e728      	b.n	21d0 <__aeabi_fsub+0x8c>
    237e:	2280      	movs	r2, #128	; 0x80
    2380:	4651      	mov	r1, sl
    2382:	03d2      	lsls	r2, r2, #15
    2384:	4211      	tst	r1, r2
    2386:	d003      	beq.n	2390 <__aeabi_fsub+0x24c>
    2388:	4661      	mov	r1, ip
    238a:	4211      	tst	r1, r2
    238c:	d100      	bne.n	2390 <__aeabi_fsub+0x24c>
    238e:	0033      	movs	r3, r6
    2390:	24ff      	movs	r4, #255	; 0xff
    2392:	e71d      	b.n	21d0 <__aeabi_fsub+0x8c>
    2394:	24ff      	movs	r4, #255	; 0xff
    2396:	2300      	movs	r3, #0
    2398:	e72c      	b.n	21f4 <__aeabi_fsub+0xb0>
    239a:	2c00      	cmp	r4, #0
    239c:	d1e9      	bne.n	2372 <__aeabi_fsub+0x22e>
    239e:	2b00      	cmp	r3, #0
    23a0:	d063      	beq.n	246a <__aeabi_fsub+0x326>
    23a2:	2e00      	cmp	r6, #0
    23a4:	d100      	bne.n	23a8 <__aeabi_fsub+0x264>
    23a6:	e713      	b.n	21d0 <__aeabi_fsub+0x8c>
    23a8:	199b      	adds	r3, r3, r6
    23aa:	015a      	lsls	r2, r3, #5
    23ac:	d400      	bmi.n	23b0 <__aeabi_fsub+0x26c>
    23ae:	e73e      	b.n	222e <__aeabi_fsub+0xea>
    23b0:	4a31      	ldr	r2, [pc, #196]	; (2478 <__aeabi_fsub+0x334>)
    23b2:	000c      	movs	r4, r1
    23b4:	4013      	ands	r3, r2
    23b6:	e70b      	b.n	21d0 <__aeabi_fsub+0x8c>
    23b8:	2c00      	cmp	r4, #0
    23ba:	d11e      	bne.n	23fa <__aeabi_fsub+0x2b6>
    23bc:	2b00      	cmp	r3, #0
    23be:	d12f      	bne.n	2420 <__aeabi_fsub+0x2dc>
    23c0:	2e00      	cmp	r6, #0
    23c2:	d04f      	beq.n	2464 <__aeabi_fsub+0x320>
    23c4:	0033      	movs	r3, r6
    23c6:	000d      	movs	r5, r1
    23c8:	e702      	b.n	21d0 <__aeabi_fsub+0x8c>
    23ca:	2601      	movs	r6, #1
    23cc:	e755      	b.n	227a <__aeabi_fsub+0x136>
    23ce:	2c00      	cmp	r4, #0
    23d0:	d11f      	bne.n	2412 <__aeabi_fsub+0x2ce>
    23d2:	2b00      	cmp	r3, #0
    23d4:	d043      	beq.n	245e <__aeabi_fsub+0x31a>
    23d6:	43c9      	mvns	r1, r1
    23d8:	2900      	cmp	r1, #0
    23da:	d00b      	beq.n	23f4 <__aeabi_fsub+0x2b0>
    23dc:	28ff      	cmp	r0, #255	; 0xff
    23de:	d039      	beq.n	2454 <__aeabi_fsub+0x310>
    23e0:	291b      	cmp	r1, #27
    23e2:	dc44      	bgt.n	246e <__aeabi_fsub+0x32a>
    23e4:	001c      	movs	r4, r3
    23e6:	2720      	movs	r7, #32
    23e8:	40cc      	lsrs	r4, r1
    23ea:	1a79      	subs	r1, r7, r1
    23ec:	408b      	lsls	r3, r1
    23ee:	1e59      	subs	r1, r3, #1
    23f0:	418b      	sbcs	r3, r1
    23f2:	4323      	orrs	r3, r4
    23f4:	199b      	adds	r3, r3, r6
    23f6:	0004      	movs	r4, r0
    23f8:	e740      	b.n	227c <__aeabi_fsub+0x138>
    23fa:	2b00      	cmp	r3, #0
    23fc:	d11a      	bne.n	2434 <__aeabi_fsub+0x2f0>
    23fe:	2e00      	cmp	r6, #0
    2400:	d124      	bne.n	244c <__aeabi_fsub+0x308>
    2402:	2780      	movs	r7, #128	; 0x80
    2404:	2200      	movs	r2, #0
    2406:	03ff      	lsls	r7, r7, #15
    2408:	e71b      	b.n	2242 <__aeabi_fsub+0xfe>
    240a:	0033      	movs	r3, r6
    240c:	0004      	movs	r4, r0
    240e:	000d      	movs	r5, r1
    2410:	e6de      	b.n	21d0 <__aeabi_fsub+0x8c>
    2412:	28ff      	cmp	r0, #255	; 0xff
    2414:	d01e      	beq.n	2454 <__aeabi_fsub+0x310>
    2416:	2480      	movs	r4, #128	; 0x80
    2418:	04e4      	lsls	r4, r4, #19
    241a:	4249      	negs	r1, r1
    241c:	4323      	orrs	r3, r4
    241e:	e7df      	b.n	23e0 <__aeabi_fsub+0x29c>
    2420:	2e00      	cmp	r6, #0
    2422:	d100      	bne.n	2426 <__aeabi_fsub+0x2e2>
    2424:	e6d4      	b.n	21d0 <__aeabi_fsub+0x8c>
    2426:	1b9f      	subs	r7, r3, r6
    2428:	017a      	lsls	r2, r7, #5
    242a:	d400      	bmi.n	242e <__aeabi_fsub+0x2ea>
    242c:	e737      	b.n	229e <__aeabi_fsub+0x15a>
    242e:	1af3      	subs	r3, r6, r3
    2430:	000d      	movs	r5, r1
    2432:	e6cd      	b.n	21d0 <__aeabi_fsub+0x8c>
    2434:	24ff      	movs	r4, #255	; 0xff
    2436:	2e00      	cmp	r6, #0
    2438:	d100      	bne.n	243c <__aeabi_fsub+0x2f8>
    243a:	e6c9      	b.n	21d0 <__aeabi_fsub+0x8c>
    243c:	2280      	movs	r2, #128	; 0x80
    243e:	4650      	mov	r0, sl
    2440:	03d2      	lsls	r2, r2, #15
    2442:	4210      	tst	r0, r2
    2444:	d0a4      	beq.n	2390 <__aeabi_fsub+0x24c>
    2446:	4660      	mov	r0, ip
    2448:	4210      	tst	r0, r2
    244a:	d1a1      	bne.n	2390 <__aeabi_fsub+0x24c>
    244c:	0033      	movs	r3, r6
    244e:	000d      	movs	r5, r1
    2450:	24ff      	movs	r4, #255	; 0xff
    2452:	e6bd      	b.n	21d0 <__aeabi_fsub+0x8c>
    2454:	0033      	movs	r3, r6
    2456:	24ff      	movs	r4, #255	; 0xff
    2458:	e6ba      	b.n	21d0 <__aeabi_fsub+0x8c>
    245a:	2301      	movs	r3, #1
    245c:	e76e      	b.n	233c <__aeabi_fsub+0x1f8>
    245e:	0033      	movs	r3, r6
    2460:	0004      	movs	r4, r0
    2462:	e6b5      	b.n	21d0 <__aeabi_fsub+0x8c>
    2464:	2700      	movs	r7, #0
    2466:	2200      	movs	r2, #0
    2468:	e71c      	b.n	22a4 <__aeabi_fsub+0x160>
    246a:	0033      	movs	r3, r6
    246c:	e6b0      	b.n	21d0 <__aeabi_fsub+0x8c>
    246e:	2301      	movs	r3, #1
    2470:	e7c0      	b.n	23f4 <__aeabi_fsub+0x2b0>
    2472:	46c0      	nop			; (mov r8, r8)
    2474:	7dffffff 	.word	0x7dffffff
    2478:	fbffffff 	.word	0xfbffffff

0000247c <__aeabi_f2iz>:
    247c:	0241      	lsls	r1, r0, #9
    247e:	0043      	lsls	r3, r0, #1
    2480:	0fc2      	lsrs	r2, r0, #31
    2482:	0a49      	lsrs	r1, r1, #9
    2484:	0e1b      	lsrs	r3, r3, #24
    2486:	2000      	movs	r0, #0
    2488:	2b7e      	cmp	r3, #126	; 0x7e
    248a:	dd0d      	ble.n	24a8 <__aeabi_f2iz+0x2c>
    248c:	2b9d      	cmp	r3, #157	; 0x9d
    248e:	dc0c      	bgt.n	24aa <__aeabi_f2iz+0x2e>
    2490:	2080      	movs	r0, #128	; 0x80
    2492:	0400      	lsls	r0, r0, #16
    2494:	4301      	orrs	r1, r0
    2496:	2b95      	cmp	r3, #149	; 0x95
    2498:	dc0a      	bgt.n	24b0 <__aeabi_f2iz+0x34>
    249a:	2096      	movs	r0, #150	; 0x96
    249c:	1ac3      	subs	r3, r0, r3
    249e:	40d9      	lsrs	r1, r3
    24a0:	4248      	negs	r0, r1
    24a2:	2a00      	cmp	r2, #0
    24a4:	d100      	bne.n	24a8 <__aeabi_f2iz+0x2c>
    24a6:	0008      	movs	r0, r1
    24a8:	4770      	bx	lr
    24aa:	4b03      	ldr	r3, [pc, #12]	; (24b8 <__aeabi_f2iz+0x3c>)
    24ac:	18d0      	adds	r0, r2, r3
    24ae:	e7fb      	b.n	24a8 <__aeabi_f2iz+0x2c>
    24b0:	3b96      	subs	r3, #150	; 0x96
    24b2:	4099      	lsls	r1, r3
    24b4:	e7f4      	b.n	24a0 <__aeabi_f2iz+0x24>
    24b6:	46c0      	nop			; (mov r8, r8)
    24b8:	7fffffff 	.word	0x7fffffff

000024bc <__aeabi_i2f>:
    24bc:	b570      	push	{r4, r5, r6, lr}
    24be:	2800      	cmp	r0, #0
    24c0:	d030      	beq.n	2524 <__aeabi_i2f+0x68>
    24c2:	17c3      	asrs	r3, r0, #31
    24c4:	18c4      	adds	r4, r0, r3
    24c6:	405c      	eors	r4, r3
    24c8:	0fc5      	lsrs	r5, r0, #31
    24ca:	0020      	movs	r0, r4
    24cc:	f001 faae 	bl	3a2c <__clzsi2>
    24d0:	239e      	movs	r3, #158	; 0x9e
    24d2:	1a1b      	subs	r3, r3, r0
    24d4:	2b96      	cmp	r3, #150	; 0x96
    24d6:	dc0d      	bgt.n	24f4 <__aeabi_i2f+0x38>
    24d8:	2296      	movs	r2, #150	; 0x96
    24da:	1ad2      	subs	r2, r2, r3
    24dc:	4094      	lsls	r4, r2
    24de:	002a      	movs	r2, r5
    24e0:	0264      	lsls	r4, r4, #9
    24e2:	0a64      	lsrs	r4, r4, #9
    24e4:	b2db      	uxtb	r3, r3
    24e6:	0264      	lsls	r4, r4, #9
    24e8:	05db      	lsls	r3, r3, #23
    24ea:	0a60      	lsrs	r0, r4, #9
    24ec:	07d2      	lsls	r2, r2, #31
    24ee:	4318      	orrs	r0, r3
    24f0:	4310      	orrs	r0, r2
    24f2:	bd70      	pop	{r4, r5, r6, pc}
    24f4:	2b99      	cmp	r3, #153	; 0x99
    24f6:	dc19      	bgt.n	252c <__aeabi_i2f+0x70>
    24f8:	2299      	movs	r2, #153	; 0x99
    24fa:	1ad2      	subs	r2, r2, r3
    24fc:	2a00      	cmp	r2, #0
    24fe:	dd29      	ble.n	2554 <__aeabi_i2f+0x98>
    2500:	4094      	lsls	r4, r2
    2502:	0022      	movs	r2, r4
    2504:	4c14      	ldr	r4, [pc, #80]	; (2558 <__aeabi_i2f+0x9c>)
    2506:	4014      	ands	r4, r2
    2508:	0751      	lsls	r1, r2, #29
    250a:	d004      	beq.n	2516 <__aeabi_i2f+0x5a>
    250c:	210f      	movs	r1, #15
    250e:	400a      	ands	r2, r1
    2510:	2a04      	cmp	r2, #4
    2512:	d000      	beq.n	2516 <__aeabi_i2f+0x5a>
    2514:	3404      	adds	r4, #4
    2516:	0162      	lsls	r2, r4, #5
    2518:	d413      	bmi.n	2542 <__aeabi_i2f+0x86>
    251a:	01a4      	lsls	r4, r4, #6
    251c:	0a64      	lsrs	r4, r4, #9
    251e:	b2db      	uxtb	r3, r3
    2520:	002a      	movs	r2, r5
    2522:	e7e0      	b.n	24e6 <__aeabi_i2f+0x2a>
    2524:	2200      	movs	r2, #0
    2526:	2300      	movs	r3, #0
    2528:	2400      	movs	r4, #0
    252a:	e7dc      	b.n	24e6 <__aeabi_i2f+0x2a>
    252c:	2205      	movs	r2, #5
    252e:	0021      	movs	r1, r4
    2530:	1a12      	subs	r2, r2, r0
    2532:	40d1      	lsrs	r1, r2
    2534:	22b9      	movs	r2, #185	; 0xb9
    2536:	1ad2      	subs	r2, r2, r3
    2538:	4094      	lsls	r4, r2
    253a:	1e62      	subs	r2, r4, #1
    253c:	4194      	sbcs	r4, r2
    253e:	430c      	orrs	r4, r1
    2540:	e7da      	b.n	24f8 <__aeabi_i2f+0x3c>
    2542:	4b05      	ldr	r3, [pc, #20]	; (2558 <__aeabi_i2f+0x9c>)
    2544:	002a      	movs	r2, r5
    2546:	401c      	ands	r4, r3
    2548:	239f      	movs	r3, #159	; 0x9f
    254a:	01a4      	lsls	r4, r4, #6
    254c:	1a1b      	subs	r3, r3, r0
    254e:	0a64      	lsrs	r4, r4, #9
    2550:	b2db      	uxtb	r3, r3
    2552:	e7c8      	b.n	24e6 <__aeabi_i2f+0x2a>
    2554:	0022      	movs	r2, r4
    2556:	e7d5      	b.n	2504 <__aeabi_i2f+0x48>
    2558:	fbffffff 	.word	0xfbffffff

0000255c <__aeabi_ui2f>:
    255c:	b510      	push	{r4, lr}
    255e:	1e04      	subs	r4, r0, #0
    2560:	d027      	beq.n	25b2 <__aeabi_ui2f+0x56>
    2562:	f001 fa63 	bl	3a2c <__clzsi2>
    2566:	239e      	movs	r3, #158	; 0x9e
    2568:	1a1b      	subs	r3, r3, r0
    256a:	2b96      	cmp	r3, #150	; 0x96
    256c:	dc0a      	bgt.n	2584 <__aeabi_ui2f+0x28>
    256e:	2296      	movs	r2, #150	; 0x96
    2570:	1ad2      	subs	r2, r2, r3
    2572:	4094      	lsls	r4, r2
    2574:	0264      	lsls	r4, r4, #9
    2576:	0a64      	lsrs	r4, r4, #9
    2578:	b2db      	uxtb	r3, r3
    257a:	0264      	lsls	r4, r4, #9
    257c:	05db      	lsls	r3, r3, #23
    257e:	0a60      	lsrs	r0, r4, #9
    2580:	4318      	orrs	r0, r3
    2582:	bd10      	pop	{r4, pc}
    2584:	2b99      	cmp	r3, #153	; 0x99
    2586:	dc17      	bgt.n	25b8 <__aeabi_ui2f+0x5c>
    2588:	2299      	movs	r2, #153	; 0x99
    258a:	1ad2      	subs	r2, r2, r3
    258c:	2a00      	cmp	r2, #0
    258e:	dd27      	ble.n	25e0 <__aeabi_ui2f+0x84>
    2590:	4094      	lsls	r4, r2
    2592:	0022      	movs	r2, r4
    2594:	4c13      	ldr	r4, [pc, #76]	; (25e4 <__aeabi_ui2f+0x88>)
    2596:	4014      	ands	r4, r2
    2598:	0751      	lsls	r1, r2, #29
    259a:	d004      	beq.n	25a6 <__aeabi_ui2f+0x4a>
    259c:	210f      	movs	r1, #15
    259e:	400a      	ands	r2, r1
    25a0:	2a04      	cmp	r2, #4
    25a2:	d000      	beq.n	25a6 <__aeabi_ui2f+0x4a>
    25a4:	3404      	adds	r4, #4
    25a6:	0162      	lsls	r2, r4, #5
    25a8:	d412      	bmi.n	25d0 <__aeabi_ui2f+0x74>
    25aa:	01a4      	lsls	r4, r4, #6
    25ac:	0a64      	lsrs	r4, r4, #9
    25ae:	b2db      	uxtb	r3, r3
    25b0:	e7e3      	b.n	257a <__aeabi_ui2f+0x1e>
    25b2:	2300      	movs	r3, #0
    25b4:	2400      	movs	r4, #0
    25b6:	e7e0      	b.n	257a <__aeabi_ui2f+0x1e>
    25b8:	22b9      	movs	r2, #185	; 0xb9
    25ba:	0021      	movs	r1, r4
    25bc:	1ad2      	subs	r2, r2, r3
    25be:	4091      	lsls	r1, r2
    25c0:	000a      	movs	r2, r1
    25c2:	1e51      	subs	r1, r2, #1
    25c4:	418a      	sbcs	r2, r1
    25c6:	2105      	movs	r1, #5
    25c8:	1a09      	subs	r1, r1, r0
    25ca:	40cc      	lsrs	r4, r1
    25cc:	4314      	orrs	r4, r2
    25ce:	e7db      	b.n	2588 <__aeabi_ui2f+0x2c>
    25d0:	4b04      	ldr	r3, [pc, #16]	; (25e4 <__aeabi_ui2f+0x88>)
    25d2:	401c      	ands	r4, r3
    25d4:	239f      	movs	r3, #159	; 0x9f
    25d6:	01a4      	lsls	r4, r4, #6
    25d8:	1a1b      	subs	r3, r3, r0
    25da:	0a64      	lsrs	r4, r4, #9
    25dc:	b2db      	uxtb	r3, r3
    25de:	e7cc      	b.n	257a <__aeabi_ui2f+0x1e>
    25e0:	0022      	movs	r2, r4
    25e2:	e7d7      	b.n	2594 <__aeabi_ui2f+0x38>
    25e4:	fbffffff 	.word	0xfbffffff

000025e8 <__aeabi_ddiv>:
    25e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ea:	4657      	mov	r7, sl
    25ec:	4645      	mov	r5, r8
    25ee:	46de      	mov	lr, fp
    25f0:	464e      	mov	r6, r9
    25f2:	b5e0      	push	{r5, r6, r7, lr}
    25f4:	004c      	lsls	r4, r1, #1
    25f6:	030e      	lsls	r6, r1, #12
    25f8:	b087      	sub	sp, #28
    25fa:	4683      	mov	fp, r0
    25fc:	4692      	mov	sl, r2
    25fe:	001d      	movs	r5, r3
    2600:	4680      	mov	r8, r0
    2602:	0b36      	lsrs	r6, r6, #12
    2604:	0d64      	lsrs	r4, r4, #21
    2606:	0fcf      	lsrs	r7, r1, #31
    2608:	2c00      	cmp	r4, #0
    260a:	d04f      	beq.n	26ac <__aeabi_ddiv+0xc4>
    260c:	4b6f      	ldr	r3, [pc, #444]	; (27cc <__aeabi_ddiv+0x1e4>)
    260e:	429c      	cmp	r4, r3
    2610:	d035      	beq.n	267e <__aeabi_ddiv+0x96>
    2612:	2380      	movs	r3, #128	; 0x80
    2614:	0f42      	lsrs	r2, r0, #29
    2616:	041b      	lsls	r3, r3, #16
    2618:	00f6      	lsls	r6, r6, #3
    261a:	4313      	orrs	r3, r2
    261c:	4333      	orrs	r3, r6
    261e:	4699      	mov	r9, r3
    2620:	00c3      	lsls	r3, r0, #3
    2622:	4698      	mov	r8, r3
    2624:	4b6a      	ldr	r3, [pc, #424]	; (27d0 <__aeabi_ddiv+0x1e8>)
    2626:	2600      	movs	r6, #0
    2628:	469c      	mov	ip, r3
    262a:	2300      	movs	r3, #0
    262c:	4464      	add	r4, ip
    262e:	9303      	str	r3, [sp, #12]
    2630:	032b      	lsls	r3, r5, #12
    2632:	0b1b      	lsrs	r3, r3, #12
    2634:	469b      	mov	fp, r3
    2636:	006b      	lsls	r3, r5, #1
    2638:	0fed      	lsrs	r5, r5, #31
    263a:	4650      	mov	r0, sl
    263c:	0d5b      	lsrs	r3, r3, #21
    263e:	9501      	str	r5, [sp, #4]
    2640:	d05e      	beq.n	2700 <__aeabi_ddiv+0x118>
    2642:	4a62      	ldr	r2, [pc, #392]	; (27cc <__aeabi_ddiv+0x1e4>)
    2644:	4293      	cmp	r3, r2
    2646:	d053      	beq.n	26f0 <__aeabi_ddiv+0x108>
    2648:	465a      	mov	r2, fp
    264a:	00d1      	lsls	r1, r2, #3
    264c:	2280      	movs	r2, #128	; 0x80
    264e:	0f40      	lsrs	r0, r0, #29
    2650:	0412      	lsls	r2, r2, #16
    2652:	4302      	orrs	r2, r0
    2654:	430a      	orrs	r2, r1
    2656:	4693      	mov	fp, r2
    2658:	4652      	mov	r2, sl
    265a:	00d1      	lsls	r1, r2, #3
    265c:	4a5c      	ldr	r2, [pc, #368]	; (27d0 <__aeabi_ddiv+0x1e8>)
    265e:	4694      	mov	ip, r2
    2660:	2200      	movs	r2, #0
    2662:	4463      	add	r3, ip
    2664:	0038      	movs	r0, r7
    2666:	4068      	eors	r0, r5
    2668:	4684      	mov	ip, r0
    266a:	9002      	str	r0, [sp, #8]
    266c:	1ae4      	subs	r4, r4, r3
    266e:	4316      	orrs	r6, r2
    2670:	2e0f      	cmp	r6, #15
    2672:	d900      	bls.n	2676 <__aeabi_ddiv+0x8e>
    2674:	e0b4      	b.n	27e0 <__aeabi_ddiv+0x1f8>
    2676:	4b57      	ldr	r3, [pc, #348]	; (27d4 <__aeabi_ddiv+0x1ec>)
    2678:	00b6      	lsls	r6, r6, #2
    267a:	599b      	ldr	r3, [r3, r6]
    267c:	469f      	mov	pc, r3
    267e:	0003      	movs	r3, r0
    2680:	4333      	orrs	r3, r6
    2682:	4699      	mov	r9, r3
    2684:	d16c      	bne.n	2760 <__aeabi_ddiv+0x178>
    2686:	2300      	movs	r3, #0
    2688:	4698      	mov	r8, r3
    268a:	3302      	adds	r3, #2
    268c:	2608      	movs	r6, #8
    268e:	9303      	str	r3, [sp, #12]
    2690:	e7ce      	b.n	2630 <__aeabi_ddiv+0x48>
    2692:	46cb      	mov	fp, r9
    2694:	4641      	mov	r1, r8
    2696:	9a03      	ldr	r2, [sp, #12]
    2698:	9701      	str	r7, [sp, #4]
    269a:	2a02      	cmp	r2, #2
    269c:	d165      	bne.n	276a <__aeabi_ddiv+0x182>
    269e:	9b01      	ldr	r3, [sp, #4]
    26a0:	4c4a      	ldr	r4, [pc, #296]	; (27cc <__aeabi_ddiv+0x1e4>)
    26a2:	469c      	mov	ip, r3
    26a4:	2300      	movs	r3, #0
    26a6:	2200      	movs	r2, #0
    26a8:	4698      	mov	r8, r3
    26aa:	e06b      	b.n	2784 <__aeabi_ddiv+0x19c>
    26ac:	0003      	movs	r3, r0
    26ae:	4333      	orrs	r3, r6
    26b0:	4699      	mov	r9, r3
    26b2:	d04e      	beq.n	2752 <__aeabi_ddiv+0x16a>
    26b4:	2e00      	cmp	r6, #0
    26b6:	d100      	bne.n	26ba <__aeabi_ddiv+0xd2>
    26b8:	e1bc      	b.n	2a34 <__aeabi_ddiv+0x44c>
    26ba:	0030      	movs	r0, r6
    26bc:	f001 f9b6 	bl	3a2c <__clzsi2>
    26c0:	0003      	movs	r3, r0
    26c2:	3b0b      	subs	r3, #11
    26c4:	2b1c      	cmp	r3, #28
    26c6:	dd00      	ble.n	26ca <__aeabi_ddiv+0xe2>
    26c8:	e1ac      	b.n	2a24 <__aeabi_ddiv+0x43c>
    26ca:	221d      	movs	r2, #29
    26cc:	1ad3      	subs	r3, r2, r3
    26ce:	465a      	mov	r2, fp
    26d0:	0001      	movs	r1, r0
    26d2:	40da      	lsrs	r2, r3
    26d4:	3908      	subs	r1, #8
    26d6:	408e      	lsls	r6, r1
    26d8:	0013      	movs	r3, r2
    26da:	4333      	orrs	r3, r6
    26dc:	4699      	mov	r9, r3
    26de:	465b      	mov	r3, fp
    26e0:	408b      	lsls	r3, r1
    26e2:	4698      	mov	r8, r3
    26e4:	2300      	movs	r3, #0
    26e6:	4c3c      	ldr	r4, [pc, #240]	; (27d8 <__aeabi_ddiv+0x1f0>)
    26e8:	2600      	movs	r6, #0
    26ea:	1a24      	subs	r4, r4, r0
    26ec:	9303      	str	r3, [sp, #12]
    26ee:	e79f      	b.n	2630 <__aeabi_ddiv+0x48>
    26f0:	4651      	mov	r1, sl
    26f2:	465a      	mov	r2, fp
    26f4:	4311      	orrs	r1, r2
    26f6:	d129      	bne.n	274c <__aeabi_ddiv+0x164>
    26f8:	2200      	movs	r2, #0
    26fa:	4693      	mov	fp, r2
    26fc:	3202      	adds	r2, #2
    26fe:	e7b1      	b.n	2664 <__aeabi_ddiv+0x7c>
    2700:	4659      	mov	r1, fp
    2702:	4301      	orrs	r1, r0
    2704:	d01e      	beq.n	2744 <__aeabi_ddiv+0x15c>
    2706:	465b      	mov	r3, fp
    2708:	2b00      	cmp	r3, #0
    270a:	d100      	bne.n	270e <__aeabi_ddiv+0x126>
    270c:	e19e      	b.n	2a4c <__aeabi_ddiv+0x464>
    270e:	4658      	mov	r0, fp
    2710:	f001 f98c 	bl	3a2c <__clzsi2>
    2714:	0003      	movs	r3, r0
    2716:	3b0b      	subs	r3, #11
    2718:	2b1c      	cmp	r3, #28
    271a:	dd00      	ble.n	271e <__aeabi_ddiv+0x136>
    271c:	e18f      	b.n	2a3e <__aeabi_ddiv+0x456>
    271e:	0002      	movs	r2, r0
    2720:	4659      	mov	r1, fp
    2722:	3a08      	subs	r2, #8
    2724:	4091      	lsls	r1, r2
    2726:	468b      	mov	fp, r1
    2728:	211d      	movs	r1, #29
    272a:	1acb      	subs	r3, r1, r3
    272c:	4651      	mov	r1, sl
    272e:	40d9      	lsrs	r1, r3
    2730:	000b      	movs	r3, r1
    2732:	4659      	mov	r1, fp
    2734:	430b      	orrs	r3, r1
    2736:	4651      	mov	r1, sl
    2738:	469b      	mov	fp, r3
    273a:	4091      	lsls	r1, r2
    273c:	4b26      	ldr	r3, [pc, #152]	; (27d8 <__aeabi_ddiv+0x1f0>)
    273e:	2200      	movs	r2, #0
    2740:	1a1b      	subs	r3, r3, r0
    2742:	e78f      	b.n	2664 <__aeabi_ddiv+0x7c>
    2744:	2300      	movs	r3, #0
    2746:	2201      	movs	r2, #1
    2748:	469b      	mov	fp, r3
    274a:	e78b      	b.n	2664 <__aeabi_ddiv+0x7c>
    274c:	4651      	mov	r1, sl
    274e:	2203      	movs	r2, #3
    2750:	e788      	b.n	2664 <__aeabi_ddiv+0x7c>
    2752:	2300      	movs	r3, #0
    2754:	4698      	mov	r8, r3
    2756:	3301      	adds	r3, #1
    2758:	2604      	movs	r6, #4
    275a:	2400      	movs	r4, #0
    275c:	9303      	str	r3, [sp, #12]
    275e:	e767      	b.n	2630 <__aeabi_ddiv+0x48>
    2760:	2303      	movs	r3, #3
    2762:	46b1      	mov	r9, r6
    2764:	9303      	str	r3, [sp, #12]
    2766:	260c      	movs	r6, #12
    2768:	e762      	b.n	2630 <__aeabi_ddiv+0x48>
    276a:	2a03      	cmp	r2, #3
    276c:	d100      	bne.n	2770 <__aeabi_ddiv+0x188>
    276e:	e25c      	b.n	2c2a <__aeabi_ddiv+0x642>
    2770:	9b01      	ldr	r3, [sp, #4]
    2772:	2a01      	cmp	r2, #1
    2774:	d000      	beq.n	2778 <__aeabi_ddiv+0x190>
    2776:	e1e4      	b.n	2b42 <__aeabi_ddiv+0x55a>
    2778:	4013      	ands	r3, r2
    277a:	469c      	mov	ip, r3
    277c:	2300      	movs	r3, #0
    277e:	2400      	movs	r4, #0
    2780:	2200      	movs	r2, #0
    2782:	4698      	mov	r8, r3
    2784:	2100      	movs	r1, #0
    2786:	0312      	lsls	r2, r2, #12
    2788:	0b13      	lsrs	r3, r2, #12
    278a:	0d0a      	lsrs	r2, r1, #20
    278c:	0512      	lsls	r2, r2, #20
    278e:	431a      	orrs	r2, r3
    2790:	0523      	lsls	r3, r4, #20
    2792:	4c12      	ldr	r4, [pc, #72]	; (27dc <__aeabi_ddiv+0x1f4>)
    2794:	4640      	mov	r0, r8
    2796:	4022      	ands	r2, r4
    2798:	4313      	orrs	r3, r2
    279a:	4662      	mov	r2, ip
    279c:	005b      	lsls	r3, r3, #1
    279e:	07d2      	lsls	r2, r2, #31
    27a0:	085b      	lsrs	r3, r3, #1
    27a2:	4313      	orrs	r3, r2
    27a4:	0019      	movs	r1, r3
    27a6:	b007      	add	sp, #28
    27a8:	bc3c      	pop	{r2, r3, r4, r5}
    27aa:	4690      	mov	r8, r2
    27ac:	4699      	mov	r9, r3
    27ae:	46a2      	mov	sl, r4
    27b0:	46ab      	mov	fp, r5
    27b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27b4:	2300      	movs	r3, #0
    27b6:	2280      	movs	r2, #128	; 0x80
    27b8:	469c      	mov	ip, r3
    27ba:	0312      	lsls	r2, r2, #12
    27bc:	4698      	mov	r8, r3
    27be:	4c03      	ldr	r4, [pc, #12]	; (27cc <__aeabi_ddiv+0x1e4>)
    27c0:	e7e0      	b.n	2784 <__aeabi_ddiv+0x19c>
    27c2:	2300      	movs	r3, #0
    27c4:	4c01      	ldr	r4, [pc, #4]	; (27cc <__aeabi_ddiv+0x1e4>)
    27c6:	2200      	movs	r2, #0
    27c8:	4698      	mov	r8, r3
    27ca:	e7db      	b.n	2784 <__aeabi_ddiv+0x19c>
    27cc:	000007ff 	.word	0x000007ff
    27d0:	fffffc01 	.word	0xfffffc01
    27d4:	00005134 	.word	0x00005134
    27d8:	fffffc0d 	.word	0xfffffc0d
    27dc:	800fffff 	.word	0x800fffff
    27e0:	45d9      	cmp	r9, fp
    27e2:	d900      	bls.n	27e6 <__aeabi_ddiv+0x1fe>
    27e4:	e139      	b.n	2a5a <__aeabi_ddiv+0x472>
    27e6:	d100      	bne.n	27ea <__aeabi_ddiv+0x202>
    27e8:	e134      	b.n	2a54 <__aeabi_ddiv+0x46c>
    27ea:	2300      	movs	r3, #0
    27ec:	4646      	mov	r6, r8
    27ee:	464d      	mov	r5, r9
    27f0:	469a      	mov	sl, r3
    27f2:	3c01      	subs	r4, #1
    27f4:	465b      	mov	r3, fp
    27f6:	0e0a      	lsrs	r2, r1, #24
    27f8:	021b      	lsls	r3, r3, #8
    27fa:	431a      	orrs	r2, r3
    27fc:	020b      	lsls	r3, r1, #8
    27fe:	0c17      	lsrs	r7, r2, #16
    2800:	9303      	str	r3, [sp, #12]
    2802:	0413      	lsls	r3, r2, #16
    2804:	0c1b      	lsrs	r3, r3, #16
    2806:	0039      	movs	r1, r7
    2808:	0028      	movs	r0, r5
    280a:	4690      	mov	r8, r2
    280c:	9301      	str	r3, [sp, #4]
    280e:	f7ff f9eb 	bl	1be8 <__udivsi3>
    2812:	0002      	movs	r2, r0
    2814:	9b01      	ldr	r3, [sp, #4]
    2816:	4683      	mov	fp, r0
    2818:	435a      	muls	r2, r3
    281a:	0028      	movs	r0, r5
    281c:	0039      	movs	r1, r7
    281e:	4691      	mov	r9, r2
    2820:	f7ff fa68 	bl	1cf4 <__aeabi_uidivmod>
    2824:	0c35      	lsrs	r5, r6, #16
    2826:	0409      	lsls	r1, r1, #16
    2828:	430d      	orrs	r5, r1
    282a:	45a9      	cmp	r9, r5
    282c:	d90d      	bls.n	284a <__aeabi_ddiv+0x262>
    282e:	465b      	mov	r3, fp
    2830:	4445      	add	r5, r8
    2832:	3b01      	subs	r3, #1
    2834:	45a8      	cmp	r8, r5
    2836:	d900      	bls.n	283a <__aeabi_ddiv+0x252>
    2838:	e13a      	b.n	2ab0 <__aeabi_ddiv+0x4c8>
    283a:	45a9      	cmp	r9, r5
    283c:	d800      	bhi.n	2840 <__aeabi_ddiv+0x258>
    283e:	e137      	b.n	2ab0 <__aeabi_ddiv+0x4c8>
    2840:	2302      	movs	r3, #2
    2842:	425b      	negs	r3, r3
    2844:	469c      	mov	ip, r3
    2846:	4445      	add	r5, r8
    2848:	44e3      	add	fp, ip
    284a:	464b      	mov	r3, r9
    284c:	1aeb      	subs	r3, r5, r3
    284e:	0039      	movs	r1, r7
    2850:	0018      	movs	r0, r3
    2852:	9304      	str	r3, [sp, #16]
    2854:	f7ff f9c8 	bl	1be8 <__udivsi3>
    2858:	9b01      	ldr	r3, [sp, #4]
    285a:	0005      	movs	r5, r0
    285c:	4343      	muls	r3, r0
    285e:	0039      	movs	r1, r7
    2860:	9804      	ldr	r0, [sp, #16]
    2862:	4699      	mov	r9, r3
    2864:	f7ff fa46 	bl	1cf4 <__aeabi_uidivmod>
    2868:	0433      	lsls	r3, r6, #16
    286a:	0409      	lsls	r1, r1, #16
    286c:	0c1b      	lsrs	r3, r3, #16
    286e:	430b      	orrs	r3, r1
    2870:	4599      	cmp	r9, r3
    2872:	d909      	bls.n	2888 <__aeabi_ddiv+0x2a0>
    2874:	4443      	add	r3, r8
    2876:	1e6a      	subs	r2, r5, #1
    2878:	4598      	cmp	r8, r3
    287a:	d900      	bls.n	287e <__aeabi_ddiv+0x296>
    287c:	e11a      	b.n	2ab4 <__aeabi_ddiv+0x4cc>
    287e:	4599      	cmp	r9, r3
    2880:	d800      	bhi.n	2884 <__aeabi_ddiv+0x29c>
    2882:	e117      	b.n	2ab4 <__aeabi_ddiv+0x4cc>
    2884:	3d02      	subs	r5, #2
    2886:	4443      	add	r3, r8
    2888:	464a      	mov	r2, r9
    288a:	1a9b      	subs	r3, r3, r2
    288c:	465a      	mov	r2, fp
    288e:	0412      	lsls	r2, r2, #16
    2890:	432a      	orrs	r2, r5
    2892:	9903      	ldr	r1, [sp, #12]
    2894:	4693      	mov	fp, r2
    2896:	0c10      	lsrs	r0, r2, #16
    2898:	0c0a      	lsrs	r2, r1, #16
    289a:	4691      	mov	r9, r2
    289c:	0409      	lsls	r1, r1, #16
    289e:	465a      	mov	r2, fp
    28a0:	0c09      	lsrs	r1, r1, #16
    28a2:	464e      	mov	r6, r9
    28a4:	000d      	movs	r5, r1
    28a6:	0412      	lsls	r2, r2, #16
    28a8:	0c12      	lsrs	r2, r2, #16
    28aa:	4345      	muls	r5, r0
    28ac:	9105      	str	r1, [sp, #20]
    28ae:	4351      	muls	r1, r2
    28b0:	4372      	muls	r2, r6
    28b2:	4370      	muls	r0, r6
    28b4:	1952      	adds	r2, r2, r5
    28b6:	0c0e      	lsrs	r6, r1, #16
    28b8:	18b2      	adds	r2, r6, r2
    28ba:	4295      	cmp	r5, r2
    28bc:	d903      	bls.n	28c6 <__aeabi_ddiv+0x2de>
    28be:	2580      	movs	r5, #128	; 0x80
    28c0:	026d      	lsls	r5, r5, #9
    28c2:	46ac      	mov	ip, r5
    28c4:	4460      	add	r0, ip
    28c6:	0c15      	lsrs	r5, r2, #16
    28c8:	0409      	lsls	r1, r1, #16
    28ca:	0412      	lsls	r2, r2, #16
    28cc:	0c09      	lsrs	r1, r1, #16
    28ce:	1828      	adds	r0, r5, r0
    28d0:	1852      	adds	r2, r2, r1
    28d2:	4283      	cmp	r3, r0
    28d4:	d200      	bcs.n	28d8 <__aeabi_ddiv+0x2f0>
    28d6:	e0ce      	b.n	2a76 <__aeabi_ddiv+0x48e>
    28d8:	d100      	bne.n	28dc <__aeabi_ddiv+0x2f4>
    28da:	e0c8      	b.n	2a6e <__aeabi_ddiv+0x486>
    28dc:	1a1d      	subs	r5, r3, r0
    28de:	4653      	mov	r3, sl
    28e0:	1a9e      	subs	r6, r3, r2
    28e2:	45b2      	cmp	sl, r6
    28e4:	4192      	sbcs	r2, r2
    28e6:	4252      	negs	r2, r2
    28e8:	1aab      	subs	r3, r5, r2
    28ea:	469a      	mov	sl, r3
    28ec:	4598      	cmp	r8, r3
    28ee:	d100      	bne.n	28f2 <__aeabi_ddiv+0x30a>
    28f0:	e117      	b.n	2b22 <__aeabi_ddiv+0x53a>
    28f2:	0039      	movs	r1, r7
    28f4:	0018      	movs	r0, r3
    28f6:	f7ff f977 	bl	1be8 <__udivsi3>
    28fa:	9b01      	ldr	r3, [sp, #4]
    28fc:	0005      	movs	r5, r0
    28fe:	4343      	muls	r3, r0
    2900:	0039      	movs	r1, r7
    2902:	4650      	mov	r0, sl
    2904:	9304      	str	r3, [sp, #16]
    2906:	f7ff f9f5 	bl	1cf4 <__aeabi_uidivmod>
    290a:	9804      	ldr	r0, [sp, #16]
    290c:	040b      	lsls	r3, r1, #16
    290e:	0c31      	lsrs	r1, r6, #16
    2910:	4319      	orrs	r1, r3
    2912:	4288      	cmp	r0, r1
    2914:	d909      	bls.n	292a <__aeabi_ddiv+0x342>
    2916:	4441      	add	r1, r8
    2918:	1e6b      	subs	r3, r5, #1
    291a:	4588      	cmp	r8, r1
    291c:	d900      	bls.n	2920 <__aeabi_ddiv+0x338>
    291e:	e107      	b.n	2b30 <__aeabi_ddiv+0x548>
    2920:	4288      	cmp	r0, r1
    2922:	d800      	bhi.n	2926 <__aeabi_ddiv+0x33e>
    2924:	e104      	b.n	2b30 <__aeabi_ddiv+0x548>
    2926:	3d02      	subs	r5, #2
    2928:	4441      	add	r1, r8
    292a:	9b04      	ldr	r3, [sp, #16]
    292c:	1acb      	subs	r3, r1, r3
    292e:	0018      	movs	r0, r3
    2930:	0039      	movs	r1, r7
    2932:	9304      	str	r3, [sp, #16]
    2934:	f7ff f958 	bl	1be8 <__udivsi3>
    2938:	9b01      	ldr	r3, [sp, #4]
    293a:	4682      	mov	sl, r0
    293c:	4343      	muls	r3, r0
    293e:	0039      	movs	r1, r7
    2940:	9804      	ldr	r0, [sp, #16]
    2942:	9301      	str	r3, [sp, #4]
    2944:	f7ff f9d6 	bl	1cf4 <__aeabi_uidivmod>
    2948:	9801      	ldr	r0, [sp, #4]
    294a:	040b      	lsls	r3, r1, #16
    294c:	0431      	lsls	r1, r6, #16
    294e:	0c09      	lsrs	r1, r1, #16
    2950:	4319      	orrs	r1, r3
    2952:	4288      	cmp	r0, r1
    2954:	d90d      	bls.n	2972 <__aeabi_ddiv+0x38a>
    2956:	4653      	mov	r3, sl
    2958:	4441      	add	r1, r8
    295a:	3b01      	subs	r3, #1
    295c:	4588      	cmp	r8, r1
    295e:	d900      	bls.n	2962 <__aeabi_ddiv+0x37a>
    2960:	e0e8      	b.n	2b34 <__aeabi_ddiv+0x54c>
    2962:	4288      	cmp	r0, r1
    2964:	d800      	bhi.n	2968 <__aeabi_ddiv+0x380>
    2966:	e0e5      	b.n	2b34 <__aeabi_ddiv+0x54c>
    2968:	2302      	movs	r3, #2
    296a:	425b      	negs	r3, r3
    296c:	469c      	mov	ip, r3
    296e:	4441      	add	r1, r8
    2970:	44e2      	add	sl, ip
    2972:	9b01      	ldr	r3, [sp, #4]
    2974:	042d      	lsls	r5, r5, #16
    2976:	1ace      	subs	r6, r1, r3
    2978:	4651      	mov	r1, sl
    297a:	4329      	orrs	r1, r5
    297c:	9d05      	ldr	r5, [sp, #20]
    297e:	464f      	mov	r7, r9
    2980:	002a      	movs	r2, r5
    2982:	040b      	lsls	r3, r1, #16
    2984:	0c08      	lsrs	r0, r1, #16
    2986:	0c1b      	lsrs	r3, r3, #16
    2988:	435a      	muls	r2, r3
    298a:	4345      	muls	r5, r0
    298c:	437b      	muls	r3, r7
    298e:	4378      	muls	r0, r7
    2990:	195b      	adds	r3, r3, r5
    2992:	0c17      	lsrs	r7, r2, #16
    2994:	18fb      	adds	r3, r7, r3
    2996:	429d      	cmp	r5, r3
    2998:	d903      	bls.n	29a2 <__aeabi_ddiv+0x3ba>
    299a:	2580      	movs	r5, #128	; 0x80
    299c:	026d      	lsls	r5, r5, #9
    299e:	46ac      	mov	ip, r5
    29a0:	4460      	add	r0, ip
    29a2:	0c1d      	lsrs	r5, r3, #16
    29a4:	0412      	lsls	r2, r2, #16
    29a6:	041b      	lsls	r3, r3, #16
    29a8:	0c12      	lsrs	r2, r2, #16
    29aa:	1828      	adds	r0, r5, r0
    29ac:	189b      	adds	r3, r3, r2
    29ae:	4286      	cmp	r6, r0
    29b0:	d200      	bcs.n	29b4 <__aeabi_ddiv+0x3cc>
    29b2:	e093      	b.n	2adc <__aeabi_ddiv+0x4f4>
    29b4:	d100      	bne.n	29b8 <__aeabi_ddiv+0x3d0>
    29b6:	e08e      	b.n	2ad6 <__aeabi_ddiv+0x4ee>
    29b8:	2301      	movs	r3, #1
    29ba:	4319      	orrs	r1, r3
    29bc:	4ba0      	ldr	r3, [pc, #640]	; (2c40 <__aeabi_ddiv+0x658>)
    29be:	18e3      	adds	r3, r4, r3
    29c0:	2b00      	cmp	r3, #0
    29c2:	dc00      	bgt.n	29c6 <__aeabi_ddiv+0x3de>
    29c4:	e099      	b.n	2afa <__aeabi_ddiv+0x512>
    29c6:	074a      	lsls	r2, r1, #29
    29c8:	d000      	beq.n	29cc <__aeabi_ddiv+0x3e4>
    29ca:	e09e      	b.n	2b0a <__aeabi_ddiv+0x522>
    29cc:	465a      	mov	r2, fp
    29ce:	01d2      	lsls	r2, r2, #7
    29d0:	d506      	bpl.n	29e0 <__aeabi_ddiv+0x3f8>
    29d2:	465a      	mov	r2, fp
    29d4:	4b9b      	ldr	r3, [pc, #620]	; (2c44 <__aeabi_ddiv+0x65c>)
    29d6:	401a      	ands	r2, r3
    29d8:	2380      	movs	r3, #128	; 0x80
    29da:	4693      	mov	fp, r2
    29dc:	00db      	lsls	r3, r3, #3
    29de:	18e3      	adds	r3, r4, r3
    29e0:	4a99      	ldr	r2, [pc, #612]	; (2c48 <__aeabi_ddiv+0x660>)
    29e2:	4293      	cmp	r3, r2
    29e4:	dd68      	ble.n	2ab8 <__aeabi_ddiv+0x4d0>
    29e6:	2301      	movs	r3, #1
    29e8:	9a02      	ldr	r2, [sp, #8]
    29ea:	4c98      	ldr	r4, [pc, #608]	; (2c4c <__aeabi_ddiv+0x664>)
    29ec:	401a      	ands	r2, r3
    29ee:	2300      	movs	r3, #0
    29f0:	4694      	mov	ip, r2
    29f2:	4698      	mov	r8, r3
    29f4:	2200      	movs	r2, #0
    29f6:	e6c5      	b.n	2784 <__aeabi_ddiv+0x19c>
    29f8:	2280      	movs	r2, #128	; 0x80
    29fa:	464b      	mov	r3, r9
    29fc:	0312      	lsls	r2, r2, #12
    29fe:	4213      	tst	r3, r2
    2a00:	d00a      	beq.n	2a18 <__aeabi_ddiv+0x430>
    2a02:	465b      	mov	r3, fp
    2a04:	4213      	tst	r3, r2
    2a06:	d106      	bne.n	2a16 <__aeabi_ddiv+0x42e>
    2a08:	431a      	orrs	r2, r3
    2a0a:	0312      	lsls	r2, r2, #12
    2a0c:	0b12      	lsrs	r2, r2, #12
    2a0e:	46ac      	mov	ip, r5
    2a10:	4688      	mov	r8, r1
    2a12:	4c8e      	ldr	r4, [pc, #568]	; (2c4c <__aeabi_ddiv+0x664>)
    2a14:	e6b6      	b.n	2784 <__aeabi_ddiv+0x19c>
    2a16:	464b      	mov	r3, r9
    2a18:	431a      	orrs	r2, r3
    2a1a:	0312      	lsls	r2, r2, #12
    2a1c:	0b12      	lsrs	r2, r2, #12
    2a1e:	46bc      	mov	ip, r7
    2a20:	4c8a      	ldr	r4, [pc, #552]	; (2c4c <__aeabi_ddiv+0x664>)
    2a22:	e6af      	b.n	2784 <__aeabi_ddiv+0x19c>
    2a24:	0003      	movs	r3, r0
    2a26:	465a      	mov	r2, fp
    2a28:	3b28      	subs	r3, #40	; 0x28
    2a2a:	409a      	lsls	r2, r3
    2a2c:	2300      	movs	r3, #0
    2a2e:	4691      	mov	r9, r2
    2a30:	4698      	mov	r8, r3
    2a32:	e657      	b.n	26e4 <__aeabi_ddiv+0xfc>
    2a34:	4658      	mov	r0, fp
    2a36:	f000 fff9 	bl	3a2c <__clzsi2>
    2a3a:	3020      	adds	r0, #32
    2a3c:	e640      	b.n	26c0 <__aeabi_ddiv+0xd8>
    2a3e:	0003      	movs	r3, r0
    2a40:	4652      	mov	r2, sl
    2a42:	3b28      	subs	r3, #40	; 0x28
    2a44:	409a      	lsls	r2, r3
    2a46:	2100      	movs	r1, #0
    2a48:	4693      	mov	fp, r2
    2a4a:	e677      	b.n	273c <__aeabi_ddiv+0x154>
    2a4c:	f000 ffee 	bl	3a2c <__clzsi2>
    2a50:	3020      	adds	r0, #32
    2a52:	e65f      	b.n	2714 <__aeabi_ddiv+0x12c>
    2a54:	4588      	cmp	r8, r1
    2a56:	d200      	bcs.n	2a5a <__aeabi_ddiv+0x472>
    2a58:	e6c7      	b.n	27ea <__aeabi_ddiv+0x202>
    2a5a:	464b      	mov	r3, r9
    2a5c:	07de      	lsls	r6, r3, #31
    2a5e:	085d      	lsrs	r5, r3, #1
    2a60:	4643      	mov	r3, r8
    2a62:	085b      	lsrs	r3, r3, #1
    2a64:	431e      	orrs	r6, r3
    2a66:	4643      	mov	r3, r8
    2a68:	07db      	lsls	r3, r3, #31
    2a6a:	469a      	mov	sl, r3
    2a6c:	e6c2      	b.n	27f4 <__aeabi_ddiv+0x20c>
    2a6e:	2500      	movs	r5, #0
    2a70:	4592      	cmp	sl, r2
    2a72:	d300      	bcc.n	2a76 <__aeabi_ddiv+0x48e>
    2a74:	e733      	b.n	28de <__aeabi_ddiv+0x2f6>
    2a76:	9e03      	ldr	r6, [sp, #12]
    2a78:	4659      	mov	r1, fp
    2a7a:	46b4      	mov	ip, r6
    2a7c:	44e2      	add	sl, ip
    2a7e:	45b2      	cmp	sl, r6
    2a80:	41ad      	sbcs	r5, r5
    2a82:	426d      	negs	r5, r5
    2a84:	4445      	add	r5, r8
    2a86:	18eb      	adds	r3, r5, r3
    2a88:	3901      	subs	r1, #1
    2a8a:	4598      	cmp	r8, r3
    2a8c:	d207      	bcs.n	2a9e <__aeabi_ddiv+0x4b6>
    2a8e:	4298      	cmp	r0, r3
    2a90:	d900      	bls.n	2a94 <__aeabi_ddiv+0x4ac>
    2a92:	e07f      	b.n	2b94 <__aeabi_ddiv+0x5ac>
    2a94:	d100      	bne.n	2a98 <__aeabi_ddiv+0x4b0>
    2a96:	e0bc      	b.n	2c12 <__aeabi_ddiv+0x62a>
    2a98:	1a1d      	subs	r5, r3, r0
    2a9a:	468b      	mov	fp, r1
    2a9c:	e71f      	b.n	28de <__aeabi_ddiv+0x2f6>
    2a9e:	4598      	cmp	r8, r3
    2aa0:	d1fa      	bne.n	2a98 <__aeabi_ddiv+0x4b0>
    2aa2:	9d03      	ldr	r5, [sp, #12]
    2aa4:	4555      	cmp	r5, sl
    2aa6:	d9f2      	bls.n	2a8e <__aeabi_ddiv+0x4a6>
    2aa8:	4643      	mov	r3, r8
    2aaa:	468b      	mov	fp, r1
    2aac:	1a1d      	subs	r5, r3, r0
    2aae:	e716      	b.n	28de <__aeabi_ddiv+0x2f6>
    2ab0:	469b      	mov	fp, r3
    2ab2:	e6ca      	b.n	284a <__aeabi_ddiv+0x262>
    2ab4:	0015      	movs	r5, r2
    2ab6:	e6e7      	b.n	2888 <__aeabi_ddiv+0x2a0>
    2ab8:	465a      	mov	r2, fp
    2aba:	08c9      	lsrs	r1, r1, #3
    2abc:	0752      	lsls	r2, r2, #29
    2abe:	430a      	orrs	r2, r1
    2ac0:	055b      	lsls	r3, r3, #21
    2ac2:	4690      	mov	r8, r2
    2ac4:	0d5c      	lsrs	r4, r3, #21
    2ac6:	465a      	mov	r2, fp
    2ac8:	2301      	movs	r3, #1
    2aca:	9902      	ldr	r1, [sp, #8]
    2acc:	0252      	lsls	r2, r2, #9
    2ace:	4019      	ands	r1, r3
    2ad0:	0b12      	lsrs	r2, r2, #12
    2ad2:	468c      	mov	ip, r1
    2ad4:	e656      	b.n	2784 <__aeabi_ddiv+0x19c>
    2ad6:	2b00      	cmp	r3, #0
    2ad8:	d100      	bne.n	2adc <__aeabi_ddiv+0x4f4>
    2ada:	e76f      	b.n	29bc <__aeabi_ddiv+0x3d4>
    2adc:	4446      	add	r6, r8
    2ade:	1e4a      	subs	r2, r1, #1
    2ae0:	45b0      	cmp	r8, r6
    2ae2:	d929      	bls.n	2b38 <__aeabi_ddiv+0x550>
    2ae4:	0011      	movs	r1, r2
    2ae6:	4286      	cmp	r6, r0
    2ae8:	d000      	beq.n	2aec <__aeabi_ddiv+0x504>
    2aea:	e765      	b.n	29b8 <__aeabi_ddiv+0x3d0>
    2aec:	9a03      	ldr	r2, [sp, #12]
    2aee:	4293      	cmp	r3, r2
    2af0:	d000      	beq.n	2af4 <__aeabi_ddiv+0x50c>
    2af2:	e761      	b.n	29b8 <__aeabi_ddiv+0x3d0>
    2af4:	e762      	b.n	29bc <__aeabi_ddiv+0x3d4>
    2af6:	2101      	movs	r1, #1
    2af8:	4249      	negs	r1, r1
    2afa:	2001      	movs	r0, #1
    2afc:	1ac2      	subs	r2, r0, r3
    2afe:	2a38      	cmp	r2, #56	; 0x38
    2b00:	dd21      	ble.n	2b46 <__aeabi_ddiv+0x55e>
    2b02:	9b02      	ldr	r3, [sp, #8]
    2b04:	4003      	ands	r3, r0
    2b06:	469c      	mov	ip, r3
    2b08:	e638      	b.n	277c <__aeabi_ddiv+0x194>
    2b0a:	220f      	movs	r2, #15
    2b0c:	400a      	ands	r2, r1
    2b0e:	2a04      	cmp	r2, #4
    2b10:	d100      	bne.n	2b14 <__aeabi_ddiv+0x52c>
    2b12:	e75b      	b.n	29cc <__aeabi_ddiv+0x3e4>
    2b14:	000a      	movs	r2, r1
    2b16:	1d11      	adds	r1, r2, #4
    2b18:	4291      	cmp	r1, r2
    2b1a:	4192      	sbcs	r2, r2
    2b1c:	4252      	negs	r2, r2
    2b1e:	4493      	add	fp, r2
    2b20:	e754      	b.n	29cc <__aeabi_ddiv+0x3e4>
    2b22:	4b47      	ldr	r3, [pc, #284]	; (2c40 <__aeabi_ddiv+0x658>)
    2b24:	18e3      	adds	r3, r4, r3
    2b26:	2b00      	cmp	r3, #0
    2b28:	dde5      	ble.n	2af6 <__aeabi_ddiv+0x50e>
    2b2a:	2201      	movs	r2, #1
    2b2c:	4252      	negs	r2, r2
    2b2e:	e7f2      	b.n	2b16 <__aeabi_ddiv+0x52e>
    2b30:	001d      	movs	r5, r3
    2b32:	e6fa      	b.n	292a <__aeabi_ddiv+0x342>
    2b34:	469a      	mov	sl, r3
    2b36:	e71c      	b.n	2972 <__aeabi_ddiv+0x38a>
    2b38:	42b0      	cmp	r0, r6
    2b3a:	d839      	bhi.n	2bb0 <__aeabi_ddiv+0x5c8>
    2b3c:	d06e      	beq.n	2c1c <__aeabi_ddiv+0x634>
    2b3e:	0011      	movs	r1, r2
    2b40:	e73a      	b.n	29b8 <__aeabi_ddiv+0x3d0>
    2b42:	9302      	str	r3, [sp, #8]
    2b44:	e73a      	b.n	29bc <__aeabi_ddiv+0x3d4>
    2b46:	2a1f      	cmp	r2, #31
    2b48:	dc3c      	bgt.n	2bc4 <__aeabi_ddiv+0x5dc>
    2b4a:	2320      	movs	r3, #32
    2b4c:	1a9b      	subs	r3, r3, r2
    2b4e:	000c      	movs	r4, r1
    2b50:	4658      	mov	r0, fp
    2b52:	4099      	lsls	r1, r3
    2b54:	4098      	lsls	r0, r3
    2b56:	1e4b      	subs	r3, r1, #1
    2b58:	4199      	sbcs	r1, r3
    2b5a:	465b      	mov	r3, fp
    2b5c:	40d4      	lsrs	r4, r2
    2b5e:	40d3      	lsrs	r3, r2
    2b60:	4320      	orrs	r0, r4
    2b62:	4308      	orrs	r0, r1
    2b64:	001a      	movs	r2, r3
    2b66:	0743      	lsls	r3, r0, #29
    2b68:	d009      	beq.n	2b7e <__aeabi_ddiv+0x596>
    2b6a:	230f      	movs	r3, #15
    2b6c:	4003      	ands	r3, r0
    2b6e:	2b04      	cmp	r3, #4
    2b70:	d005      	beq.n	2b7e <__aeabi_ddiv+0x596>
    2b72:	0001      	movs	r1, r0
    2b74:	1d08      	adds	r0, r1, #4
    2b76:	4288      	cmp	r0, r1
    2b78:	419b      	sbcs	r3, r3
    2b7a:	425b      	negs	r3, r3
    2b7c:	18d2      	adds	r2, r2, r3
    2b7e:	0213      	lsls	r3, r2, #8
    2b80:	d53a      	bpl.n	2bf8 <__aeabi_ddiv+0x610>
    2b82:	2301      	movs	r3, #1
    2b84:	9a02      	ldr	r2, [sp, #8]
    2b86:	2401      	movs	r4, #1
    2b88:	401a      	ands	r2, r3
    2b8a:	2300      	movs	r3, #0
    2b8c:	4694      	mov	ip, r2
    2b8e:	4698      	mov	r8, r3
    2b90:	2200      	movs	r2, #0
    2b92:	e5f7      	b.n	2784 <__aeabi_ddiv+0x19c>
    2b94:	2102      	movs	r1, #2
    2b96:	4249      	negs	r1, r1
    2b98:	468c      	mov	ip, r1
    2b9a:	9d03      	ldr	r5, [sp, #12]
    2b9c:	44e3      	add	fp, ip
    2b9e:	46ac      	mov	ip, r5
    2ba0:	44e2      	add	sl, ip
    2ba2:	45aa      	cmp	sl, r5
    2ba4:	41ad      	sbcs	r5, r5
    2ba6:	426d      	negs	r5, r5
    2ba8:	4445      	add	r5, r8
    2baa:	18ed      	adds	r5, r5, r3
    2bac:	1a2d      	subs	r5, r5, r0
    2bae:	e696      	b.n	28de <__aeabi_ddiv+0x2f6>
    2bb0:	1e8a      	subs	r2, r1, #2
    2bb2:	9903      	ldr	r1, [sp, #12]
    2bb4:	004d      	lsls	r5, r1, #1
    2bb6:	428d      	cmp	r5, r1
    2bb8:	4189      	sbcs	r1, r1
    2bba:	4249      	negs	r1, r1
    2bbc:	4441      	add	r1, r8
    2bbe:	1876      	adds	r6, r6, r1
    2bc0:	9503      	str	r5, [sp, #12]
    2bc2:	e78f      	b.n	2ae4 <__aeabi_ddiv+0x4fc>
    2bc4:	201f      	movs	r0, #31
    2bc6:	4240      	negs	r0, r0
    2bc8:	1ac3      	subs	r3, r0, r3
    2bca:	4658      	mov	r0, fp
    2bcc:	40d8      	lsrs	r0, r3
    2bce:	0003      	movs	r3, r0
    2bd0:	2a20      	cmp	r2, #32
    2bd2:	d028      	beq.n	2c26 <__aeabi_ddiv+0x63e>
    2bd4:	2040      	movs	r0, #64	; 0x40
    2bd6:	465d      	mov	r5, fp
    2bd8:	1a82      	subs	r2, r0, r2
    2bda:	4095      	lsls	r5, r2
    2bdc:	4329      	orrs	r1, r5
    2bde:	1e4a      	subs	r2, r1, #1
    2be0:	4191      	sbcs	r1, r2
    2be2:	4319      	orrs	r1, r3
    2be4:	2307      	movs	r3, #7
    2be6:	2200      	movs	r2, #0
    2be8:	400b      	ands	r3, r1
    2bea:	d009      	beq.n	2c00 <__aeabi_ddiv+0x618>
    2bec:	230f      	movs	r3, #15
    2bee:	2200      	movs	r2, #0
    2bf0:	400b      	ands	r3, r1
    2bf2:	0008      	movs	r0, r1
    2bf4:	2b04      	cmp	r3, #4
    2bf6:	d1bd      	bne.n	2b74 <__aeabi_ddiv+0x58c>
    2bf8:	0001      	movs	r1, r0
    2bfa:	0753      	lsls	r3, r2, #29
    2bfc:	0252      	lsls	r2, r2, #9
    2bfe:	0b12      	lsrs	r2, r2, #12
    2c00:	08c9      	lsrs	r1, r1, #3
    2c02:	4319      	orrs	r1, r3
    2c04:	2301      	movs	r3, #1
    2c06:	4688      	mov	r8, r1
    2c08:	9902      	ldr	r1, [sp, #8]
    2c0a:	2400      	movs	r4, #0
    2c0c:	4019      	ands	r1, r3
    2c0e:	468c      	mov	ip, r1
    2c10:	e5b8      	b.n	2784 <__aeabi_ddiv+0x19c>
    2c12:	4552      	cmp	r2, sl
    2c14:	d8be      	bhi.n	2b94 <__aeabi_ddiv+0x5ac>
    2c16:	468b      	mov	fp, r1
    2c18:	2500      	movs	r5, #0
    2c1a:	e660      	b.n	28de <__aeabi_ddiv+0x2f6>
    2c1c:	9d03      	ldr	r5, [sp, #12]
    2c1e:	429d      	cmp	r5, r3
    2c20:	d3c6      	bcc.n	2bb0 <__aeabi_ddiv+0x5c8>
    2c22:	0011      	movs	r1, r2
    2c24:	e762      	b.n	2aec <__aeabi_ddiv+0x504>
    2c26:	2500      	movs	r5, #0
    2c28:	e7d8      	b.n	2bdc <__aeabi_ddiv+0x5f4>
    2c2a:	2280      	movs	r2, #128	; 0x80
    2c2c:	465b      	mov	r3, fp
    2c2e:	0312      	lsls	r2, r2, #12
    2c30:	431a      	orrs	r2, r3
    2c32:	9b01      	ldr	r3, [sp, #4]
    2c34:	0312      	lsls	r2, r2, #12
    2c36:	0b12      	lsrs	r2, r2, #12
    2c38:	469c      	mov	ip, r3
    2c3a:	4688      	mov	r8, r1
    2c3c:	4c03      	ldr	r4, [pc, #12]	; (2c4c <__aeabi_ddiv+0x664>)
    2c3e:	e5a1      	b.n	2784 <__aeabi_ddiv+0x19c>
    2c40:	000003ff 	.word	0x000003ff
    2c44:	feffffff 	.word	0xfeffffff
    2c48:	000007fe 	.word	0x000007fe
    2c4c:	000007ff 	.word	0x000007ff

00002c50 <__aeabi_dmul>:
    2c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c52:	4657      	mov	r7, sl
    2c54:	4645      	mov	r5, r8
    2c56:	46de      	mov	lr, fp
    2c58:	464e      	mov	r6, r9
    2c5a:	b5e0      	push	{r5, r6, r7, lr}
    2c5c:	030c      	lsls	r4, r1, #12
    2c5e:	4698      	mov	r8, r3
    2c60:	004e      	lsls	r6, r1, #1
    2c62:	0b23      	lsrs	r3, r4, #12
    2c64:	b087      	sub	sp, #28
    2c66:	0007      	movs	r7, r0
    2c68:	4692      	mov	sl, r2
    2c6a:	469b      	mov	fp, r3
    2c6c:	0d76      	lsrs	r6, r6, #21
    2c6e:	0fcd      	lsrs	r5, r1, #31
    2c70:	2e00      	cmp	r6, #0
    2c72:	d06b      	beq.n	2d4c <__aeabi_dmul+0xfc>
    2c74:	4b6d      	ldr	r3, [pc, #436]	; (2e2c <__aeabi_dmul+0x1dc>)
    2c76:	429e      	cmp	r6, r3
    2c78:	d035      	beq.n	2ce6 <__aeabi_dmul+0x96>
    2c7a:	2480      	movs	r4, #128	; 0x80
    2c7c:	465b      	mov	r3, fp
    2c7e:	0f42      	lsrs	r2, r0, #29
    2c80:	0424      	lsls	r4, r4, #16
    2c82:	00db      	lsls	r3, r3, #3
    2c84:	4314      	orrs	r4, r2
    2c86:	431c      	orrs	r4, r3
    2c88:	00c3      	lsls	r3, r0, #3
    2c8a:	4699      	mov	r9, r3
    2c8c:	4b68      	ldr	r3, [pc, #416]	; (2e30 <__aeabi_dmul+0x1e0>)
    2c8e:	46a3      	mov	fp, r4
    2c90:	469c      	mov	ip, r3
    2c92:	2300      	movs	r3, #0
    2c94:	2700      	movs	r7, #0
    2c96:	4466      	add	r6, ip
    2c98:	9302      	str	r3, [sp, #8]
    2c9a:	4643      	mov	r3, r8
    2c9c:	031c      	lsls	r4, r3, #12
    2c9e:	005a      	lsls	r2, r3, #1
    2ca0:	0fdb      	lsrs	r3, r3, #31
    2ca2:	4650      	mov	r0, sl
    2ca4:	0b24      	lsrs	r4, r4, #12
    2ca6:	0d52      	lsrs	r2, r2, #21
    2ca8:	4698      	mov	r8, r3
    2caa:	d100      	bne.n	2cae <__aeabi_dmul+0x5e>
    2cac:	e076      	b.n	2d9c <__aeabi_dmul+0x14c>
    2cae:	4b5f      	ldr	r3, [pc, #380]	; (2e2c <__aeabi_dmul+0x1dc>)
    2cb0:	429a      	cmp	r2, r3
    2cb2:	d06d      	beq.n	2d90 <__aeabi_dmul+0x140>
    2cb4:	2380      	movs	r3, #128	; 0x80
    2cb6:	0f41      	lsrs	r1, r0, #29
    2cb8:	041b      	lsls	r3, r3, #16
    2cba:	430b      	orrs	r3, r1
    2cbc:	495c      	ldr	r1, [pc, #368]	; (2e30 <__aeabi_dmul+0x1e0>)
    2cbe:	00e4      	lsls	r4, r4, #3
    2cc0:	468c      	mov	ip, r1
    2cc2:	431c      	orrs	r4, r3
    2cc4:	00c3      	lsls	r3, r0, #3
    2cc6:	2000      	movs	r0, #0
    2cc8:	4462      	add	r2, ip
    2cca:	4641      	mov	r1, r8
    2ccc:	18b6      	adds	r6, r6, r2
    2cce:	4069      	eors	r1, r5
    2cd0:	1c72      	adds	r2, r6, #1
    2cd2:	9101      	str	r1, [sp, #4]
    2cd4:	4694      	mov	ip, r2
    2cd6:	4307      	orrs	r7, r0
    2cd8:	2f0f      	cmp	r7, #15
    2cda:	d900      	bls.n	2cde <__aeabi_dmul+0x8e>
    2cdc:	e0b0      	b.n	2e40 <__aeabi_dmul+0x1f0>
    2cde:	4a55      	ldr	r2, [pc, #340]	; (2e34 <__aeabi_dmul+0x1e4>)
    2ce0:	00bf      	lsls	r7, r7, #2
    2ce2:	59d2      	ldr	r2, [r2, r7]
    2ce4:	4697      	mov	pc, r2
    2ce6:	465b      	mov	r3, fp
    2ce8:	4303      	orrs	r3, r0
    2cea:	4699      	mov	r9, r3
    2cec:	d000      	beq.n	2cf0 <__aeabi_dmul+0xa0>
    2cee:	e087      	b.n	2e00 <__aeabi_dmul+0x1b0>
    2cf0:	2300      	movs	r3, #0
    2cf2:	469b      	mov	fp, r3
    2cf4:	3302      	adds	r3, #2
    2cf6:	2708      	movs	r7, #8
    2cf8:	9302      	str	r3, [sp, #8]
    2cfa:	e7ce      	b.n	2c9a <__aeabi_dmul+0x4a>
    2cfc:	4642      	mov	r2, r8
    2cfe:	9201      	str	r2, [sp, #4]
    2d00:	2802      	cmp	r0, #2
    2d02:	d067      	beq.n	2dd4 <__aeabi_dmul+0x184>
    2d04:	2803      	cmp	r0, #3
    2d06:	d100      	bne.n	2d0a <__aeabi_dmul+0xba>
    2d08:	e20e      	b.n	3128 <__aeabi_dmul+0x4d8>
    2d0a:	2801      	cmp	r0, #1
    2d0c:	d000      	beq.n	2d10 <__aeabi_dmul+0xc0>
    2d0e:	e162      	b.n	2fd6 <__aeabi_dmul+0x386>
    2d10:	2300      	movs	r3, #0
    2d12:	2400      	movs	r4, #0
    2d14:	2200      	movs	r2, #0
    2d16:	4699      	mov	r9, r3
    2d18:	9901      	ldr	r1, [sp, #4]
    2d1a:	4001      	ands	r1, r0
    2d1c:	b2cd      	uxtb	r5, r1
    2d1e:	2100      	movs	r1, #0
    2d20:	0312      	lsls	r2, r2, #12
    2d22:	0d0b      	lsrs	r3, r1, #20
    2d24:	0b12      	lsrs	r2, r2, #12
    2d26:	051b      	lsls	r3, r3, #20
    2d28:	4313      	orrs	r3, r2
    2d2a:	4a43      	ldr	r2, [pc, #268]	; (2e38 <__aeabi_dmul+0x1e8>)
    2d2c:	0524      	lsls	r4, r4, #20
    2d2e:	4013      	ands	r3, r2
    2d30:	431c      	orrs	r4, r3
    2d32:	0064      	lsls	r4, r4, #1
    2d34:	07ed      	lsls	r5, r5, #31
    2d36:	0864      	lsrs	r4, r4, #1
    2d38:	432c      	orrs	r4, r5
    2d3a:	4648      	mov	r0, r9
    2d3c:	0021      	movs	r1, r4
    2d3e:	b007      	add	sp, #28
    2d40:	bc3c      	pop	{r2, r3, r4, r5}
    2d42:	4690      	mov	r8, r2
    2d44:	4699      	mov	r9, r3
    2d46:	46a2      	mov	sl, r4
    2d48:	46ab      	mov	fp, r5
    2d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d4c:	4303      	orrs	r3, r0
    2d4e:	4699      	mov	r9, r3
    2d50:	d04f      	beq.n	2df2 <__aeabi_dmul+0x1a2>
    2d52:	465b      	mov	r3, fp
    2d54:	2b00      	cmp	r3, #0
    2d56:	d100      	bne.n	2d5a <__aeabi_dmul+0x10a>
    2d58:	e189      	b.n	306e <__aeabi_dmul+0x41e>
    2d5a:	4658      	mov	r0, fp
    2d5c:	f000 fe66 	bl	3a2c <__clzsi2>
    2d60:	0003      	movs	r3, r0
    2d62:	3b0b      	subs	r3, #11
    2d64:	2b1c      	cmp	r3, #28
    2d66:	dd00      	ble.n	2d6a <__aeabi_dmul+0x11a>
    2d68:	e17a      	b.n	3060 <__aeabi_dmul+0x410>
    2d6a:	221d      	movs	r2, #29
    2d6c:	1ad3      	subs	r3, r2, r3
    2d6e:	003a      	movs	r2, r7
    2d70:	0001      	movs	r1, r0
    2d72:	465c      	mov	r4, fp
    2d74:	40da      	lsrs	r2, r3
    2d76:	3908      	subs	r1, #8
    2d78:	408c      	lsls	r4, r1
    2d7a:	0013      	movs	r3, r2
    2d7c:	408f      	lsls	r7, r1
    2d7e:	4323      	orrs	r3, r4
    2d80:	469b      	mov	fp, r3
    2d82:	46b9      	mov	r9, r7
    2d84:	2300      	movs	r3, #0
    2d86:	4e2d      	ldr	r6, [pc, #180]	; (2e3c <__aeabi_dmul+0x1ec>)
    2d88:	2700      	movs	r7, #0
    2d8a:	1a36      	subs	r6, r6, r0
    2d8c:	9302      	str	r3, [sp, #8]
    2d8e:	e784      	b.n	2c9a <__aeabi_dmul+0x4a>
    2d90:	4653      	mov	r3, sl
    2d92:	4323      	orrs	r3, r4
    2d94:	d12a      	bne.n	2dec <__aeabi_dmul+0x19c>
    2d96:	2400      	movs	r4, #0
    2d98:	2002      	movs	r0, #2
    2d9a:	e796      	b.n	2cca <__aeabi_dmul+0x7a>
    2d9c:	4653      	mov	r3, sl
    2d9e:	4323      	orrs	r3, r4
    2da0:	d020      	beq.n	2de4 <__aeabi_dmul+0x194>
    2da2:	2c00      	cmp	r4, #0
    2da4:	d100      	bne.n	2da8 <__aeabi_dmul+0x158>
    2da6:	e157      	b.n	3058 <__aeabi_dmul+0x408>
    2da8:	0020      	movs	r0, r4
    2daa:	f000 fe3f 	bl	3a2c <__clzsi2>
    2dae:	0003      	movs	r3, r0
    2db0:	3b0b      	subs	r3, #11
    2db2:	2b1c      	cmp	r3, #28
    2db4:	dd00      	ble.n	2db8 <__aeabi_dmul+0x168>
    2db6:	e149      	b.n	304c <__aeabi_dmul+0x3fc>
    2db8:	211d      	movs	r1, #29
    2dba:	1acb      	subs	r3, r1, r3
    2dbc:	4651      	mov	r1, sl
    2dbe:	0002      	movs	r2, r0
    2dc0:	40d9      	lsrs	r1, r3
    2dc2:	4653      	mov	r3, sl
    2dc4:	3a08      	subs	r2, #8
    2dc6:	4094      	lsls	r4, r2
    2dc8:	4093      	lsls	r3, r2
    2dca:	430c      	orrs	r4, r1
    2dcc:	4a1b      	ldr	r2, [pc, #108]	; (2e3c <__aeabi_dmul+0x1ec>)
    2dce:	1a12      	subs	r2, r2, r0
    2dd0:	2000      	movs	r0, #0
    2dd2:	e77a      	b.n	2cca <__aeabi_dmul+0x7a>
    2dd4:	2501      	movs	r5, #1
    2dd6:	9b01      	ldr	r3, [sp, #4]
    2dd8:	4c14      	ldr	r4, [pc, #80]	; (2e2c <__aeabi_dmul+0x1dc>)
    2dda:	401d      	ands	r5, r3
    2ddc:	2300      	movs	r3, #0
    2dde:	2200      	movs	r2, #0
    2de0:	4699      	mov	r9, r3
    2de2:	e79c      	b.n	2d1e <__aeabi_dmul+0xce>
    2de4:	2400      	movs	r4, #0
    2de6:	2200      	movs	r2, #0
    2de8:	2001      	movs	r0, #1
    2dea:	e76e      	b.n	2cca <__aeabi_dmul+0x7a>
    2dec:	4653      	mov	r3, sl
    2dee:	2003      	movs	r0, #3
    2df0:	e76b      	b.n	2cca <__aeabi_dmul+0x7a>
    2df2:	2300      	movs	r3, #0
    2df4:	469b      	mov	fp, r3
    2df6:	3301      	adds	r3, #1
    2df8:	2704      	movs	r7, #4
    2dfa:	2600      	movs	r6, #0
    2dfc:	9302      	str	r3, [sp, #8]
    2dfe:	e74c      	b.n	2c9a <__aeabi_dmul+0x4a>
    2e00:	2303      	movs	r3, #3
    2e02:	4681      	mov	r9, r0
    2e04:	270c      	movs	r7, #12
    2e06:	9302      	str	r3, [sp, #8]
    2e08:	e747      	b.n	2c9a <__aeabi_dmul+0x4a>
    2e0a:	2280      	movs	r2, #128	; 0x80
    2e0c:	2300      	movs	r3, #0
    2e0e:	2500      	movs	r5, #0
    2e10:	0312      	lsls	r2, r2, #12
    2e12:	4699      	mov	r9, r3
    2e14:	4c05      	ldr	r4, [pc, #20]	; (2e2c <__aeabi_dmul+0x1dc>)
    2e16:	e782      	b.n	2d1e <__aeabi_dmul+0xce>
    2e18:	465c      	mov	r4, fp
    2e1a:	464b      	mov	r3, r9
    2e1c:	9802      	ldr	r0, [sp, #8]
    2e1e:	e76f      	b.n	2d00 <__aeabi_dmul+0xb0>
    2e20:	465c      	mov	r4, fp
    2e22:	464b      	mov	r3, r9
    2e24:	9501      	str	r5, [sp, #4]
    2e26:	9802      	ldr	r0, [sp, #8]
    2e28:	e76a      	b.n	2d00 <__aeabi_dmul+0xb0>
    2e2a:	46c0      	nop			; (mov r8, r8)
    2e2c:	000007ff 	.word	0x000007ff
    2e30:	fffffc01 	.word	0xfffffc01
    2e34:	00005174 	.word	0x00005174
    2e38:	800fffff 	.word	0x800fffff
    2e3c:	fffffc0d 	.word	0xfffffc0d
    2e40:	464a      	mov	r2, r9
    2e42:	4649      	mov	r1, r9
    2e44:	0c17      	lsrs	r7, r2, #16
    2e46:	0c1a      	lsrs	r2, r3, #16
    2e48:	041b      	lsls	r3, r3, #16
    2e4a:	0c1b      	lsrs	r3, r3, #16
    2e4c:	0408      	lsls	r0, r1, #16
    2e4e:	0019      	movs	r1, r3
    2e50:	0c00      	lsrs	r0, r0, #16
    2e52:	4341      	muls	r1, r0
    2e54:	0015      	movs	r5, r2
    2e56:	4688      	mov	r8, r1
    2e58:	0019      	movs	r1, r3
    2e5a:	437d      	muls	r5, r7
    2e5c:	4379      	muls	r1, r7
    2e5e:	9503      	str	r5, [sp, #12]
    2e60:	4689      	mov	r9, r1
    2e62:	0029      	movs	r1, r5
    2e64:	0015      	movs	r5, r2
    2e66:	4345      	muls	r5, r0
    2e68:	444d      	add	r5, r9
    2e6a:	9502      	str	r5, [sp, #8]
    2e6c:	4645      	mov	r5, r8
    2e6e:	0c2d      	lsrs	r5, r5, #16
    2e70:	46aa      	mov	sl, r5
    2e72:	9d02      	ldr	r5, [sp, #8]
    2e74:	4455      	add	r5, sl
    2e76:	45a9      	cmp	r9, r5
    2e78:	d906      	bls.n	2e88 <__aeabi_dmul+0x238>
    2e7a:	468a      	mov	sl, r1
    2e7c:	2180      	movs	r1, #128	; 0x80
    2e7e:	0249      	lsls	r1, r1, #9
    2e80:	4689      	mov	r9, r1
    2e82:	44ca      	add	sl, r9
    2e84:	4651      	mov	r1, sl
    2e86:	9103      	str	r1, [sp, #12]
    2e88:	0c29      	lsrs	r1, r5, #16
    2e8a:	9104      	str	r1, [sp, #16]
    2e8c:	4641      	mov	r1, r8
    2e8e:	0409      	lsls	r1, r1, #16
    2e90:	042d      	lsls	r5, r5, #16
    2e92:	0c09      	lsrs	r1, r1, #16
    2e94:	4688      	mov	r8, r1
    2e96:	0029      	movs	r1, r5
    2e98:	0c25      	lsrs	r5, r4, #16
    2e9a:	0424      	lsls	r4, r4, #16
    2e9c:	4441      	add	r1, r8
    2e9e:	0c24      	lsrs	r4, r4, #16
    2ea0:	9105      	str	r1, [sp, #20]
    2ea2:	0021      	movs	r1, r4
    2ea4:	4341      	muls	r1, r0
    2ea6:	4688      	mov	r8, r1
    2ea8:	0021      	movs	r1, r4
    2eaa:	4379      	muls	r1, r7
    2eac:	468a      	mov	sl, r1
    2eae:	4368      	muls	r0, r5
    2eb0:	4641      	mov	r1, r8
    2eb2:	4450      	add	r0, sl
    2eb4:	4681      	mov	r9, r0
    2eb6:	0c08      	lsrs	r0, r1, #16
    2eb8:	4448      	add	r0, r9
    2eba:	436f      	muls	r7, r5
    2ebc:	4582      	cmp	sl, r0
    2ebe:	d903      	bls.n	2ec8 <__aeabi_dmul+0x278>
    2ec0:	2180      	movs	r1, #128	; 0x80
    2ec2:	0249      	lsls	r1, r1, #9
    2ec4:	4689      	mov	r9, r1
    2ec6:	444f      	add	r7, r9
    2ec8:	0c01      	lsrs	r1, r0, #16
    2eca:	4689      	mov	r9, r1
    2ecc:	0039      	movs	r1, r7
    2ece:	4449      	add	r1, r9
    2ed0:	9102      	str	r1, [sp, #8]
    2ed2:	4641      	mov	r1, r8
    2ed4:	040f      	lsls	r7, r1, #16
    2ed6:	9904      	ldr	r1, [sp, #16]
    2ed8:	0c3f      	lsrs	r7, r7, #16
    2eda:	4688      	mov	r8, r1
    2edc:	0400      	lsls	r0, r0, #16
    2ede:	19c0      	adds	r0, r0, r7
    2ee0:	4480      	add	r8, r0
    2ee2:	4641      	mov	r1, r8
    2ee4:	9104      	str	r1, [sp, #16]
    2ee6:	4659      	mov	r1, fp
    2ee8:	0c0f      	lsrs	r7, r1, #16
    2eea:	0409      	lsls	r1, r1, #16
    2eec:	0c09      	lsrs	r1, r1, #16
    2eee:	4688      	mov	r8, r1
    2ef0:	4359      	muls	r1, r3
    2ef2:	468a      	mov	sl, r1
    2ef4:	0039      	movs	r1, r7
    2ef6:	4351      	muls	r1, r2
    2ef8:	4689      	mov	r9, r1
    2efa:	4641      	mov	r1, r8
    2efc:	434a      	muls	r2, r1
    2efe:	4651      	mov	r1, sl
    2f00:	0c09      	lsrs	r1, r1, #16
    2f02:	468b      	mov	fp, r1
    2f04:	437b      	muls	r3, r7
    2f06:	18d2      	adds	r2, r2, r3
    2f08:	445a      	add	r2, fp
    2f0a:	4293      	cmp	r3, r2
    2f0c:	d903      	bls.n	2f16 <__aeabi_dmul+0x2c6>
    2f0e:	2380      	movs	r3, #128	; 0x80
    2f10:	025b      	lsls	r3, r3, #9
    2f12:	469b      	mov	fp, r3
    2f14:	44d9      	add	r9, fp
    2f16:	4651      	mov	r1, sl
    2f18:	0409      	lsls	r1, r1, #16
    2f1a:	0c09      	lsrs	r1, r1, #16
    2f1c:	468a      	mov	sl, r1
    2f1e:	4641      	mov	r1, r8
    2f20:	4361      	muls	r1, r4
    2f22:	437c      	muls	r4, r7
    2f24:	0c13      	lsrs	r3, r2, #16
    2f26:	0412      	lsls	r2, r2, #16
    2f28:	444b      	add	r3, r9
    2f2a:	4452      	add	r2, sl
    2f2c:	46a1      	mov	r9, r4
    2f2e:	468a      	mov	sl, r1
    2f30:	003c      	movs	r4, r7
    2f32:	4641      	mov	r1, r8
    2f34:	436c      	muls	r4, r5
    2f36:	434d      	muls	r5, r1
    2f38:	4651      	mov	r1, sl
    2f3a:	444d      	add	r5, r9
    2f3c:	0c0f      	lsrs	r7, r1, #16
    2f3e:	197d      	adds	r5, r7, r5
    2f40:	45a9      	cmp	r9, r5
    2f42:	d903      	bls.n	2f4c <__aeabi_dmul+0x2fc>
    2f44:	2180      	movs	r1, #128	; 0x80
    2f46:	0249      	lsls	r1, r1, #9
    2f48:	4688      	mov	r8, r1
    2f4a:	4444      	add	r4, r8
    2f4c:	9f04      	ldr	r7, [sp, #16]
    2f4e:	9903      	ldr	r1, [sp, #12]
    2f50:	46b8      	mov	r8, r7
    2f52:	4441      	add	r1, r8
    2f54:	468b      	mov	fp, r1
    2f56:	4583      	cmp	fp, r0
    2f58:	4180      	sbcs	r0, r0
    2f5a:	4241      	negs	r1, r0
    2f5c:	4688      	mov	r8, r1
    2f5e:	4651      	mov	r1, sl
    2f60:	0408      	lsls	r0, r1, #16
    2f62:	042f      	lsls	r7, r5, #16
    2f64:	0c00      	lsrs	r0, r0, #16
    2f66:	183f      	adds	r7, r7, r0
    2f68:	4658      	mov	r0, fp
    2f6a:	9902      	ldr	r1, [sp, #8]
    2f6c:	1810      	adds	r0, r2, r0
    2f6e:	4689      	mov	r9, r1
    2f70:	4290      	cmp	r0, r2
    2f72:	4192      	sbcs	r2, r2
    2f74:	444f      	add	r7, r9
    2f76:	46ba      	mov	sl, r7
    2f78:	4252      	negs	r2, r2
    2f7a:	4699      	mov	r9, r3
    2f7c:	4693      	mov	fp, r2
    2f7e:	44c2      	add	sl, r8
    2f80:	44d1      	add	r9, sl
    2f82:	44cb      	add	fp, r9
    2f84:	428f      	cmp	r7, r1
    2f86:	41bf      	sbcs	r7, r7
    2f88:	45c2      	cmp	sl, r8
    2f8a:	4189      	sbcs	r1, r1
    2f8c:	4599      	cmp	r9, r3
    2f8e:	419b      	sbcs	r3, r3
    2f90:	4593      	cmp	fp, r2
    2f92:	4192      	sbcs	r2, r2
    2f94:	427f      	negs	r7, r7
    2f96:	4249      	negs	r1, r1
    2f98:	0c2d      	lsrs	r5, r5, #16
    2f9a:	4252      	negs	r2, r2
    2f9c:	430f      	orrs	r7, r1
    2f9e:	425b      	negs	r3, r3
    2fa0:	4313      	orrs	r3, r2
    2fa2:	197f      	adds	r7, r7, r5
    2fa4:	18ff      	adds	r7, r7, r3
    2fa6:	465b      	mov	r3, fp
    2fa8:	193c      	adds	r4, r7, r4
    2faa:	0ddb      	lsrs	r3, r3, #23
    2fac:	9a05      	ldr	r2, [sp, #20]
    2fae:	0264      	lsls	r4, r4, #9
    2fb0:	431c      	orrs	r4, r3
    2fb2:	0243      	lsls	r3, r0, #9
    2fb4:	4313      	orrs	r3, r2
    2fb6:	1e5d      	subs	r5, r3, #1
    2fb8:	41ab      	sbcs	r3, r5
    2fba:	465a      	mov	r2, fp
    2fbc:	0dc0      	lsrs	r0, r0, #23
    2fbe:	4303      	orrs	r3, r0
    2fc0:	0252      	lsls	r2, r2, #9
    2fc2:	4313      	orrs	r3, r2
    2fc4:	01e2      	lsls	r2, r4, #7
    2fc6:	d556      	bpl.n	3076 <__aeabi_dmul+0x426>
    2fc8:	2001      	movs	r0, #1
    2fca:	085a      	lsrs	r2, r3, #1
    2fcc:	4003      	ands	r3, r0
    2fce:	4313      	orrs	r3, r2
    2fd0:	07e2      	lsls	r2, r4, #31
    2fd2:	4313      	orrs	r3, r2
    2fd4:	0864      	lsrs	r4, r4, #1
    2fd6:	485a      	ldr	r0, [pc, #360]	; (3140 <__aeabi_dmul+0x4f0>)
    2fd8:	4460      	add	r0, ip
    2fda:	2800      	cmp	r0, #0
    2fdc:	dd4d      	ble.n	307a <__aeabi_dmul+0x42a>
    2fde:	075a      	lsls	r2, r3, #29
    2fe0:	d009      	beq.n	2ff6 <__aeabi_dmul+0x3a6>
    2fe2:	220f      	movs	r2, #15
    2fe4:	401a      	ands	r2, r3
    2fe6:	2a04      	cmp	r2, #4
    2fe8:	d005      	beq.n	2ff6 <__aeabi_dmul+0x3a6>
    2fea:	1d1a      	adds	r2, r3, #4
    2fec:	429a      	cmp	r2, r3
    2fee:	419b      	sbcs	r3, r3
    2ff0:	425b      	negs	r3, r3
    2ff2:	18e4      	adds	r4, r4, r3
    2ff4:	0013      	movs	r3, r2
    2ff6:	01e2      	lsls	r2, r4, #7
    2ff8:	d504      	bpl.n	3004 <__aeabi_dmul+0x3b4>
    2ffa:	2080      	movs	r0, #128	; 0x80
    2ffc:	4a51      	ldr	r2, [pc, #324]	; (3144 <__aeabi_dmul+0x4f4>)
    2ffe:	00c0      	lsls	r0, r0, #3
    3000:	4014      	ands	r4, r2
    3002:	4460      	add	r0, ip
    3004:	4a50      	ldr	r2, [pc, #320]	; (3148 <__aeabi_dmul+0x4f8>)
    3006:	4290      	cmp	r0, r2
    3008:	dd00      	ble.n	300c <__aeabi_dmul+0x3bc>
    300a:	e6e3      	b.n	2dd4 <__aeabi_dmul+0x184>
    300c:	2501      	movs	r5, #1
    300e:	08db      	lsrs	r3, r3, #3
    3010:	0762      	lsls	r2, r4, #29
    3012:	431a      	orrs	r2, r3
    3014:	0264      	lsls	r4, r4, #9
    3016:	9b01      	ldr	r3, [sp, #4]
    3018:	4691      	mov	r9, r2
    301a:	0b22      	lsrs	r2, r4, #12
    301c:	0544      	lsls	r4, r0, #21
    301e:	0d64      	lsrs	r4, r4, #21
    3020:	401d      	ands	r5, r3
    3022:	e67c      	b.n	2d1e <__aeabi_dmul+0xce>
    3024:	2280      	movs	r2, #128	; 0x80
    3026:	4659      	mov	r1, fp
    3028:	0312      	lsls	r2, r2, #12
    302a:	4211      	tst	r1, r2
    302c:	d008      	beq.n	3040 <__aeabi_dmul+0x3f0>
    302e:	4214      	tst	r4, r2
    3030:	d106      	bne.n	3040 <__aeabi_dmul+0x3f0>
    3032:	4322      	orrs	r2, r4
    3034:	0312      	lsls	r2, r2, #12
    3036:	0b12      	lsrs	r2, r2, #12
    3038:	4645      	mov	r5, r8
    303a:	4699      	mov	r9, r3
    303c:	4c43      	ldr	r4, [pc, #268]	; (314c <__aeabi_dmul+0x4fc>)
    303e:	e66e      	b.n	2d1e <__aeabi_dmul+0xce>
    3040:	465b      	mov	r3, fp
    3042:	431a      	orrs	r2, r3
    3044:	0312      	lsls	r2, r2, #12
    3046:	0b12      	lsrs	r2, r2, #12
    3048:	4c40      	ldr	r4, [pc, #256]	; (314c <__aeabi_dmul+0x4fc>)
    304a:	e668      	b.n	2d1e <__aeabi_dmul+0xce>
    304c:	0003      	movs	r3, r0
    304e:	4654      	mov	r4, sl
    3050:	3b28      	subs	r3, #40	; 0x28
    3052:	409c      	lsls	r4, r3
    3054:	2300      	movs	r3, #0
    3056:	e6b9      	b.n	2dcc <__aeabi_dmul+0x17c>
    3058:	f000 fce8 	bl	3a2c <__clzsi2>
    305c:	3020      	adds	r0, #32
    305e:	e6a6      	b.n	2dae <__aeabi_dmul+0x15e>
    3060:	0003      	movs	r3, r0
    3062:	3b28      	subs	r3, #40	; 0x28
    3064:	409f      	lsls	r7, r3
    3066:	2300      	movs	r3, #0
    3068:	46bb      	mov	fp, r7
    306a:	4699      	mov	r9, r3
    306c:	e68a      	b.n	2d84 <__aeabi_dmul+0x134>
    306e:	f000 fcdd 	bl	3a2c <__clzsi2>
    3072:	3020      	adds	r0, #32
    3074:	e674      	b.n	2d60 <__aeabi_dmul+0x110>
    3076:	46b4      	mov	ip, r6
    3078:	e7ad      	b.n	2fd6 <__aeabi_dmul+0x386>
    307a:	2501      	movs	r5, #1
    307c:	1a2a      	subs	r2, r5, r0
    307e:	2a38      	cmp	r2, #56	; 0x38
    3080:	dd06      	ble.n	3090 <__aeabi_dmul+0x440>
    3082:	9b01      	ldr	r3, [sp, #4]
    3084:	2400      	movs	r4, #0
    3086:	401d      	ands	r5, r3
    3088:	2300      	movs	r3, #0
    308a:	2200      	movs	r2, #0
    308c:	4699      	mov	r9, r3
    308e:	e646      	b.n	2d1e <__aeabi_dmul+0xce>
    3090:	2a1f      	cmp	r2, #31
    3092:	dc21      	bgt.n	30d8 <__aeabi_dmul+0x488>
    3094:	2520      	movs	r5, #32
    3096:	0020      	movs	r0, r4
    3098:	1aad      	subs	r5, r5, r2
    309a:	001e      	movs	r6, r3
    309c:	40ab      	lsls	r3, r5
    309e:	40a8      	lsls	r0, r5
    30a0:	40d6      	lsrs	r6, r2
    30a2:	1e5d      	subs	r5, r3, #1
    30a4:	41ab      	sbcs	r3, r5
    30a6:	4330      	orrs	r0, r6
    30a8:	4318      	orrs	r0, r3
    30aa:	40d4      	lsrs	r4, r2
    30ac:	0743      	lsls	r3, r0, #29
    30ae:	d009      	beq.n	30c4 <__aeabi_dmul+0x474>
    30b0:	230f      	movs	r3, #15
    30b2:	4003      	ands	r3, r0
    30b4:	2b04      	cmp	r3, #4
    30b6:	d005      	beq.n	30c4 <__aeabi_dmul+0x474>
    30b8:	0003      	movs	r3, r0
    30ba:	1d18      	adds	r0, r3, #4
    30bc:	4298      	cmp	r0, r3
    30be:	419b      	sbcs	r3, r3
    30c0:	425b      	negs	r3, r3
    30c2:	18e4      	adds	r4, r4, r3
    30c4:	0223      	lsls	r3, r4, #8
    30c6:	d521      	bpl.n	310c <__aeabi_dmul+0x4bc>
    30c8:	2501      	movs	r5, #1
    30ca:	9b01      	ldr	r3, [sp, #4]
    30cc:	2401      	movs	r4, #1
    30ce:	401d      	ands	r5, r3
    30d0:	2300      	movs	r3, #0
    30d2:	2200      	movs	r2, #0
    30d4:	4699      	mov	r9, r3
    30d6:	e622      	b.n	2d1e <__aeabi_dmul+0xce>
    30d8:	251f      	movs	r5, #31
    30da:	0021      	movs	r1, r4
    30dc:	426d      	negs	r5, r5
    30de:	1a28      	subs	r0, r5, r0
    30e0:	40c1      	lsrs	r1, r0
    30e2:	0008      	movs	r0, r1
    30e4:	2a20      	cmp	r2, #32
    30e6:	d01d      	beq.n	3124 <__aeabi_dmul+0x4d4>
    30e8:	355f      	adds	r5, #95	; 0x5f
    30ea:	1aaa      	subs	r2, r5, r2
    30ec:	4094      	lsls	r4, r2
    30ee:	4323      	orrs	r3, r4
    30f0:	1e5c      	subs	r4, r3, #1
    30f2:	41a3      	sbcs	r3, r4
    30f4:	2507      	movs	r5, #7
    30f6:	4303      	orrs	r3, r0
    30f8:	401d      	ands	r5, r3
    30fa:	2200      	movs	r2, #0
    30fc:	2d00      	cmp	r5, #0
    30fe:	d009      	beq.n	3114 <__aeabi_dmul+0x4c4>
    3100:	220f      	movs	r2, #15
    3102:	2400      	movs	r4, #0
    3104:	401a      	ands	r2, r3
    3106:	0018      	movs	r0, r3
    3108:	2a04      	cmp	r2, #4
    310a:	d1d6      	bne.n	30ba <__aeabi_dmul+0x46a>
    310c:	0003      	movs	r3, r0
    310e:	0765      	lsls	r5, r4, #29
    3110:	0264      	lsls	r4, r4, #9
    3112:	0b22      	lsrs	r2, r4, #12
    3114:	08db      	lsrs	r3, r3, #3
    3116:	432b      	orrs	r3, r5
    3118:	2501      	movs	r5, #1
    311a:	4699      	mov	r9, r3
    311c:	9b01      	ldr	r3, [sp, #4]
    311e:	2400      	movs	r4, #0
    3120:	401d      	ands	r5, r3
    3122:	e5fc      	b.n	2d1e <__aeabi_dmul+0xce>
    3124:	2400      	movs	r4, #0
    3126:	e7e2      	b.n	30ee <__aeabi_dmul+0x49e>
    3128:	2280      	movs	r2, #128	; 0x80
    312a:	2501      	movs	r5, #1
    312c:	0312      	lsls	r2, r2, #12
    312e:	4322      	orrs	r2, r4
    3130:	9901      	ldr	r1, [sp, #4]
    3132:	0312      	lsls	r2, r2, #12
    3134:	0b12      	lsrs	r2, r2, #12
    3136:	400d      	ands	r5, r1
    3138:	4699      	mov	r9, r3
    313a:	4c04      	ldr	r4, [pc, #16]	; (314c <__aeabi_dmul+0x4fc>)
    313c:	e5ef      	b.n	2d1e <__aeabi_dmul+0xce>
    313e:	46c0      	nop			; (mov r8, r8)
    3140:	000003ff 	.word	0x000003ff
    3144:	feffffff 	.word	0xfeffffff
    3148:	000007fe 	.word	0x000007fe
    314c:	000007ff 	.word	0x000007ff

00003150 <__aeabi_dsub>:
    3150:	b5f0      	push	{r4, r5, r6, r7, lr}
    3152:	4646      	mov	r6, r8
    3154:	46d6      	mov	lr, sl
    3156:	464f      	mov	r7, r9
    3158:	030c      	lsls	r4, r1, #12
    315a:	b5c0      	push	{r6, r7, lr}
    315c:	0fcd      	lsrs	r5, r1, #31
    315e:	004e      	lsls	r6, r1, #1
    3160:	0a61      	lsrs	r1, r4, #9
    3162:	0f44      	lsrs	r4, r0, #29
    3164:	430c      	orrs	r4, r1
    3166:	00c1      	lsls	r1, r0, #3
    3168:	0058      	lsls	r0, r3, #1
    316a:	0d40      	lsrs	r0, r0, #21
    316c:	4684      	mov	ip, r0
    316e:	468a      	mov	sl, r1
    3170:	000f      	movs	r7, r1
    3172:	0319      	lsls	r1, r3, #12
    3174:	0f50      	lsrs	r0, r2, #29
    3176:	0a49      	lsrs	r1, r1, #9
    3178:	4301      	orrs	r1, r0
    317a:	48c6      	ldr	r0, [pc, #792]	; (3494 <__aeabi_dsub+0x344>)
    317c:	0d76      	lsrs	r6, r6, #21
    317e:	46a8      	mov	r8, r5
    3180:	0fdb      	lsrs	r3, r3, #31
    3182:	00d2      	lsls	r2, r2, #3
    3184:	4584      	cmp	ip, r0
    3186:	d100      	bne.n	318a <__aeabi_dsub+0x3a>
    3188:	e0d8      	b.n	333c <__aeabi_dsub+0x1ec>
    318a:	2001      	movs	r0, #1
    318c:	4043      	eors	r3, r0
    318e:	42ab      	cmp	r3, r5
    3190:	d100      	bne.n	3194 <__aeabi_dsub+0x44>
    3192:	e0a6      	b.n	32e2 <__aeabi_dsub+0x192>
    3194:	4660      	mov	r0, ip
    3196:	1a35      	subs	r5, r6, r0
    3198:	2d00      	cmp	r5, #0
    319a:	dc00      	bgt.n	319e <__aeabi_dsub+0x4e>
    319c:	e105      	b.n	33aa <__aeabi_dsub+0x25a>
    319e:	2800      	cmp	r0, #0
    31a0:	d110      	bne.n	31c4 <__aeabi_dsub+0x74>
    31a2:	000b      	movs	r3, r1
    31a4:	4313      	orrs	r3, r2
    31a6:	d100      	bne.n	31aa <__aeabi_dsub+0x5a>
    31a8:	e0d7      	b.n	335a <__aeabi_dsub+0x20a>
    31aa:	1e6b      	subs	r3, r5, #1
    31ac:	2b00      	cmp	r3, #0
    31ae:	d000      	beq.n	31b2 <__aeabi_dsub+0x62>
    31b0:	e14b      	b.n	344a <__aeabi_dsub+0x2fa>
    31b2:	4653      	mov	r3, sl
    31b4:	1a9f      	subs	r7, r3, r2
    31b6:	45ba      	cmp	sl, r7
    31b8:	4180      	sbcs	r0, r0
    31ba:	1a64      	subs	r4, r4, r1
    31bc:	4240      	negs	r0, r0
    31be:	1a24      	subs	r4, r4, r0
    31c0:	2601      	movs	r6, #1
    31c2:	e01e      	b.n	3202 <__aeabi_dsub+0xb2>
    31c4:	4bb3      	ldr	r3, [pc, #716]	; (3494 <__aeabi_dsub+0x344>)
    31c6:	429e      	cmp	r6, r3
    31c8:	d048      	beq.n	325c <__aeabi_dsub+0x10c>
    31ca:	2380      	movs	r3, #128	; 0x80
    31cc:	041b      	lsls	r3, r3, #16
    31ce:	4319      	orrs	r1, r3
    31d0:	2d38      	cmp	r5, #56	; 0x38
    31d2:	dd00      	ble.n	31d6 <__aeabi_dsub+0x86>
    31d4:	e119      	b.n	340a <__aeabi_dsub+0x2ba>
    31d6:	2d1f      	cmp	r5, #31
    31d8:	dd00      	ble.n	31dc <__aeabi_dsub+0x8c>
    31da:	e14c      	b.n	3476 <__aeabi_dsub+0x326>
    31dc:	2320      	movs	r3, #32
    31de:	000f      	movs	r7, r1
    31e0:	1b5b      	subs	r3, r3, r5
    31e2:	0010      	movs	r0, r2
    31e4:	409a      	lsls	r2, r3
    31e6:	409f      	lsls	r7, r3
    31e8:	40e8      	lsrs	r0, r5
    31ea:	1e53      	subs	r3, r2, #1
    31ec:	419a      	sbcs	r2, r3
    31ee:	40e9      	lsrs	r1, r5
    31f0:	4307      	orrs	r7, r0
    31f2:	4317      	orrs	r7, r2
    31f4:	4653      	mov	r3, sl
    31f6:	1bdf      	subs	r7, r3, r7
    31f8:	1a61      	subs	r1, r4, r1
    31fa:	45ba      	cmp	sl, r7
    31fc:	41a4      	sbcs	r4, r4
    31fe:	4264      	negs	r4, r4
    3200:	1b0c      	subs	r4, r1, r4
    3202:	0223      	lsls	r3, r4, #8
    3204:	d400      	bmi.n	3208 <__aeabi_dsub+0xb8>
    3206:	e0c5      	b.n	3394 <__aeabi_dsub+0x244>
    3208:	0264      	lsls	r4, r4, #9
    320a:	0a65      	lsrs	r5, r4, #9
    320c:	2d00      	cmp	r5, #0
    320e:	d100      	bne.n	3212 <__aeabi_dsub+0xc2>
    3210:	e0f6      	b.n	3400 <__aeabi_dsub+0x2b0>
    3212:	0028      	movs	r0, r5
    3214:	f000 fc0a 	bl	3a2c <__clzsi2>
    3218:	0003      	movs	r3, r0
    321a:	3b08      	subs	r3, #8
    321c:	2b1f      	cmp	r3, #31
    321e:	dd00      	ble.n	3222 <__aeabi_dsub+0xd2>
    3220:	e0e9      	b.n	33f6 <__aeabi_dsub+0x2a6>
    3222:	2220      	movs	r2, #32
    3224:	003c      	movs	r4, r7
    3226:	1ad2      	subs	r2, r2, r3
    3228:	409d      	lsls	r5, r3
    322a:	40d4      	lsrs	r4, r2
    322c:	409f      	lsls	r7, r3
    322e:	4325      	orrs	r5, r4
    3230:	429e      	cmp	r6, r3
    3232:	dd00      	ble.n	3236 <__aeabi_dsub+0xe6>
    3234:	e0db      	b.n	33ee <__aeabi_dsub+0x29e>
    3236:	1b9e      	subs	r6, r3, r6
    3238:	1c73      	adds	r3, r6, #1
    323a:	2b1f      	cmp	r3, #31
    323c:	dd00      	ble.n	3240 <__aeabi_dsub+0xf0>
    323e:	e10a      	b.n	3456 <__aeabi_dsub+0x306>
    3240:	2220      	movs	r2, #32
    3242:	0038      	movs	r0, r7
    3244:	1ad2      	subs	r2, r2, r3
    3246:	0029      	movs	r1, r5
    3248:	4097      	lsls	r7, r2
    324a:	002c      	movs	r4, r5
    324c:	4091      	lsls	r1, r2
    324e:	40d8      	lsrs	r0, r3
    3250:	1e7a      	subs	r2, r7, #1
    3252:	4197      	sbcs	r7, r2
    3254:	40dc      	lsrs	r4, r3
    3256:	2600      	movs	r6, #0
    3258:	4301      	orrs	r1, r0
    325a:	430f      	orrs	r7, r1
    325c:	077b      	lsls	r3, r7, #29
    325e:	d009      	beq.n	3274 <__aeabi_dsub+0x124>
    3260:	230f      	movs	r3, #15
    3262:	403b      	ands	r3, r7
    3264:	2b04      	cmp	r3, #4
    3266:	d005      	beq.n	3274 <__aeabi_dsub+0x124>
    3268:	1d3b      	adds	r3, r7, #4
    326a:	42bb      	cmp	r3, r7
    326c:	41bf      	sbcs	r7, r7
    326e:	427f      	negs	r7, r7
    3270:	19e4      	adds	r4, r4, r7
    3272:	001f      	movs	r7, r3
    3274:	0223      	lsls	r3, r4, #8
    3276:	d525      	bpl.n	32c4 <__aeabi_dsub+0x174>
    3278:	4b86      	ldr	r3, [pc, #536]	; (3494 <__aeabi_dsub+0x344>)
    327a:	3601      	adds	r6, #1
    327c:	429e      	cmp	r6, r3
    327e:	d100      	bne.n	3282 <__aeabi_dsub+0x132>
    3280:	e0af      	b.n	33e2 <__aeabi_dsub+0x292>
    3282:	4b85      	ldr	r3, [pc, #532]	; (3498 <__aeabi_dsub+0x348>)
    3284:	2501      	movs	r5, #1
    3286:	401c      	ands	r4, r3
    3288:	4643      	mov	r3, r8
    328a:	0762      	lsls	r2, r4, #29
    328c:	08ff      	lsrs	r7, r7, #3
    328e:	0264      	lsls	r4, r4, #9
    3290:	0576      	lsls	r6, r6, #21
    3292:	4317      	orrs	r7, r2
    3294:	0b24      	lsrs	r4, r4, #12
    3296:	0d76      	lsrs	r6, r6, #21
    3298:	401d      	ands	r5, r3
    329a:	2100      	movs	r1, #0
    329c:	0324      	lsls	r4, r4, #12
    329e:	0b23      	lsrs	r3, r4, #12
    32a0:	0d0c      	lsrs	r4, r1, #20
    32a2:	4a7e      	ldr	r2, [pc, #504]	; (349c <__aeabi_dsub+0x34c>)
    32a4:	0524      	lsls	r4, r4, #20
    32a6:	431c      	orrs	r4, r3
    32a8:	4014      	ands	r4, r2
    32aa:	0533      	lsls	r3, r6, #20
    32ac:	4323      	orrs	r3, r4
    32ae:	005b      	lsls	r3, r3, #1
    32b0:	07ed      	lsls	r5, r5, #31
    32b2:	085b      	lsrs	r3, r3, #1
    32b4:	432b      	orrs	r3, r5
    32b6:	0038      	movs	r0, r7
    32b8:	0019      	movs	r1, r3
    32ba:	bc1c      	pop	{r2, r3, r4}
    32bc:	4690      	mov	r8, r2
    32be:	4699      	mov	r9, r3
    32c0:	46a2      	mov	sl, r4
    32c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32c4:	2501      	movs	r5, #1
    32c6:	4643      	mov	r3, r8
    32c8:	0762      	lsls	r2, r4, #29
    32ca:	08ff      	lsrs	r7, r7, #3
    32cc:	4317      	orrs	r7, r2
    32ce:	08e4      	lsrs	r4, r4, #3
    32d0:	401d      	ands	r5, r3
    32d2:	4b70      	ldr	r3, [pc, #448]	; (3494 <__aeabi_dsub+0x344>)
    32d4:	429e      	cmp	r6, r3
    32d6:	d036      	beq.n	3346 <__aeabi_dsub+0x1f6>
    32d8:	0324      	lsls	r4, r4, #12
    32da:	0576      	lsls	r6, r6, #21
    32dc:	0b24      	lsrs	r4, r4, #12
    32de:	0d76      	lsrs	r6, r6, #21
    32e0:	e7db      	b.n	329a <__aeabi_dsub+0x14a>
    32e2:	4663      	mov	r3, ip
    32e4:	1af3      	subs	r3, r6, r3
    32e6:	2b00      	cmp	r3, #0
    32e8:	dc00      	bgt.n	32ec <__aeabi_dsub+0x19c>
    32ea:	e094      	b.n	3416 <__aeabi_dsub+0x2c6>
    32ec:	4660      	mov	r0, ip
    32ee:	2800      	cmp	r0, #0
    32f0:	d035      	beq.n	335e <__aeabi_dsub+0x20e>
    32f2:	4868      	ldr	r0, [pc, #416]	; (3494 <__aeabi_dsub+0x344>)
    32f4:	4286      	cmp	r6, r0
    32f6:	d0b1      	beq.n	325c <__aeabi_dsub+0x10c>
    32f8:	2780      	movs	r7, #128	; 0x80
    32fa:	043f      	lsls	r7, r7, #16
    32fc:	4339      	orrs	r1, r7
    32fe:	2b38      	cmp	r3, #56	; 0x38
    3300:	dc00      	bgt.n	3304 <__aeabi_dsub+0x1b4>
    3302:	e0fd      	b.n	3500 <__aeabi_dsub+0x3b0>
    3304:	430a      	orrs	r2, r1
    3306:	0017      	movs	r7, r2
    3308:	2100      	movs	r1, #0
    330a:	1e7a      	subs	r2, r7, #1
    330c:	4197      	sbcs	r7, r2
    330e:	4457      	add	r7, sl
    3310:	4557      	cmp	r7, sl
    3312:	4180      	sbcs	r0, r0
    3314:	1909      	adds	r1, r1, r4
    3316:	4244      	negs	r4, r0
    3318:	190c      	adds	r4, r1, r4
    331a:	0223      	lsls	r3, r4, #8
    331c:	d53a      	bpl.n	3394 <__aeabi_dsub+0x244>
    331e:	4b5d      	ldr	r3, [pc, #372]	; (3494 <__aeabi_dsub+0x344>)
    3320:	3601      	adds	r6, #1
    3322:	429e      	cmp	r6, r3
    3324:	d100      	bne.n	3328 <__aeabi_dsub+0x1d8>
    3326:	e14b      	b.n	35c0 <__aeabi_dsub+0x470>
    3328:	2201      	movs	r2, #1
    332a:	4b5b      	ldr	r3, [pc, #364]	; (3498 <__aeabi_dsub+0x348>)
    332c:	401c      	ands	r4, r3
    332e:	087b      	lsrs	r3, r7, #1
    3330:	4017      	ands	r7, r2
    3332:	431f      	orrs	r7, r3
    3334:	07e2      	lsls	r2, r4, #31
    3336:	4317      	orrs	r7, r2
    3338:	0864      	lsrs	r4, r4, #1
    333a:	e78f      	b.n	325c <__aeabi_dsub+0x10c>
    333c:	0008      	movs	r0, r1
    333e:	4310      	orrs	r0, r2
    3340:	d000      	beq.n	3344 <__aeabi_dsub+0x1f4>
    3342:	e724      	b.n	318e <__aeabi_dsub+0x3e>
    3344:	e721      	b.n	318a <__aeabi_dsub+0x3a>
    3346:	0023      	movs	r3, r4
    3348:	433b      	orrs	r3, r7
    334a:	d100      	bne.n	334e <__aeabi_dsub+0x1fe>
    334c:	e1b9      	b.n	36c2 <__aeabi_dsub+0x572>
    334e:	2280      	movs	r2, #128	; 0x80
    3350:	0312      	lsls	r2, r2, #12
    3352:	4314      	orrs	r4, r2
    3354:	0324      	lsls	r4, r4, #12
    3356:	0b24      	lsrs	r4, r4, #12
    3358:	e79f      	b.n	329a <__aeabi_dsub+0x14a>
    335a:	002e      	movs	r6, r5
    335c:	e77e      	b.n	325c <__aeabi_dsub+0x10c>
    335e:	0008      	movs	r0, r1
    3360:	4310      	orrs	r0, r2
    3362:	d100      	bne.n	3366 <__aeabi_dsub+0x216>
    3364:	e0ca      	b.n	34fc <__aeabi_dsub+0x3ac>
    3366:	1e58      	subs	r0, r3, #1
    3368:	4684      	mov	ip, r0
    336a:	2800      	cmp	r0, #0
    336c:	d000      	beq.n	3370 <__aeabi_dsub+0x220>
    336e:	e0e7      	b.n	3540 <__aeabi_dsub+0x3f0>
    3370:	4452      	add	r2, sl
    3372:	4552      	cmp	r2, sl
    3374:	4180      	sbcs	r0, r0
    3376:	1864      	adds	r4, r4, r1
    3378:	4240      	negs	r0, r0
    337a:	1824      	adds	r4, r4, r0
    337c:	0017      	movs	r7, r2
    337e:	2601      	movs	r6, #1
    3380:	0223      	lsls	r3, r4, #8
    3382:	d507      	bpl.n	3394 <__aeabi_dsub+0x244>
    3384:	2602      	movs	r6, #2
    3386:	e7cf      	b.n	3328 <__aeabi_dsub+0x1d8>
    3388:	4664      	mov	r4, ip
    338a:	432c      	orrs	r4, r5
    338c:	d100      	bne.n	3390 <__aeabi_dsub+0x240>
    338e:	e1b3      	b.n	36f8 <__aeabi_dsub+0x5a8>
    3390:	002c      	movs	r4, r5
    3392:	4667      	mov	r7, ip
    3394:	077b      	lsls	r3, r7, #29
    3396:	d000      	beq.n	339a <__aeabi_dsub+0x24a>
    3398:	e762      	b.n	3260 <__aeabi_dsub+0x110>
    339a:	0763      	lsls	r3, r4, #29
    339c:	08ff      	lsrs	r7, r7, #3
    339e:	431f      	orrs	r7, r3
    33a0:	2501      	movs	r5, #1
    33a2:	4643      	mov	r3, r8
    33a4:	08e4      	lsrs	r4, r4, #3
    33a6:	401d      	ands	r5, r3
    33a8:	e793      	b.n	32d2 <__aeabi_dsub+0x182>
    33aa:	2d00      	cmp	r5, #0
    33ac:	d178      	bne.n	34a0 <__aeabi_dsub+0x350>
    33ae:	1c75      	adds	r5, r6, #1
    33b0:	056d      	lsls	r5, r5, #21
    33b2:	0d6d      	lsrs	r5, r5, #21
    33b4:	2d01      	cmp	r5, #1
    33b6:	dc00      	bgt.n	33ba <__aeabi_dsub+0x26a>
    33b8:	e0f2      	b.n	35a0 <__aeabi_dsub+0x450>
    33ba:	4650      	mov	r0, sl
    33bc:	1a80      	subs	r0, r0, r2
    33be:	4582      	cmp	sl, r0
    33c0:	41bf      	sbcs	r7, r7
    33c2:	1a65      	subs	r5, r4, r1
    33c4:	427f      	negs	r7, r7
    33c6:	1bed      	subs	r5, r5, r7
    33c8:	4684      	mov	ip, r0
    33ca:	0228      	lsls	r0, r5, #8
    33cc:	d400      	bmi.n	33d0 <__aeabi_dsub+0x280>
    33ce:	e08c      	b.n	34ea <__aeabi_dsub+0x39a>
    33d0:	4650      	mov	r0, sl
    33d2:	1a17      	subs	r7, r2, r0
    33d4:	42ba      	cmp	r2, r7
    33d6:	4192      	sbcs	r2, r2
    33d8:	1b0c      	subs	r4, r1, r4
    33da:	4255      	negs	r5, r2
    33dc:	1b65      	subs	r5, r4, r5
    33de:	4698      	mov	r8, r3
    33e0:	e714      	b.n	320c <__aeabi_dsub+0xbc>
    33e2:	2501      	movs	r5, #1
    33e4:	4643      	mov	r3, r8
    33e6:	2400      	movs	r4, #0
    33e8:	401d      	ands	r5, r3
    33ea:	2700      	movs	r7, #0
    33ec:	e755      	b.n	329a <__aeabi_dsub+0x14a>
    33ee:	4c2a      	ldr	r4, [pc, #168]	; (3498 <__aeabi_dsub+0x348>)
    33f0:	1af6      	subs	r6, r6, r3
    33f2:	402c      	ands	r4, r5
    33f4:	e732      	b.n	325c <__aeabi_dsub+0x10c>
    33f6:	003d      	movs	r5, r7
    33f8:	3828      	subs	r0, #40	; 0x28
    33fa:	4085      	lsls	r5, r0
    33fc:	2700      	movs	r7, #0
    33fe:	e717      	b.n	3230 <__aeabi_dsub+0xe0>
    3400:	0038      	movs	r0, r7
    3402:	f000 fb13 	bl	3a2c <__clzsi2>
    3406:	3020      	adds	r0, #32
    3408:	e706      	b.n	3218 <__aeabi_dsub+0xc8>
    340a:	430a      	orrs	r2, r1
    340c:	0017      	movs	r7, r2
    340e:	2100      	movs	r1, #0
    3410:	1e7a      	subs	r2, r7, #1
    3412:	4197      	sbcs	r7, r2
    3414:	e6ee      	b.n	31f4 <__aeabi_dsub+0xa4>
    3416:	2b00      	cmp	r3, #0
    3418:	d000      	beq.n	341c <__aeabi_dsub+0x2cc>
    341a:	e0e5      	b.n	35e8 <__aeabi_dsub+0x498>
    341c:	1c73      	adds	r3, r6, #1
    341e:	469c      	mov	ip, r3
    3420:	055b      	lsls	r3, r3, #21
    3422:	0d5b      	lsrs	r3, r3, #21
    3424:	2b01      	cmp	r3, #1
    3426:	dc00      	bgt.n	342a <__aeabi_dsub+0x2da>
    3428:	e09f      	b.n	356a <__aeabi_dsub+0x41a>
    342a:	4b1a      	ldr	r3, [pc, #104]	; (3494 <__aeabi_dsub+0x344>)
    342c:	459c      	cmp	ip, r3
    342e:	d100      	bne.n	3432 <__aeabi_dsub+0x2e2>
    3430:	e0c5      	b.n	35be <__aeabi_dsub+0x46e>
    3432:	4452      	add	r2, sl
    3434:	4552      	cmp	r2, sl
    3436:	4180      	sbcs	r0, r0
    3438:	1864      	adds	r4, r4, r1
    343a:	4240      	negs	r0, r0
    343c:	1824      	adds	r4, r4, r0
    343e:	07e7      	lsls	r7, r4, #31
    3440:	0852      	lsrs	r2, r2, #1
    3442:	4317      	orrs	r7, r2
    3444:	0864      	lsrs	r4, r4, #1
    3446:	4666      	mov	r6, ip
    3448:	e708      	b.n	325c <__aeabi_dsub+0x10c>
    344a:	4812      	ldr	r0, [pc, #72]	; (3494 <__aeabi_dsub+0x344>)
    344c:	4285      	cmp	r5, r0
    344e:	d100      	bne.n	3452 <__aeabi_dsub+0x302>
    3450:	e085      	b.n	355e <__aeabi_dsub+0x40e>
    3452:	001d      	movs	r5, r3
    3454:	e6bc      	b.n	31d0 <__aeabi_dsub+0x80>
    3456:	0029      	movs	r1, r5
    3458:	3e1f      	subs	r6, #31
    345a:	40f1      	lsrs	r1, r6
    345c:	2b20      	cmp	r3, #32
    345e:	d100      	bne.n	3462 <__aeabi_dsub+0x312>
    3460:	e07f      	b.n	3562 <__aeabi_dsub+0x412>
    3462:	2240      	movs	r2, #64	; 0x40
    3464:	1ad3      	subs	r3, r2, r3
    3466:	409d      	lsls	r5, r3
    3468:	432f      	orrs	r7, r5
    346a:	1e7d      	subs	r5, r7, #1
    346c:	41af      	sbcs	r7, r5
    346e:	2400      	movs	r4, #0
    3470:	430f      	orrs	r7, r1
    3472:	2600      	movs	r6, #0
    3474:	e78e      	b.n	3394 <__aeabi_dsub+0x244>
    3476:	002b      	movs	r3, r5
    3478:	000f      	movs	r7, r1
    347a:	3b20      	subs	r3, #32
    347c:	40df      	lsrs	r7, r3
    347e:	2d20      	cmp	r5, #32
    3480:	d071      	beq.n	3566 <__aeabi_dsub+0x416>
    3482:	2340      	movs	r3, #64	; 0x40
    3484:	1b5d      	subs	r5, r3, r5
    3486:	40a9      	lsls	r1, r5
    3488:	430a      	orrs	r2, r1
    348a:	1e51      	subs	r1, r2, #1
    348c:	418a      	sbcs	r2, r1
    348e:	2100      	movs	r1, #0
    3490:	4317      	orrs	r7, r2
    3492:	e6af      	b.n	31f4 <__aeabi_dsub+0xa4>
    3494:	000007ff 	.word	0x000007ff
    3498:	ff7fffff 	.word	0xff7fffff
    349c:	800fffff 	.word	0x800fffff
    34a0:	2e00      	cmp	r6, #0
    34a2:	d03e      	beq.n	3522 <__aeabi_dsub+0x3d2>
    34a4:	4eb3      	ldr	r6, [pc, #716]	; (3774 <__aeabi_dsub+0x624>)
    34a6:	45b4      	cmp	ip, r6
    34a8:	d045      	beq.n	3536 <__aeabi_dsub+0x3e6>
    34aa:	2680      	movs	r6, #128	; 0x80
    34ac:	0436      	lsls	r6, r6, #16
    34ae:	426d      	negs	r5, r5
    34b0:	4334      	orrs	r4, r6
    34b2:	2d38      	cmp	r5, #56	; 0x38
    34b4:	dd00      	ble.n	34b8 <__aeabi_dsub+0x368>
    34b6:	e0a8      	b.n	360a <__aeabi_dsub+0x4ba>
    34b8:	2d1f      	cmp	r5, #31
    34ba:	dd00      	ble.n	34be <__aeabi_dsub+0x36e>
    34bc:	e11f      	b.n	36fe <__aeabi_dsub+0x5ae>
    34be:	2620      	movs	r6, #32
    34c0:	0027      	movs	r7, r4
    34c2:	4650      	mov	r0, sl
    34c4:	1b76      	subs	r6, r6, r5
    34c6:	40b7      	lsls	r7, r6
    34c8:	40e8      	lsrs	r0, r5
    34ca:	4307      	orrs	r7, r0
    34cc:	4650      	mov	r0, sl
    34ce:	40b0      	lsls	r0, r6
    34d0:	1e46      	subs	r6, r0, #1
    34d2:	41b0      	sbcs	r0, r6
    34d4:	40ec      	lsrs	r4, r5
    34d6:	4338      	orrs	r0, r7
    34d8:	1a17      	subs	r7, r2, r0
    34da:	42ba      	cmp	r2, r7
    34dc:	4192      	sbcs	r2, r2
    34de:	1b0c      	subs	r4, r1, r4
    34e0:	4252      	negs	r2, r2
    34e2:	1aa4      	subs	r4, r4, r2
    34e4:	4666      	mov	r6, ip
    34e6:	4698      	mov	r8, r3
    34e8:	e68b      	b.n	3202 <__aeabi_dsub+0xb2>
    34ea:	4664      	mov	r4, ip
    34ec:	4667      	mov	r7, ip
    34ee:	432c      	orrs	r4, r5
    34f0:	d000      	beq.n	34f4 <__aeabi_dsub+0x3a4>
    34f2:	e68b      	b.n	320c <__aeabi_dsub+0xbc>
    34f4:	2500      	movs	r5, #0
    34f6:	2600      	movs	r6, #0
    34f8:	2700      	movs	r7, #0
    34fa:	e6ea      	b.n	32d2 <__aeabi_dsub+0x182>
    34fc:	001e      	movs	r6, r3
    34fe:	e6ad      	b.n	325c <__aeabi_dsub+0x10c>
    3500:	2b1f      	cmp	r3, #31
    3502:	dc60      	bgt.n	35c6 <__aeabi_dsub+0x476>
    3504:	2720      	movs	r7, #32
    3506:	1af8      	subs	r0, r7, r3
    3508:	000f      	movs	r7, r1
    350a:	4684      	mov	ip, r0
    350c:	4087      	lsls	r7, r0
    350e:	0010      	movs	r0, r2
    3510:	40d8      	lsrs	r0, r3
    3512:	4307      	orrs	r7, r0
    3514:	4660      	mov	r0, ip
    3516:	4082      	lsls	r2, r0
    3518:	1e50      	subs	r0, r2, #1
    351a:	4182      	sbcs	r2, r0
    351c:	40d9      	lsrs	r1, r3
    351e:	4317      	orrs	r7, r2
    3520:	e6f5      	b.n	330e <__aeabi_dsub+0x1be>
    3522:	0026      	movs	r6, r4
    3524:	4650      	mov	r0, sl
    3526:	4306      	orrs	r6, r0
    3528:	d005      	beq.n	3536 <__aeabi_dsub+0x3e6>
    352a:	43ed      	mvns	r5, r5
    352c:	2d00      	cmp	r5, #0
    352e:	d0d3      	beq.n	34d8 <__aeabi_dsub+0x388>
    3530:	4e90      	ldr	r6, [pc, #576]	; (3774 <__aeabi_dsub+0x624>)
    3532:	45b4      	cmp	ip, r6
    3534:	d1bd      	bne.n	34b2 <__aeabi_dsub+0x362>
    3536:	000c      	movs	r4, r1
    3538:	0017      	movs	r7, r2
    353a:	4666      	mov	r6, ip
    353c:	4698      	mov	r8, r3
    353e:	e68d      	b.n	325c <__aeabi_dsub+0x10c>
    3540:	488c      	ldr	r0, [pc, #560]	; (3774 <__aeabi_dsub+0x624>)
    3542:	4283      	cmp	r3, r0
    3544:	d00b      	beq.n	355e <__aeabi_dsub+0x40e>
    3546:	4663      	mov	r3, ip
    3548:	e6d9      	b.n	32fe <__aeabi_dsub+0x1ae>
    354a:	2d00      	cmp	r5, #0
    354c:	d000      	beq.n	3550 <__aeabi_dsub+0x400>
    354e:	e096      	b.n	367e <__aeabi_dsub+0x52e>
    3550:	0008      	movs	r0, r1
    3552:	4310      	orrs	r0, r2
    3554:	d100      	bne.n	3558 <__aeabi_dsub+0x408>
    3556:	e0e2      	b.n	371e <__aeabi_dsub+0x5ce>
    3558:	000c      	movs	r4, r1
    355a:	0017      	movs	r7, r2
    355c:	4698      	mov	r8, r3
    355e:	4e85      	ldr	r6, [pc, #532]	; (3774 <__aeabi_dsub+0x624>)
    3560:	e67c      	b.n	325c <__aeabi_dsub+0x10c>
    3562:	2500      	movs	r5, #0
    3564:	e780      	b.n	3468 <__aeabi_dsub+0x318>
    3566:	2100      	movs	r1, #0
    3568:	e78e      	b.n	3488 <__aeabi_dsub+0x338>
    356a:	0023      	movs	r3, r4
    356c:	4650      	mov	r0, sl
    356e:	4303      	orrs	r3, r0
    3570:	2e00      	cmp	r6, #0
    3572:	d000      	beq.n	3576 <__aeabi_dsub+0x426>
    3574:	e0a8      	b.n	36c8 <__aeabi_dsub+0x578>
    3576:	2b00      	cmp	r3, #0
    3578:	d100      	bne.n	357c <__aeabi_dsub+0x42c>
    357a:	e0de      	b.n	373a <__aeabi_dsub+0x5ea>
    357c:	000b      	movs	r3, r1
    357e:	4313      	orrs	r3, r2
    3580:	d100      	bne.n	3584 <__aeabi_dsub+0x434>
    3582:	e66b      	b.n	325c <__aeabi_dsub+0x10c>
    3584:	4452      	add	r2, sl
    3586:	4552      	cmp	r2, sl
    3588:	4180      	sbcs	r0, r0
    358a:	1864      	adds	r4, r4, r1
    358c:	4240      	negs	r0, r0
    358e:	1824      	adds	r4, r4, r0
    3590:	0017      	movs	r7, r2
    3592:	0223      	lsls	r3, r4, #8
    3594:	d400      	bmi.n	3598 <__aeabi_dsub+0x448>
    3596:	e6fd      	b.n	3394 <__aeabi_dsub+0x244>
    3598:	4b77      	ldr	r3, [pc, #476]	; (3778 <__aeabi_dsub+0x628>)
    359a:	4666      	mov	r6, ip
    359c:	401c      	ands	r4, r3
    359e:	e65d      	b.n	325c <__aeabi_dsub+0x10c>
    35a0:	0025      	movs	r5, r4
    35a2:	4650      	mov	r0, sl
    35a4:	4305      	orrs	r5, r0
    35a6:	2e00      	cmp	r6, #0
    35a8:	d1cf      	bne.n	354a <__aeabi_dsub+0x3fa>
    35aa:	2d00      	cmp	r5, #0
    35ac:	d14f      	bne.n	364e <__aeabi_dsub+0x4fe>
    35ae:	000c      	movs	r4, r1
    35b0:	4314      	orrs	r4, r2
    35b2:	d100      	bne.n	35b6 <__aeabi_dsub+0x466>
    35b4:	e0a0      	b.n	36f8 <__aeabi_dsub+0x5a8>
    35b6:	000c      	movs	r4, r1
    35b8:	0017      	movs	r7, r2
    35ba:	4698      	mov	r8, r3
    35bc:	e64e      	b.n	325c <__aeabi_dsub+0x10c>
    35be:	4666      	mov	r6, ip
    35c0:	2400      	movs	r4, #0
    35c2:	2700      	movs	r7, #0
    35c4:	e685      	b.n	32d2 <__aeabi_dsub+0x182>
    35c6:	001f      	movs	r7, r3
    35c8:	0008      	movs	r0, r1
    35ca:	3f20      	subs	r7, #32
    35cc:	40f8      	lsrs	r0, r7
    35ce:	0007      	movs	r7, r0
    35d0:	2b20      	cmp	r3, #32
    35d2:	d100      	bne.n	35d6 <__aeabi_dsub+0x486>
    35d4:	e08e      	b.n	36f4 <__aeabi_dsub+0x5a4>
    35d6:	2040      	movs	r0, #64	; 0x40
    35d8:	1ac3      	subs	r3, r0, r3
    35da:	4099      	lsls	r1, r3
    35dc:	430a      	orrs	r2, r1
    35de:	1e51      	subs	r1, r2, #1
    35e0:	418a      	sbcs	r2, r1
    35e2:	2100      	movs	r1, #0
    35e4:	4317      	orrs	r7, r2
    35e6:	e692      	b.n	330e <__aeabi_dsub+0x1be>
    35e8:	2e00      	cmp	r6, #0
    35ea:	d114      	bne.n	3616 <__aeabi_dsub+0x4c6>
    35ec:	0026      	movs	r6, r4
    35ee:	4650      	mov	r0, sl
    35f0:	4306      	orrs	r6, r0
    35f2:	d062      	beq.n	36ba <__aeabi_dsub+0x56a>
    35f4:	43db      	mvns	r3, r3
    35f6:	2b00      	cmp	r3, #0
    35f8:	d15c      	bne.n	36b4 <__aeabi_dsub+0x564>
    35fa:	1887      	adds	r7, r0, r2
    35fc:	4297      	cmp	r7, r2
    35fe:	4192      	sbcs	r2, r2
    3600:	1864      	adds	r4, r4, r1
    3602:	4252      	negs	r2, r2
    3604:	18a4      	adds	r4, r4, r2
    3606:	4666      	mov	r6, ip
    3608:	e687      	b.n	331a <__aeabi_dsub+0x1ca>
    360a:	4650      	mov	r0, sl
    360c:	4320      	orrs	r0, r4
    360e:	1e44      	subs	r4, r0, #1
    3610:	41a0      	sbcs	r0, r4
    3612:	2400      	movs	r4, #0
    3614:	e760      	b.n	34d8 <__aeabi_dsub+0x388>
    3616:	4e57      	ldr	r6, [pc, #348]	; (3774 <__aeabi_dsub+0x624>)
    3618:	45b4      	cmp	ip, r6
    361a:	d04e      	beq.n	36ba <__aeabi_dsub+0x56a>
    361c:	2680      	movs	r6, #128	; 0x80
    361e:	0436      	lsls	r6, r6, #16
    3620:	425b      	negs	r3, r3
    3622:	4334      	orrs	r4, r6
    3624:	2b38      	cmp	r3, #56	; 0x38
    3626:	dd00      	ble.n	362a <__aeabi_dsub+0x4da>
    3628:	e07f      	b.n	372a <__aeabi_dsub+0x5da>
    362a:	2b1f      	cmp	r3, #31
    362c:	dd00      	ble.n	3630 <__aeabi_dsub+0x4e0>
    362e:	e08b      	b.n	3748 <__aeabi_dsub+0x5f8>
    3630:	2620      	movs	r6, #32
    3632:	0027      	movs	r7, r4
    3634:	4650      	mov	r0, sl
    3636:	1af6      	subs	r6, r6, r3
    3638:	40b7      	lsls	r7, r6
    363a:	40d8      	lsrs	r0, r3
    363c:	4307      	orrs	r7, r0
    363e:	4650      	mov	r0, sl
    3640:	40b0      	lsls	r0, r6
    3642:	1e46      	subs	r6, r0, #1
    3644:	41b0      	sbcs	r0, r6
    3646:	4307      	orrs	r7, r0
    3648:	40dc      	lsrs	r4, r3
    364a:	18bf      	adds	r7, r7, r2
    364c:	e7d6      	b.n	35fc <__aeabi_dsub+0x4ac>
    364e:	000d      	movs	r5, r1
    3650:	4315      	orrs	r5, r2
    3652:	d100      	bne.n	3656 <__aeabi_dsub+0x506>
    3654:	e602      	b.n	325c <__aeabi_dsub+0x10c>
    3656:	4650      	mov	r0, sl
    3658:	1a80      	subs	r0, r0, r2
    365a:	4582      	cmp	sl, r0
    365c:	41bf      	sbcs	r7, r7
    365e:	1a65      	subs	r5, r4, r1
    3660:	427f      	negs	r7, r7
    3662:	1bed      	subs	r5, r5, r7
    3664:	4684      	mov	ip, r0
    3666:	0228      	lsls	r0, r5, #8
    3668:	d400      	bmi.n	366c <__aeabi_dsub+0x51c>
    366a:	e68d      	b.n	3388 <__aeabi_dsub+0x238>
    366c:	4650      	mov	r0, sl
    366e:	1a17      	subs	r7, r2, r0
    3670:	42ba      	cmp	r2, r7
    3672:	4192      	sbcs	r2, r2
    3674:	1b0c      	subs	r4, r1, r4
    3676:	4252      	negs	r2, r2
    3678:	1aa4      	subs	r4, r4, r2
    367a:	4698      	mov	r8, r3
    367c:	e5ee      	b.n	325c <__aeabi_dsub+0x10c>
    367e:	000d      	movs	r5, r1
    3680:	4315      	orrs	r5, r2
    3682:	d100      	bne.n	3686 <__aeabi_dsub+0x536>
    3684:	e76b      	b.n	355e <__aeabi_dsub+0x40e>
    3686:	4650      	mov	r0, sl
    3688:	0767      	lsls	r7, r4, #29
    368a:	08c0      	lsrs	r0, r0, #3
    368c:	4307      	orrs	r7, r0
    368e:	2080      	movs	r0, #128	; 0x80
    3690:	08e4      	lsrs	r4, r4, #3
    3692:	0300      	lsls	r0, r0, #12
    3694:	4204      	tst	r4, r0
    3696:	d007      	beq.n	36a8 <__aeabi_dsub+0x558>
    3698:	08cd      	lsrs	r5, r1, #3
    369a:	4205      	tst	r5, r0
    369c:	d104      	bne.n	36a8 <__aeabi_dsub+0x558>
    369e:	002c      	movs	r4, r5
    36a0:	4698      	mov	r8, r3
    36a2:	08d7      	lsrs	r7, r2, #3
    36a4:	0749      	lsls	r1, r1, #29
    36a6:	430f      	orrs	r7, r1
    36a8:	0f7b      	lsrs	r3, r7, #29
    36aa:	00e4      	lsls	r4, r4, #3
    36ac:	431c      	orrs	r4, r3
    36ae:	00ff      	lsls	r7, r7, #3
    36b0:	4e30      	ldr	r6, [pc, #192]	; (3774 <__aeabi_dsub+0x624>)
    36b2:	e5d3      	b.n	325c <__aeabi_dsub+0x10c>
    36b4:	4e2f      	ldr	r6, [pc, #188]	; (3774 <__aeabi_dsub+0x624>)
    36b6:	45b4      	cmp	ip, r6
    36b8:	d1b4      	bne.n	3624 <__aeabi_dsub+0x4d4>
    36ba:	000c      	movs	r4, r1
    36bc:	0017      	movs	r7, r2
    36be:	4666      	mov	r6, ip
    36c0:	e5cc      	b.n	325c <__aeabi_dsub+0x10c>
    36c2:	2700      	movs	r7, #0
    36c4:	2400      	movs	r4, #0
    36c6:	e5e8      	b.n	329a <__aeabi_dsub+0x14a>
    36c8:	2b00      	cmp	r3, #0
    36ca:	d039      	beq.n	3740 <__aeabi_dsub+0x5f0>
    36cc:	000b      	movs	r3, r1
    36ce:	4313      	orrs	r3, r2
    36d0:	d100      	bne.n	36d4 <__aeabi_dsub+0x584>
    36d2:	e744      	b.n	355e <__aeabi_dsub+0x40e>
    36d4:	08c0      	lsrs	r0, r0, #3
    36d6:	0767      	lsls	r7, r4, #29
    36d8:	4307      	orrs	r7, r0
    36da:	2080      	movs	r0, #128	; 0x80
    36dc:	08e4      	lsrs	r4, r4, #3
    36de:	0300      	lsls	r0, r0, #12
    36e0:	4204      	tst	r4, r0
    36e2:	d0e1      	beq.n	36a8 <__aeabi_dsub+0x558>
    36e4:	08cb      	lsrs	r3, r1, #3
    36e6:	4203      	tst	r3, r0
    36e8:	d1de      	bne.n	36a8 <__aeabi_dsub+0x558>
    36ea:	08d7      	lsrs	r7, r2, #3
    36ec:	0749      	lsls	r1, r1, #29
    36ee:	430f      	orrs	r7, r1
    36f0:	001c      	movs	r4, r3
    36f2:	e7d9      	b.n	36a8 <__aeabi_dsub+0x558>
    36f4:	2100      	movs	r1, #0
    36f6:	e771      	b.n	35dc <__aeabi_dsub+0x48c>
    36f8:	2500      	movs	r5, #0
    36fa:	2700      	movs	r7, #0
    36fc:	e5e9      	b.n	32d2 <__aeabi_dsub+0x182>
    36fe:	002e      	movs	r6, r5
    3700:	0027      	movs	r7, r4
    3702:	3e20      	subs	r6, #32
    3704:	40f7      	lsrs	r7, r6
    3706:	2d20      	cmp	r5, #32
    3708:	d02f      	beq.n	376a <__aeabi_dsub+0x61a>
    370a:	2640      	movs	r6, #64	; 0x40
    370c:	1b75      	subs	r5, r6, r5
    370e:	40ac      	lsls	r4, r5
    3710:	4650      	mov	r0, sl
    3712:	4320      	orrs	r0, r4
    3714:	1e44      	subs	r4, r0, #1
    3716:	41a0      	sbcs	r0, r4
    3718:	2400      	movs	r4, #0
    371a:	4338      	orrs	r0, r7
    371c:	e6dc      	b.n	34d8 <__aeabi_dsub+0x388>
    371e:	2480      	movs	r4, #128	; 0x80
    3720:	2500      	movs	r5, #0
    3722:	0324      	lsls	r4, r4, #12
    3724:	4e13      	ldr	r6, [pc, #76]	; (3774 <__aeabi_dsub+0x624>)
    3726:	2700      	movs	r7, #0
    3728:	e5d3      	b.n	32d2 <__aeabi_dsub+0x182>
    372a:	4650      	mov	r0, sl
    372c:	4320      	orrs	r0, r4
    372e:	0007      	movs	r7, r0
    3730:	1e78      	subs	r0, r7, #1
    3732:	4187      	sbcs	r7, r0
    3734:	2400      	movs	r4, #0
    3736:	18bf      	adds	r7, r7, r2
    3738:	e760      	b.n	35fc <__aeabi_dsub+0x4ac>
    373a:	000c      	movs	r4, r1
    373c:	0017      	movs	r7, r2
    373e:	e58d      	b.n	325c <__aeabi_dsub+0x10c>
    3740:	000c      	movs	r4, r1
    3742:	0017      	movs	r7, r2
    3744:	4e0b      	ldr	r6, [pc, #44]	; (3774 <__aeabi_dsub+0x624>)
    3746:	e589      	b.n	325c <__aeabi_dsub+0x10c>
    3748:	001e      	movs	r6, r3
    374a:	0027      	movs	r7, r4
    374c:	3e20      	subs	r6, #32
    374e:	40f7      	lsrs	r7, r6
    3750:	2b20      	cmp	r3, #32
    3752:	d00c      	beq.n	376e <__aeabi_dsub+0x61e>
    3754:	2640      	movs	r6, #64	; 0x40
    3756:	1af3      	subs	r3, r6, r3
    3758:	409c      	lsls	r4, r3
    375a:	4650      	mov	r0, sl
    375c:	4320      	orrs	r0, r4
    375e:	1e44      	subs	r4, r0, #1
    3760:	41a0      	sbcs	r0, r4
    3762:	4307      	orrs	r7, r0
    3764:	2400      	movs	r4, #0
    3766:	18bf      	adds	r7, r7, r2
    3768:	e748      	b.n	35fc <__aeabi_dsub+0x4ac>
    376a:	2400      	movs	r4, #0
    376c:	e7d0      	b.n	3710 <__aeabi_dsub+0x5c0>
    376e:	2400      	movs	r4, #0
    3770:	e7f3      	b.n	375a <__aeabi_dsub+0x60a>
    3772:	46c0      	nop			; (mov r8, r8)
    3774:	000007ff 	.word	0x000007ff
    3778:	ff7fffff 	.word	0xff7fffff

0000377c <__aeabi_i2d>:
    377c:	b570      	push	{r4, r5, r6, lr}
    377e:	2800      	cmp	r0, #0
    3780:	d030      	beq.n	37e4 <__aeabi_i2d+0x68>
    3782:	17c3      	asrs	r3, r0, #31
    3784:	18c4      	adds	r4, r0, r3
    3786:	405c      	eors	r4, r3
    3788:	0fc5      	lsrs	r5, r0, #31
    378a:	0020      	movs	r0, r4
    378c:	f000 f94e 	bl	3a2c <__clzsi2>
    3790:	4b17      	ldr	r3, [pc, #92]	; (37f0 <__aeabi_i2d+0x74>)
    3792:	4a18      	ldr	r2, [pc, #96]	; (37f4 <__aeabi_i2d+0x78>)
    3794:	1a1b      	subs	r3, r3, r0
    3796:	1ad2      	subs	r2, r2, r3
    3798:	2a1f      	cmp	r2, #31
    379a:	dd18      	ble.n	37ce <__aeabi_i2d+0x52>
    379c:	4a16      	ldr	r2, [pc, #88]	; (37f8 <__aeabi_i2d+0x7c>)
    379e:	1ad2      	subs	r2, r2, r3
    37a0:	4094      	lsls	r4, r2
    37a2:	2200      	movs	r2, #0
    37a4:	0324      	lsls	r4, r4, #12
    37a6:	055b      	lsls	r3, r3, #21
    37a8:	0b24      	lsrs	r4, r4, #12
    37aa:	0d5b      	lsrs	r3, r3, #21
    37ac:	2100      	movs	r1, #0
    37ae:	0010      	movs	r0, r2
    37b0:	0324      	lsls	r4, r4, #12
    37b2:	0d0a      	lsrs	r2, r1, #20
    37b4:	0b24      	lsrs	r4, r4, #12
    37b6:	0512      	lsls	r2, r2, #20
    37b8:	4322      	orrs	r2, r4
    37ba:	4c10      	ldr	r4, [pc, #64]	; (37fc <__aeabi_i2d+0x80>)
    37bc:	051b      	lsls	r3, r3, #20
    37be:	4022      	ands	r2, r4
    37c0:	4313      	orrs	r3, r2
    37c2:	005b      	lsls	r3, r3, #1
    37c4:	07ed      	lsls	r5, r5, #31
    37c6:	085b      	lsrs	r3, r3, #1
    37c8:	432b      	orrs	r3, r5
    37ca:	0019      	movs	r1, r3
    37cc:	bd70      	pop	{r4, r5, r6, pc}
    37ce:	0021      	movs	r1, r4
    37d0:	4091      	lsls	r1, r2
    37d2:	000a      	movs	r2, r1
    37d4:	210b      	movs	r1, #11
    37d6:	1a08      	subs	r0, r1, r0
    37d8:	40c4      	lsrs	r4, r0
    37da:	055b      	lsls	r3, r3, #21
    37dc:	0324      	lsls	r4, r4, #12
    37de:	0b24      	lsrs	r4, r4, #12
    37e0:	0d5b      	lsrs	r3, r3, #21
    37e2:	e7e3      	b.n	37ac <__aeabi_i2d+0x30>
    37e4:	2500      	movs	r5, #0
    37e6:	2300      	movs	r3, #0
    37e8:	2400      	movs	r4, #0
    37ea:	2200      	movs	r2, #0
    37ec:	e7de      	b.n	37ac <__aeabi_i2d+0x30>
    37ee:	46c0      	nop			; (mov r8, r8)
    37f0:	0000041e 	.word	0x0000041e
    37f4:	00000433 	.word	0x00000433
    37f8:	00000413 	.word	0x00000413
    37fc:	800fffff 	.word	0x800fffff

00003800 <__aeabi_f2d>:
    3800:	0041      	lsls	r1, r0, #1
    3802:	0e09      	lsrs	r1, r1, #24
    3804:	1c4b      	adds	r3, r1, #1
    3806:	b570      	push	{r4, r5, r6, lr}
    3808:	b2db      	uxtb	r3, r3
    380a:	0246      	lsls	r6, r0, #9
    380c:	0a75      	lsrs	r5, r6, #9
    380e:	0fc4      	lsrs	r4, r0, #31
    3810:	2b01      	cmp	r3, #1
    3812:	dd14      	ble.n	383e <__aeabi_f2d+0x3e>
    3814:	23e0      	movs	r3, #224	; 0xe0
    3816:	009b      	lsls	r3, r3, #2
    3818:	076d      	lsls	r5, r5, #29
    381a:	0b36      	lsrs	r6, r6, #12
    381c:	18cb      	adds	r3, r1, r3
    381e:	2100      	movs	r1, #0
    3820:	0d0a      	lsrs	r2, r1, #20
    3822:	0028      	movs	r0, r5
    3824:	0512      	lsls	r2, r2, #20
    3826:	4d1c      	ldr	r5, [pc, #112]	; (3898 <__aeabi_f2d+0x98>)
    3828:	4332      	orrs	r2, r6
    382a:	055b      	lsls	r3, r3, #21
    382c:	402a      	ands	r2, r5
    382e:	085b      	lsrs	r3, r3, #1
    3830:	4313      	orrs	r3, r2
    3832:	005b      	lsls	r3, r3, #1
    3834:	07e4      	lsls	r4, r4, #31
    3836:	085b      	lsrs	r3, r3, #1
    3838:	4323      	orrs	r3, r4
    383a:	0019      	movs	r1, r3
    383c:	bd70      	pop	{r4, r5, r6, pc}
    383e:	2900      	cmp	r1, #0
    3840:	d114      	bne.n	386c <__aeabi_f2d+0x6c>
    3842:	2d00      	cmp	r5, #0
    3844:	d01e      	beq.n	3884 <__aeabi_f2d+0x84>
    3846:	0028      	movs	r0, r5
    3848:	f000 f8f0 	bl	3a2c <__clzsi2>
    384c:	280a      	cmp	r0, #10
    384e:	dc1c      	bgt.n	388a <__aeabi_f2d+0x8a>
    3850:	230b      	movs	r3, #11
    3852:	002a      	movs	r2, r5
    3854:	1a1b      	subs	r3, r3, r0
    3856:	40da      	lsrs	r2, r3
    3858:	0003      	movs	r3, r0
    385a:	3315      	adds	r3, #21
    385c:	409d      	lsls	r5, r3
    385e:	4b0f      	ldr	r3, [pc, #60]	; (389c <__aeabi_f2d+0x9c>)
    3860:	0312      	lsls	r2, r2, #12
    3862:	1a1b      	subs	r3, r3, r0
    3864:	055b      	lsls	r3, r3, #21
    3866:	0b16      	lsrs	r6, r2, #12
    3868:	0d5b      	lsrs	r3, r3, #21
    386a:	e7d8      	b.n	381e <__aeabi_f2d+0x1e>
    386c:	2d00      	cmp	r5, #0
    386e:	d006      	beq.n	387e <__aeabi_f2d+0x7e>
    3870:	0b32      	lsrs	r2, r6, #12
    3872:	2680      	movs	r6, #128	; 0x80
    3874:	0336      	lsls	r6, r6, #12
    3876:	076d      	lsls	r5, r5, #29
    3878:	4316      	orrs	r6, r2
    387a:	4b09      	ldr	r3, [pc, #36]	; (38a0 <__aeabi_f2d+0xa0>)
    387c:	e7cf      	b.n	381e <__aeabi_f2d+0x1e>
    387e:	4b08      	ldr	r3, [pc, #32]	; (38a0 <__aeabi_f2d+0xa0>)
    3880:	2600      	movs	r6, #0
    3882:	e7cc      	b.n	381e <__aeabi_f2d+0x1e>
    3884:	2300      	movs	r3, #0
    3886:	2600      	movs	r6, #0
    3888:	e7c9      	b.n	381e <__aeabi_f2d+0x1e>
    388a:	0003      	movs	r3, r0
    388c:	002a      	movs	r2, r5
    388e:	3b0b      	subs	r3, #11
    3890:	409a      	lsls	r2, r3
    3892:	2500      	movs	r5, #0
    3894:	e7e3      	b.n	385e <__aeabi_f2d+0x5e>
    3896:	46c0      	nop			; (mov r8, r8)
    3898:	800fffff 	.word	0x800fffff
    389c:	00000389 	.word	0x00000389
    38a0:	000007ff 	.word	0x000007ff

000038a4 <__aeabi_d2f>:
    38a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    38a6:	004c      	lsls	r4, r1, #1
    38a8:	0d64      	lsrs	r4, r4, #21
    38aa:	030b      	lsls	r3, r1, #12
    38ac:	1c62      	adds	r2, r4, #1
    38ae:	0f45      	lsrs	r5, r0, #29
    38b0:	0a5b      	lsrs	r3, r3, #9
    38b2:	0552      	lsls	r2, r2, #21
    38b4:	432b      	orrs	r3, r5
    38b6:	0fc9      	lsrs	r1, r1, #31
    38b8:	00c5      	lsls	r5, r0, #3
    38ba:	0d52      	lsrs	r2, r2, #21
    38bc:	2a01      	cmp	r2, #1
    38be:	dd28      	ble.n	3912 <__aeabi_d2f+0x6e>
    38c0:	4a3a      	ldr	r2, [pc, #232]	; (39ac <__aeabi_d2f+0x108>)
    38c2:	18a6      	adds	r6, r4, r2
    38c4:	2efe      	cmp	r6, #254	; 0xfe
    38c6:	dc1b      	bgt.n	3900 <__aeabi_d2f+0x5c>
    38c8:	2e00      	cmp	r6, #0
    38ca:	dd3e      	ble.n	394a <__aeabi_d2f+0xa6>
    38cc:	0180      	lsls	r0, r0, #6
    38ce:	0002      	movs	r2, r0
    38d0:	1e50      	subs	r0, r2, #1
    38d2:	4182      	sbcs	r2, r0
    38d4:	0f6d      	lsrs	r5, r5, #29
    38d6:	432a      	orrs	r2, r5
    38d8:	00db      	lsls	r3, r3, #3
    38da:	4313      	orrs	r3, r2
    38dc:	075a      	lsls	r2, r3, #29
    38de:	d004      	beq.n	38ea <__aeabi_d2f+0x46>
    38e0:	220f      	movs	r2, #15
    38e2:	401a      	ands	r2, r3
    38e4:	2a04      	cmp	r2, #4
    38e6:	d000      	beq.n	38ea <__aeabi_d2f+0x46>
    38e8:	3304      	adds	r3, #4
    38ea:	2280      	movs	r2, #128	; 0x80
    38ec:	04d2      	lsls	r2, r2, #19
    38ee:	401a      	ands	r2, r3
    38f0:	d05a      	beq.n	39a8 <__aeabi_d2f+0x104>
    38f2:	3601      	adds	r6, #1
    38f4:	2eff      	cmp	r6, #255	; 0xff
    38f6:	d003      	beq.n	3900 <__aeabi_d2f+0x5c>
    38f8:	019b      	lsls	r3, r3, #6
    38fa:	0a5b      	lsrs	r3, r3, #9
    38fc:	b2f4      	uxtb	r4, r6
    38fe:	e001      	b.n	3904 <__aeabi_d2f+0x60>
    3900:	24ff      	movs	r4, #255	; 0xff
    3902:	2300      	movs	r3, #0
    3904:	0258      	lsls	r0, r3, #9
    3906:	05e4      	lsls	r4, r4, #23
    3908:	0a40      	lsrs	r0, r0, #9
    390a:	07c9      	lsls	r1, r1, #31
    390c:	4320      	orrs	r0, r4
    390e:	4308      	orrs	r0, r1
    3910:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3912:	2c00      	cmp	r4, #0
    3914:	d007      	beq.n	3926 <__aeabi_d2f+0x82>
    3916:	431d      	orrs	r5, r3
    3918:	d0f2      	beq.n	3900 <__aeabi_d2f+0x5c>
    391a:	2080      	movs	r0, #128	; 0x80
    391c:	00db      	lsls	r3, r3, #3
    391e:	0480      	lsls	r0, r0, #18
    3920:	4303      	orrs	r3, r0
    3922:	26ff      	movs	r6, #255	; 0xff
    3924:	e7da      	b.n	38dc <__aeabi_d2f+0x38>
    3926:	432b      	orrs	r3, r5
    3928:	d003      	beq.n	3932 <__aeabi_d2f+0x8e>
    392a:	2305      	movs	r3, #5
    392c:	08db      	lsrs	r3, r3, #3
    392e:	2cff      	cmp	r4, #255	; 0xff
    3930:	d003      	beq.n	393a <__aeabi_d2f+0x96>
    3932:	025b      	lsls	r3, r3, #9
    3934:	0a5b      	lsrs	r3, r3, #9
    3936:	b2e4      	uxtb	r4, r4
    3938:	e7e4      	b.n	3904 <__aeabi_d2f+0x60>
    393a:	2b00      	cmp	r3, #0
    393c:	d032      	beq.n	39a4 <__aeabi_d2f+0x100>
    393e:	2080      	movs	r0, #128	; 0x80
    3940:	03c0      	lsls	r0, r0, #15
    3942:	4303      	orrs	r3, r0
    3944:	025b      	lsls	r3, r3, #9
    3946:	0a5b      	lsrs	r3, r3, #9
    3948:	e7dc      	b.n	3904 <__aeabi_d2f+0x60>
    394a:	0032      	movs	r2, r6
    394c:	3217      	adds	r2, #23
    394e:	db14      	blt.n	397a <__aeabi_d2f+0xd6>
    3950:	2280      	movs	r2, #128	; 0x80
    3952:	271e      	movs	r7, #30
    3954:	0412      	lsls	r2, r2, #16
    3956:	4313      	orrs	r3, r2
    3958:	1bbf      	subs	r7, r7, r6
    395a:	2f1f      	cmp	r7, #31
    395c:	dc0f      	bgt.n	397e <__aeabi_d2f+0xda>
    395e:	4a14      	ldr	r2, [pc, #80]	; (39b0 <__aeabi_d2f+0x10c>)
    3960:	4694      	mov	ip, r2
    3962:	4464      	add	r4, ip
    3964:	002a      	movs	r2, r5
    3966:	40a5      	lsls	r5, r4
    3968:	002e      	movs	r6, r5
    396a:	40a3      	lsls	r3, r4
    396c:	1e75      	subs	r5, r6, #1
    396e:	41ae      	sbcs	r6, r5
    3970:	40fa      	lsrs	r2, r7
    3972:	4333      	orrs	r3, r6
    3974:	4313      	orrs	r3, r2
    3976:	2600      	movs	r6, #0
    3978:	e7b0      	b.n	38dc <__aeabi_d2f+0x38>
    397a:	2400      	movs	r4, #0
    397c:	e7d5      	b.n	392a <__aeabi_d2f+0x86>
    397e:	2202      	movs	r2, #2
    3980:	4252      	negs	r2, r2
    3982:	1b96      	subs	r6, r2, r6
    3984:	001a      	movs	r2, r3
    3986:	40f2      	lsrs	r2, r6
    3988:	2f20      	cmp	r7, #32
    398a:	d009      	beq.n	39a0 <__aeabi_d2f+0xfc>
    398c:	4809      	ldr	r0, [pc, #36]	; (39b4 <__aeabi_d2f+0x110>)
    398e:	4684      	mov	ip, r0
    3990:	4464      	add	r4, ip
    3992:	40a3      	lsls	r3, r4
    3994:	432b      	orrs	r3, r5
    3996:	1e5d      	subs	r5, r3, #1
    3998:	41ab      	sbcs	r3, r5
    399a:	2600      	movs	r6, #0
    399c:	4313      	orrs	r3, r2
    399e:	e79d      	b.n	38dc <__aeabi_d2f+0x38>
    39a0:	2300      	movs	r3, #0
    39a2:	e7f7      	b.n	3994 <__aeabi_d2f+0xf0>
    39a4:	2300      	movs	r3, #0
    39a6:	e7ad      	b.n	3904 <__aeabi_d2f+0x60>
    39a8:	0034      	movs	r4, r6
    39aa:	e7bf      	b.n	392c <__aeabi_d2f+0x88>
    39ac:	fffffc80 	.word	0xfffffc80
    39b0:	fffffc82 	.word	0xfffffc82
    39b4:	fffffca2 	.word	0xfffffca2

000039b8 <__aeabi_cfrcmple>:
    39b8:	4684      	mov	ip, r0
    39ba:	1c08      	adds	r0, r1, #0
    39bc:	4661      	mov	r1, ip
    39be:	e7ff      	b.n	39c0 <__aeabi_cfcmpeq>

000039c0 <__aeabi_cfcmpeq>:
    39c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    39c2:	f000 f8b7 	bl	3b34 <__lesf2>
    39c6:	2800      	cmp	r0, #0
    39c8:	d401      	bmi.n	39ce <__aeabi_cfcmpeq+0xe>
    39ca:	2100      	movs	r1, #0
    39cc:	42c8      	cmn	r0, r1
    39ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000039d0 <__aeabi_fcmpeq>:
    39d0:	b510      	push	{r4, lr}
    39d2:	f000 f849 	bl	3a68 <__eqsf2>
    39d6:	4240      	negs	r0, r0
    39d8:	3001      	adds	r0, #1
    39da:	bd10      	pop	{r4, pc}

000039dc <__aeabi_fcmplt>:
    39dc:	b510      	push	{r4, lr}
    39de:	f000 f8a9 	bl	3b34 <__lesf2>
    39e2:	2800      	cmp	r0, #0
    39e4:	db01      	blt.n	39ea <__aeabi_fcmplt+0xe>
    39e6:	2000      	movs	r0, #0
    39e8:	bd10      	pop	{r4, pc}
    39ea:	2001      	movs	r0, #1
    39ec:	bd10      	pop	{r4, pc}
    39ee:	46c0      	nop			; (mov r8, r8)

000039f0 <__aeabi_fcmple>:
    39f0:	b510      	push	{r4, lr}
    39f2:	f000 f89f 	bl	3b34 <__lesf2>
    39f6:	2800      	cmp	r0, #0
    39f8:	dd01      	ble.n	39fe <__aeabi_fcmple+0xe>
    39fa:	2000      	movs	r0, #0
    39fc:	bd10      	pop	{r4, pc}
    39fe:	2001      	movs	r0, #1
    3a00:	bd10      	pop	{r4, pc}
    3a02:	46c0      	nop			; (mov r8, r8)

00003a04 <__aeabi_fcmpgt>:
    3a04:	b510      	push	{r4, lr}
    3a06:	f000 f855 	bl	3ab4 <__gesf2>
    3a0a:	2800      	cmp	r0, #0
    3a0c:	dc01      	bgt.n	3a12 <__aeabi_fcmpgt+0xe>
    3a0e:	2000      	movs	r0, #0
    3a10:	bd10      	pop	{r4, pc}
    3a12:	2001      	movs	r0, #1
    3a14:	bd10      	pop	{r4, pc}
    3a16:	46c0      	nop			; (mov r8, r8)

00003a18 <__aeabi_fcmpge>:
    3a18:	b510      	push	{r4, lr}
    3a1a:	f000 f84b 	bl	3ab4 <__gesf2>
    3a1e:	2800      	cmp	r0, #0
    3a20:	da01      	bge.n	3a26 <__aeabi_fcmpge+0xe>
    3a22:	2000      	movs	r0, #0
    3a24:	bd10      	pop	{r4, pc}
    3a26:	2001      	movs	r0, #1
    3a28:	bd10      	pop	{r4, pc}
    3a2a:	46c0      	nop			; (mov r8, r8)

00003a2c <__clzsi2>:
    3a2c:	211c      	movs	r1, #28
    3a2e:	2301      	movs	r3, #1
    3a30:	041b      	lsls	r3, r3, #16
    3a32:	4298      	cmp	r0, r3
    3a34:	d301      	bcc.n	3a3a <__clzsi2+0xe>
    3a36:	0c00      	lsrs	r0, r0, #16
    3a38:	3910      	subs	r1, #16
    3a3a:	0a1b      	lsrs	r3, r3, #8
    3a3c:	4298      	cmp	r0, r3
    3a3e:	d301      	bcc.n	3a44 <__clzsi2+0x18>
    3a40:	0a00      	lsrs	r0, r0, #8
    3a42:	3908      	subs	r1, #8
    3a44:	091b      	lsrs	r3, r3, #4
    3a46:	4298      	cmp	r0, r3
    3a48:	d301      	bcc.n	3a4e <__clzsi2+0x22>
    3a4a:	0900      	lsrs	r0, r0, #4
    3a4c:	3904      	subs	r1, #4
    3a4e:	a202      	add	r2, pc, #8	; (adr r2, 3a58 <__clzsi2+0x2c>)
    3a50:	5c10      	ldrb	r0, [r2, r0]
    3a52:	1840      	adds	r0, r0, r1
    3a54:	4770      	bx	lr
    3a56:	46c0      	nop			; (mov r8, r8)
    3a58:	02020304 	.word	0x02020304
    3a5c:	01010101 	.word	0x01010101
	...

00003a68 <__eqsf2>:
    3a68:	b570      	push	{r4, r5, r6, lr}
    3a6a:	0042      	lsls	r2, r0, #1
    3a6c:	0245      	lsls	r5, r0, #9
    3a6e:	024e      	lsls	r6, r1, #9
    3a70:	004c      	lsls	r4, r1, #1
    3a72:	0fc3      	lsrs	r3, r0, #31
    3a74:	0a6d      	lsrs	r5, r5, #9
    3a76:	0e12      	lsrs	r2, r2, #24
    3a78:	0a76      	lsrs	r6, r6, #9
    3a7a:	0e24      	lsrs	r4, r4, #24
    3a7c:	0fc9      	lsrs	r1, r1, #31
    3a7e:	2001      	movs	r0, #1
    3a80:	2aff      	cmp	r2, #255	; 0xff
    3a82:	d006      	beq.n	3a92 <__eqsf2+0x2a>
    3a84:	2cff      	cmp	r4, #255	; 0xff
    3a86:	d003      	beq.n	3a90 <__eqsf2+0x28>
    3a88:	42a2      	cmp	r2, r4
    3a8a:	d101      	bne.n	3a90 <__eqsf2+0x28>
    3a8c:	42b5      	cmp	r5, r6
    3a8e:	d006      	beq.n	3a9e <__eqsf2+0x36>
    3a90:	bd70      	pop	{r4, r5, r6, pc}
    3a92:	2d00      	cmp	r5, #0
    3a94:	d1fc      	bne.n	3a90 <__eqsf2+0x28>
    3a96:	2cff      	cmp	r4, #255	; 0xff
    3a98:	d1fa      	bne.n	3a90 <__eqsf2+0x28>
    3a9a:	2e00      	cmp	r6, #0
    3a9c:	d1f8      	bne.n	3a90 <__eqsf2+0x28>
    3a9e:	428b      	cmp	r3, r1
    3aa0:	d006      	beq.n	3ab0 <__eqsf2+0x48>
    3aa2:	2001      	movs	r0, #1
    3aa4:	2a00      	cmp	r2, #0
    3aa6:	d1f3      	bne.n	3a90 <__eqsf2+0x28>
    3aa8:	0028      	movs	r0, r5
    3aaa:	1e45      	subs	r5, r0, #1
    3aac:	41a8      	sbcs	r0, r5
    3aae:	e7ef      	b.n	3a90 <__eqsf2+0x28>
    3ab0:	2000      	movs	r0, #0
    3ab2:	e7ed      	b.n	3a90 <__eqsf2+0x28>

00003ab4 <__gesf2>:
    3ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ab6:	0042      	lsls	r2, r0, #1
    3ab8:	0245      	lsls	r5, r0, #9
    3aba:	024c      	lsls	r4, r1, #9
    3abc:	0fc3      	lsrs	r3, r0, #31
    3abe:	0048      	lsls	r0, r1, #1
    3ac0:	0a6d      	lsrs	r5, r5, #9
    3ac2:	0e12      	lsrs	r2, r2, #24
    3ac4:	0a64      	lsrs	r4, r4, #9
    3ac6:	0e00      	lsrs	r0, r0, #24
    3ac8:	0fc9      	lsrs	r1, r1, #31
    3aca:	2aff      	cmp	r2, #255	; 0xff
    3acc:	d01e      	beq.n	3b0c <__gesf2+0x58>
    3ace:	28ff      	cmp	r0, #255	; 0xff
    3ad0:	d021      	beq.n	3b16 <__gesf2+0x62>
    3ad2:	2a00      	cmp	r2, #0
    3ad4:	d10a      	bne.n	3aec <__gesf2+0x38>
    3ad6:	426e      	negs	r6, r5
    3ad8:	416e      	adcs	r6, r5
    3ada:	b2f6      	uxtb	r6, r6
    3adc:	2800      	cmp	r0, #0
    3ade:	d10f      	bne.n	3b00 <__gesf2+0x4c>
    3ae0:	2c00      	cmp	r4, #0
    3ae2:	d10d      	bne.n	3b00 <__gesf2+0x4c>
    3ae4:	2000      	movs	r0, #0
    3ae6:	2d00      	cmp	r5, #0
    3ae8:	d009      	beq.n	3afe <__gesf2+0x4a>
    3aea:	e005      	b.n	3af8 <__gesf2+0x44>
    3aec:	2800      	cmp	r0, #0
    3aee:	d101      	bne.n	3af4 <__gesf2+0x40>
    3af0:	2c00      	cmp	r4, #0
    3af2:	d001      	beq.n	3af8 <__gesf2+0x44>
    3af4:	428b      	cmp	r3, r1
    3af6:	d011      	beq.n	3b1c <__gesf2+0x68>
    3af8:	2101      	movs	r1, #1
    3afa:	4258      	negs	r0, r3
    3afc:	4308      	orrs	r0, r1
    3afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b00:	2e00      	cmp	r6, #0
    3b02:	d0f7      	beq.n	3af4 <__gesf2+0x40>
    3b04:	2001      	movs	r0, #1
    3b06:	3901      	subs	r1, #1
    3b08:	4308      	orrs	r0, r1
    3b0a:	e7f8      	b.n	3afe <__gesf2+0x4a>
    3b0c:	2d00      	cmp	r5, #0
    3b0e:	d0de      	beq.n	3ace <__gesf2+0x1a>
    3b10:	2002      	movs	r0, #2
    3b12:	4240      	negs	r0, r0
    3b14:	e7f3      	b.n	3afe <__gesf2+0x4a>
    3b16:	2c00      	cmp	r4, #0
    3b18:	d0db      	beq.n	3ad2 <__gesf2+0x1e>
    3b1a:	e7f9      	b.n	3b10 <__gesf2+0x5c>
    3b1c:	4282      	cmp	r2, r0
    3b1e:	dceb      	bgt.n	3af8 <__gesf2+0x44>
    3b20:	db04      	blt.n	3b2c <__gesf2+0x78>
    3b22:	42a5      	cmp	r5, r4
    3b24:	d8e8      	bhi.n	3af8 <__gesf2+0x44>
    3b26:	2000      	movs	r0, #0
    3b28:	42a5      	cmp	r5, r4
    3b2a:	d2e8      	bcs.n	3afe <__gesf2+0x4a>
    3b2c:	2101      	movs	r1, #1
    3b2e:	1e58      	subs	r0, r3, #1
    3b30:	4308      	orrs	r0, r1
    3b32:	e7e4      	b.n	3afe <__gesf2+0x4a>

00003b34 <__lesf2>:
    3b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b36:	0042      	lsls	r2, r0, #1
    3b38:	024d      	lsls	r5, r1, #9
    3b3a:	004c      	lsls	r4, r1, #1
    3b3c:	0246      	lsls	r6, r0, #9
    3b3e:	0a76      	lsrs	r6, r6, #9
    3b40:	0e12      	lsrs	r2, r2, #24
    3b42:	0fc3      	lsrs	r3, r0, #31
    3b44:	0a6d      	lsrs	r5, r5, #9
    3b46:	0e24      	lsrs	r4, r4, #24
    3b48:	0fc9      	lsrs	r1, r1, #31
    3b4a:	2aff      	cmp	r2, #255	; 0xff
    3b4c:	d016      	beq.n	3b7c <__lesf2+0x48>
    3b4e:	2cff      	cmp	r4, #255	; 0xff
    3b50:	d018      	beq.n	3b84 <__lesf2+0x50>
    3b52:	2a00      	cmp	r2, #0
    3b54:	d10a      	bne.n	3b6c <__lesf2+0x38>
    3b56:	4270      	negs	r0, r6
    3b58:	4170      	adcs	r0, r6
    3b5a:	b2c0      	uxtb	r0, r0
    3b5c:	2c00      	cmp	r4, #0
    3b5e:	d015      	beq.n	3b8c <__lesf2+0x58>
    3b60:	2800      	cmp	r0, #0
    3b62:	d005      	beq.n	3b70 <__lesf2+0x3c>
    3b64:	2001      	movs	r0, #1
    3b66:	3901      	subs	r1, #1
    3b68:	4308      	orrs	r0, r1
    3b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b6c:	2c00      	cmp	r4, #0
    3b6e:	d013      	beq.n	3b98 <__lesf2+0x64>
    3b70:	4299      	cmp	r1, r3
    3b72:	d014      	beq.n	3b9e <__lesf2+0x6a>
    3b74:	2001      	movs	r0, #1
    3b76:	425b      	negs	r3, r3
    3b78:	4318      	orrs	r0, r3
    3b7a:	e7f6      	b.n	3b6a <__lesf2+0x36>
    3b7c:	2002      	movs	r0, #2
    3b7e:	2e00      	cmp	r6, #0
    3b80:	d1f3      	bne.n	3b6a <__lesf2+0x36>
    3b82:	e7e4      	b.n	3b4e <__lesf2+0x1a>
    3b84:	2002      	movs	r0, #2
    3b86:	2d00      	cmp	r5, #0
    3b88:	d1ef      	bne.n	3b6a <__lesf2+0x36>
    3b8a:	e7e2      	b.n	3b52 <__lesf2+0x1e>
    3b8c:	2d00      	cmp	r5, #0
    3b8e:	d1e7      	bne.n	3b60 <__lesf2+0x2c>
    3b90:	2000      	movs	r0, #0
    3b92:	2e00      	cmp	r6, #0
    3b94:	d0e9      	beq.n	3b6a <__lesf2+0x36>
    3b96:	e7ed      	b.n	3b74 <__lesf2+0x40>
    3b98:	2d00      	cmp	r5, #0
    3b9a:	d1e9      	bne.n	3b70 <__lesf2+0x3c>
    3b9c:	e7ea      	b.n	3b74 <__lesf2+0x40>
    3b9e:	42a2      	cmp	r2, r4
    3ba0:	dc06      	bgt.n	3bb0 <__lesf2+0x7c>
    3ba2:	dbdf      	blt.n	3b64 <__lesf2+0x30>
    3ba4:	42ae      	cmp	r6, r5
    3ba6:	d803      	bhi.n	3bb0 <__lesf2+0x7c>
    3ba8:	2000      	movs	r0, #0
    3baa:	42ae      	cmp	r6, r5
    3bac:	d3da      	bcc.n	3b64 <__lesf2+0x30>
    3bae:	e7dc      	b.n	3b6a <__lesf2+0x36>
    3bb0:	2001      	movs	r0, #1
    3bb2:	4249      	negs	r1, r1
    3bb4:	4308      	orrs	r0, r1
    3bb6:	e7d8      	b.n	3b6a <__lesf2+0x36>

00003bb8 <__libc_init_array>:
    3bb8:	b570      	push	{r4, r5, r6, lr}
    3bba:	2600      	movs	r6, #0
    3bbc:	4d0c      	ldr	r5, [pc, #48]	; (3bf0 <__libc_init_array+0x38>)
    3bbe:	4c0d      	ldr	r4, [pc, #52]	; (3bf4 <__libc_init_array+0x3c>)
    3bc0:	1b64      	subs	r4, r4, r5
    3bc2:	10a4      	asrs	r4, r4, #2
    3bc4:	42a6      	cmp	r6, r4
    3bc6:	d109      	bne.n	3bdc <__libc_init_array+0x24>
    3bc8:	2600      	movs	r6, #0
    3bca:	f001 fb3f 	bl	524c <_init>
    3bce:	4d0a      	ldr	r5, [pc, #40]	; (3bf8 <__libc_init_array+0x40>)
    3bd0:	4c0a      	ldr	r4, [pc, #40]	; (3bfc <__libc_init_array+0x44>)
    3bd2:	1b64      	subs	r4, r4, r5
    3bd4:	10a4      	asrs	r4, r4, #2
    3bd6:	42a6      	cmp	r6, r4
    3bd8:	d105      	bne.n	3be6 <__libc_init_array+0x2e>
    3bda:	bd70      	pop	{r4, r5, r6, pc}
    3bdc:	00b3      	lsls	r3, r6, #2
    3bde:	58eb      	ldr	r3, [r5, r3]
    3be0:	4798      	blx	r3
    3be2:	3601      	adds	r6, #1
    3be4:	e7ee      	b.n	3bc4 <__libc_init_array+0xc>
    3be6:	00b3      	lsls	r3, r6, #2
    3be8:	58eb      	ldr	r3, [r5, r3]
    3bea:	4798      	blx	r3
    3bec:	3601      	adds	r6, #1
    3bee:	e7f2      	b.n	3bd6 <__libc_init_array+0x1e>
    3bf0:	00005258 	.word	0x00005258
    3bf4:	00005258 	.word	0x00005258
    3bf8:	00005258 	.word	0x00005258
    3bfc:	0000525c 	.word	0x0000525c

00003c00 <memset>:
    3c00:	0003      	movs	r3, r0
    3c02:	1882      	adds	r2, r0, r2
    3c04:	4293      	cmp	r3, r2
    3c06:	d100      	bne.n	3c0a <memset+0xa>
    3c08:	4770      	bx	lr
    3c0a:	7019      	strb	r1, [r3, #0]
    3c0c:	3301      	adds	r3, #1
    3c0e:	e7f9      	b.n	3c04 <memset+0x4>

00003c10 <iprintf>:
    3c10:	b40f      	push	{r0, r1, r2, r3}
    3c12:	4b0b      	ldr	r3, [pc, #44]	; (3c40 <iprintf+0x30>)
    3c14:	b513      	push	{r0, r1, r4, lr}
    3c16:	681c      	ldr	r4, [r3, #0]
    3c18:	2c00      	cmp	r4, #0
    3c1a:	d005      	beq.n	3c28 <iprintf+0x18>
    3c1c:	69a3      	ldr	r3, [r4, #24]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d102      	bne.n	3c28 <iprintf+0x18>
    3c22:	0020      	movs	r0, r4
    3c24:	f000 faaa 	bl	417c <__sinit>
    3c28:	ab05      	add	r3, sp, #20
    3c2a:	9a04      	ldr	r2, [sp, #16]
    3c2c:	68a1      	ldr	r1, [r4, #8]
    3c2e:	0020      	movs	r0, r4
    3c30:	9301      	str	r3, [sp, #4]
    3c32:	f000 fde5 	bl	4800 <_vfiprintf_r>
    3c36:	bc16      	pop	{r1, r2, r4}
    3c38:	bc08      	pop	{r3}
    3c3a:	b004      	add	sp, #16
    3c3c:	4718      	bx	r3
    3c3e:	46c0      	nop			; (mov r8, r8)
    3c40:	20000000 	.word	0x20000000

00003c44 <setbuf>:
    3c44:	424a      	negs	r2, r1
    3c46:	414a      	adcs	r2, r1
    3c48:	2380      	movs	r3, #128	; 0x80
    3c4a:	b510      	push	{r4, lr}
    3c4c:	0052      	lsls	r2, r2, #1
    3c4e:	00db      	lsls	r3, r3, #3
    3c50:	f000 f802 	bl	3c58 <setvbuf>
    3c54:	bd10      	pop	{r4, pc}
	...

00003c58 <setvbuf>:
    3c58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c5a:	001d      	movs	r5, r3
    3c5c:	4b4f      	ldr	r3, [pc, #316]	; (3d9c <setvbuf+0x144>)
    3c5e:	b085      	sub	sp, #20
    3c60:	681e      	ldr	r6, [r3, #0]
    3c62:	0004      	movs	r4, r0
    3c64:	000f      	movs	r7, r1
    3c66:	9200      	str	r2, [sp, #0]
    3c68:	2e00      	cmp	r6, #0
    3c6a:	d005      	beq.n	3c78 <setvbuf+0x20>
    3c6c:	69b3      	ldr	r3, [r6, #24]
    3c6e:	2b00      	cmp	r3, #0
    3c70:	d102      	bne.n	3c78 <setvbuf+0x20>
    3c72:	0030      	movs	r0, r6
    3c74:	f000 fa82 	bl	417c <__sinit>
    3c78:	4b49      	ldr	r3, [pc, #292]	; (3da0 <setvbuf+0x148>)
    3c7a:	429c      	cmp	r4, r3
    3c7c:	d150      	bne.n	3d20 <setvbuf+0xc8>
    3c7e:	6874      	ldr	r4, [r6, #4]
    3c80:	9b00      	ldr	r3, [sp, #0]
    3c82:	2b02      	cmp	r3, #2
    3c84:	d005      	beq.n	3c92 <setvbuf+0x3a>
    3c86:	2b01      	cmp	r3, #1
    3c88:	d900      	bls.n	3c8c <setvbuf+0x34>
    3c8a:	e084      	b.n	3d96 <setvbuf+0x13e>
    3c8c:	2d00      	cmp	r5, #0
    3c8e:	da00      	bge.n	3c92 <setvbuf+0x3a>
    3c90:	e081      	b.n	3d96 <setvbuf+0x13e>
    3c92:	0021      	movs	r1, r4
    3c94:	0030      	movs	r0, r6
    3c96:	f000 fa03 	bl	40a0 <_fflush_r>
    3c9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3c9c:	2900      	cmp	r1, #0
    3c9e:	d008      	beq.n	3cb2 <setvbuf+0x5a>
    3ca0:	0023      	movs	r3, r4
    3ca2:	3344      	adds	r3, #68	; 0x44
    3ca4:	4299      	cmp	r1, r3
    3ca6:	d002      	beq.n	3cae <setvbuf+0x56>
    3ca8:	0030      	movs	r0, r6
    3caa:	f000 fb73 	bl	4394 <_free_r>
    3cae:	2300      	movs	r3, #0
    3cb0:	6363      	str	r3, [r4, #52]	; 0x34
    3cb2:	2300      	movs	r3, #0
    3cb4:	61a3      	str	r3, [r4, #24]
    3cb6:	6063      	str	r3, [r4, #4]
    3cb8:	89a3      	ldrh	r3, [r4, #12]
    3cba:	061b      	lsls	r3, r3, #24
    3cbc:	d503      	bpl.n	3cc6 <setvbuf+0x6e>
    3cbe:	6921      	ldr	r1, [r4, #16]
    3cc0:	0030      	movs	r0, r6
    3cc2:	f000 fb67 	bl	4394 <_free_r>
    3cc6:	89a3      	ldrh	r3, [r4, #12]
    3cc8:	4a36      	ldr	r2, [pc, #216]	; (3da4 <setvbuf+0x14c>)
    3cca:	4013      	ands	r3, r2
    3ccc:	81a3      	strh	r3, [r4, #12]
    3cce:	9b00      	ldr	r3, [sp, #0]
    3cd0:	2b02      	cmp	r3, #2
    3cd2:	d05a      	beq.n	3d8a <setvbuf+0x132>
    3cd4:	ab03      	add	r3, sp, #12
    3cd6:	aa02      	add	r2, sp, #8
    3cd8:	0021      	movs	r1, r4
    3cda:	0030      	movs	r0, r6
    3cdc:	f000 fae4 	bl	42a8 <__swhatbuf_r>
    3ce0:	89a3      	ldrh	r3, [r4, #12]
    3ce2:	4318      	orrs	r0, r3
    3ce4:	81a0      	strh	r0, [r4, #12]
    3ce6:	2d00      	cmp	r5, #0
    3ce8:	d124      	bne.n	3d34 <setvbuf+0xdc>
    3cea:	9d02      	ldr	r5, [sp, #8]
    3cec:	0028      	movs	r0, r5
    3cee:	f000 fb47 	bl	4380 <malloc>
    3cf2:	9501      	str	r5, [sp, #4]
    3cf4:	1e07      	subs	r7, r0, #0
    3cf6:	d142      	bne.n	3d7e <setvbuf+0x126>
    3cf8:	9b02      	ldr	r3, [sp, #8]
    3cfa:	9301      	str	r3, [sp, #4]
    3cfc:	42ab      	cmp	r3, r5
    3cfe:	d139      	bne.n	3d74 <setvbuf+0x11c>
    3d00:	2001      	movs	r0, #1
    3d02:	4240      	negs	r0, r0
    3d04:	2302      	movs	r3, #2
    3d06:	89a2      	ldrh	r2, [r4, #12]
    3d08:	4313      	orrs	r3, r2
    3d0a:	81a3      	strh	r3, [r4, #12]
    3d0c:	2300      	movs	r3, #0
    3d0e:	60a3      	str	r3, [r4, #8]
    3d10:	0023      	movs	r3, r4
    3d12:	3347      	adds	r3, #71	; 0x47
    3d14:	6023      	str	r3, [r4, #0]
    3d16:	6123      	str	r3, [r4, #16]
    3d18:	2301      	movs	r3, #1
    3d1a:	6163      	str	r3, [r4, #20]
    3d1c:	b005      	add	sp, #20
    3d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d20:	4b21      	ldr	r3, [pc, #132]	; (3da8 <setvbuf+0x150>)
    3d22:	429c      	cmp	r4, r3
    3d24:	d101      	bne.n	3d2a <setvbuf+0xd2>
    3d26:	68b4      	ldr	r4, [r6, #8]
    3d28:	e7aa      	b.n	3c80 <setvbuf+0x28>
    3d2a:	4b20      	ldr	r3, [pc, #128]	; (3dac <setvbuf+0x154>)
    3d2c:	429c      	cmp	r4, r3
    3d2e:	d1a7      	bne.n	3c80 <setvbuf+0x28>
    3d30:	68f4      	ldr	r4, [r6, #12]
    3d32:	e7a5      	b.n	3c80 <setvbuf+0x28>
    3d34:	2f00      	cmp	r7, #0
    3d36:	d0d9      	beq.n	3cec <setvbuf+0x94>
    3d38:	69b3      	ldr	r3, [r6, #24]
    3d3a:	2b00      	cmp	r3, #0
    3d3c:	d102      	bne.n	3d44 <setvbuf+0xec>
    3d3e:	0030      	movs	r0, r6
    3d40:	f000 fa1c 	bl	417c <__sinit>
    3d44:	9b00      	ldr	r3, [sp, #0]
    3d46:	2b01      	cmp	r3, #1
    3d48:	d103      	bne.n	3d52 <setvbuf+0xfa>
    3d4a:	89a3      	ldrh	r3, [r4, #12]
    3d4c:	9a00      	ldr	r2, [sp, #0]
    3d4e:	431a      	orrs	r2, r3
    3d50:	81a2      	strh	r2, [r4, #12]
    3d52:	2008      	movs	r0, #8
    3d54:	89a3      	ldrh	r3, [r4, #12]
    3d56:	6027      	str	r7, [r4, #0]
    3d58:	6127      	str	r7, [r4, #16]
    3d5a:	6165      	str	r5, [r4, #20]
    3d5c:	4018      	ands	r0, r3
    3d5e:	d018      	beq.n	3d92 <setvbuf+0x13a>
    3d60:	2001      	movs	r0, #1
    3d62:	4018      	ands	r0, r3
    3d64:	2300      	movs	r3, #0
    3d66:	4298      	cmp	r0, r3
    3d68:	d011      	beq.n	3d8e <setvbuf+0x136>
    3d6a:	426d      	negs	r5, r5
    3d6c:	60a3      	str	r3, [r4, #8]
    3d6e:	61a5      	str	r5, [r4, #24]
    3d70:	0018      	movs	r0, r3
    3d72:	e7d3      	b.n	3d1c <setvbuf+0xc4>
    3d74:	9801      	ldr	r0, [sp, #4]
    3d76:	f000 fb03 	bl	4380 <malloc>
    3d7a:	1e07      	subs	r7, r0, #0
    3d7c:	d0c0      	beq.n	3d00 <setvbuf+0xa8>
    3d7e:	2380      	movs	r3, #128	; 0x80
    3d80:	89a2      	ldrh	r2, [r4, #12]
    3d82:	9d01      	ldr	r5, [sp, #4]
    3d84:	4313      	orrs	r3, r2
    3d86:	81a3      	strh	r3, [r4, #12]
    3d88:	e7d6      	b.n	3d38 <setvbuf+0xe0>
    3d8a:	2000      	movs	r0, #0
    3d8c:	e7ba      	b.n	3d04 <setvbuf+0xac>
    3d8e:	60a5      	str	r5, [r4, #8]
    3d90:	e7c4      	b.n	3d1c <setvbuf+0xc4>
    3d92:	60a0      	str	r0, [r4, #8]
    3d94:	e7c2      	b.n	3d1c <setvbuf+0xc4>
    3d96:	2001      	movs	r0, #1
    3d98:	4240      	negs	r0, r0
    3d9a:	e7bf      	b.n	3d1c <setvbuf+0xc4>
    3d9c:	20000000 	.word	0x20000000
    3da0:	000051d8 	.word	0x000051d8
    3da4:	fffff35c 	.word	0xfffff35c
    3da8:	000051f8 	.word	0x000051f8
    3dac:	000051b8 	.word	0x000051b8

00003db0 <siprintf>:
    3db0:	b40e      	push	{r1, r2, r3}
    3db2:	b510      	push	{r4, lr}
    3db4:	b09d      	sub	sp, #116	; 0x74
    3db6:	a902      	add	r1, sp, #8
    3db8:	9002      	str	r0, [sp, #8]
    3dba:	6108      	str	r0, [r1, #16]
    3dbc:	480b      	ldr	r0, [pc, #44]	; (3dec <siprintf+0x3c>)
    3dbe:	2482      	movs	r4, #130	; 0x82
    3dc0:	6088      	str	r0, [r1, #8]
    3dc2:	6148      	str	r0, [r1, #20]
    3dc4:	2001      	movs	r0, #1
    3dc6:	4240      	negs	r0, r0
    3dc8:	ab1f      	add	r3, sp, #124	; 0x7c
    3dca:	81c8      	strh	r0, [r1, #14]
    3dcc:	4808      	ldr	r0, [pc, #32]	; (3df0 <siprintf+0x40>)
    3dce:	cb04      	ldmia	r3!, {r2}
    3dd0:	00a4      	lsls	r4, r4, #2
    3dd2:	6800      	ldr	r0, [r0, #0]
    3dd4:	9301      	str	r3, [sp, #4]
    3dd6:	818c      	strh	r4, [r1, #12]
    3dd8:	f000 fbe6 	bl	45a8 <_svfiprintf_r>
    3ddc:	2300      	movs	r3, #0
    3dde:	9a02      	ldr	r2, [sp, #8]
    3de0:	7013      	strb	r3, [r2, #0]
    3de2:	b01d      	add	sp, #116	; 0x74
    3de4:	bc10      	pop	{r4}
    3de6:	bc08      	pop	{r3}
    3de8:	b003      	add	sp, #12
    3dea:	4718      	bx	r3
    3dec:	7fffffff 	.word	0x7fffffff
    3df0:	20000000 	.word	0x20000000

00003df4 <__swbuf_r>:
    3df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3df6:	0005      	movs	r5, r0
    3df8:	000e      	movs	r6, r1
    3dfa:	0014      	movs	r4, r2
    3dfc:	2800      	cmp	r0, #0
    3dfe:	d004      	beq.n	3e0a <__swbuf_r+0x16>
    3e00:	6983      	ldr	r3, [r0, #24]
    3e02:	2b00      	cmp	r3, #0
    3e04:	d101      	bne.n	3e0a <__swbuf_r+0x16>
    3e06:	f000 f9b9 	bl	417c <__sinit>
    3e0a:	4b22      	ldr	r3, [pc, #136]	; (3e94 <__swbuf_r+0xa0>)
    3e0c:	429c      	cmp	r4, r3
    3e0e:	d12d      	bne.n	3e6c <__swbuf_r+0x78>
    3e10:	686c      	ldr	r4, [r5, #4]
    3e12:	69a3      	ldr	r3, [r4, #24]
    3e14:	60a3      	str	r3, [r4, #8]
    3e16:	89a3      	ldrh	r3, [r4, #12]
    3e18:	071b      	lsls	r3, r3, #28
    3e1a:	d531      	bpl.n	3e80 <__swbuf_r+0x8c>
    3e1c:	6923      	ldr	r3, [r4, #16]
    3e1e:	2b00      	cmp	r3, #0
    3e20:	d02e      	beq.n	3e80 <__swbuf_r+0x8c>
    3e22:	6823      	ldr	r3, [r4, #0]
    3e24:	6922      	ldr	r2, [r4, #16]
    3e26:	b2f7      	uxtb	r7, r6
    3e28:	1a98      	subs	r0, r3, r2
    3e2a:	6963      	ldr	r3, [r4, #20]
    3e2c:	b2f6      	uxtb	r6, r6
    3e2e:	4298      	cmp	r0, r3
    3e30:	db05      	blt.n	3e3e <__swbuf_r+0x4a>
    3e32:	0021      	movs	r1, r4
    3e34:	0028      	movs	r0, r5
    3e36:	f000 f933 	bl	40a0 <_fflush_r>
    3e3a:	2800      	cmp	r0, #0
    3e3c:	d126      	bne.n	3e8c <__swbuf_r+0x98>
    3e3e:	68a3      	ldr	r3, [r4, #8]
    3e40:	3001      	adds	r0, #1
    3e42:	3b01      	subs	r3, #1
    3e44:	60a3      	str	r3, [r4, #8]
    3e46:	6823      	ldr	r3, [r4, #0]
    3e48:	1c5a      	adds	r2, r3, #1
    3e4a:	6022      	str	r2, [r4, #0]
    3e4c:	701f      	strb	r7, [r3, #0]
    3e4e:	6963      	ldr	r3, [r4, #20]
    3e50:	4298      	cmp	r0, r3
    3e52:	d004      	beq.n	3e5e <__swbuf_r+0x6a>
    3e54:	89a3      	ldrh	r3, [r4, #12]
    3e56:	07db      	lsls	r3, r3, #31
    3e58:	d51a      	bpl.n	3e90 <__swbuf_r+0x9c>
    3e5a:	2e0a      	cmp	r6, #10
    3e5c:	d118      	bne.n	3e90 <__swbuf_r+0x9c>
    3e5e:	0021      	movs	r1, r4
    3e60:	0028      	movs	r0, r5
    3e62:	f000 f91d 	bl	40a0 <_fflush_r>
    3e66:	2800      	cmp	r0, #0
    3e68:	d012      	beq.n	3e90 <__swbuf_r+0x9c>
    3e6a:	e00f      	b.n	3e8c <__swbuf_r+0x98>
    3e6c:	4b0a      	ldr	r3, [pc, #40]	; (3e98 <__swbuf_r+0xa4>)
    3e6e:	429c      	cmp	r4, r3
    3e70:	d101      	bne.n	3e76 <__swbuf_r+0x82>
    3e72:	68ac      	ldr	r4, [r5, #8]
    3e74:	e7cd      	b.n	3e12 <__swbuf_r+0x1e>
    3e76:	4b09      	ldr	r3, [pc, #36]	; (3e9c <__swbuf_r+0xa8>)
    3e78:	429c      	cmp	r4, r3
    3e7a:	d1ca      	bne.n	3e12 <__swbuf_r+0x1e>
    3e7c:	68ec      	ldr	r4, [r5, #12]
    3e7e:	e7c8      	b.n	3e12 <__swbuf_r+0x1e>
    3e80:	0021      	movs	r1, r4
    3e82:	0028      	movs	r0, r5
    3e84:	f000 f80c 	bl	3ea0 <__swsetup_r>
    3e88:	2800      	cmp	r0, #0
    3e8a:	d0ca      	beq.n	3e22 <__swbuf_r+0x2e>
    3e8c:	2601      	movs	r6, #1
    3e8e:	4276      	negs	r6, r6
    3e90:	0030      	movs	r0, r6
    3e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3e94:	000051d8 	.word	0x000051d8
    3e98:	000051f8 	.word	0x000051f8
    3e9c:	000051b8 	.word	0x000051b8

00003ea0 <__swsetup_r>:
    3ea0:	4b36      	ldr	r3, [pc, #216]	; (3f7c <__swsetup_r+0xdc>)
    3ea2:	b570      	push	{r4, r5, r6, lr}
    3ea4:	681d      	ldr	r5, [r3, #0]
    3ea6:	0006      	movs	r6, r0
    3ea8:	000c      	movs	r4, r1
    3eaa:	2d00      	cmp	r5, #0
    3eac:	d005      	beq.n	3eba <__swsetup_r+0x1a>
    3eae:	69ab      	ldr	r3, [r5, #24]
    3eb0:	2b00      	cmp	r3, #0
    3eb2:	d102      	bne.n	3eba <__swsetup_r+0x1a>
    3eb4:	0028      	movs	r0, r5
    3eb6:	f000 f961 	bl	417c <__sinit>
    3eba:	4b31      	ldr	r3, [pc, #196]	; (3f80 <__swsetup_r+0xe0>)
    3ebc:	429c      	cmp	r4, r3
    3ebe:	d10f      	bne.n	3ee0 <__swsetup_r+0x40>
    3ec0:	686c      	ldr	r4, [r5, #4]
    3ec2:	230c      	movs	r3, #12
    3ec4:	5ee2      	ldrsh	r2, [r4, r3]
    3ec6:	b293      	uxth	r3, r2
    3ec8:	0719      	lsls	r1, r3, #28
    3eca:	d42d      	bmi.n	3f28 <__swsetup_r+0x88>
    3ecc:	06d9      	lsls	r1, r3, #27
    3ece:	d411      	bmi.n	3ef4 <__swsetup_r+0x54>
    3ed0:	2309      	movs	r3, #9
    3ed2:	2001      	movs	r0, #1
    3ed4:	6033      	str	r3, [r6, #0]
    3ed6:	3337      	adds	r3, #55	; 0x37
    3ed8:	4313      	orrs	r3, r2
    3eda:	81a3      	strh	r3, [r4, #12]
    3edc:	4240      	negs	r0, r0
    3ede:	bd70      	pop	{r4, r5, r6, pc}
    3ee0:	4b28      	ldr	r3, [pc, #160]	; (3f84 <__swsetup_r+0xe4>)
    3ee2:	429c      	cmp	r4, r3
    3ee4:	d101      	bne.n	3eea <__swsetup_r+0x4a>
    3ee6:	68ac      	ldr	r4, [r5, #8]
    3ee8:	e7eb      	b.n	3ec2 <__swsetup_r+0x22>
    3eea:	4b27      	ldr	r3, [pc, #156]	; (3f88 <__swsetup_r+0xe8>)
    3eec:	429c      	cmp	r4, r3
    3eee:	d1e8      	bne.n	3ec2 <__swsetup_r+0x22>
    3ef0:	68ec      	ldr	r4, [r5, #12]
    3ef2:	e7e6      	b.n	3ec2 <__swsetup_r+0x22>
    3ef4:	075b      	lsls	r3, r3, #29
    3ef6:	d513      	bpl.n	3f20 <__swsetup_r+0x80>
    3ef8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3efa:	2900      	cmp	r1, #0
    3efc:	d008      	beq.n	3f10 <__swsetup_r+0x70>
    3efe:	0023      	movs	r3, r4
    3f00:	3344      	adds	r3, #68	; 0x44
    3f02:	4299      	cmp	r1, r3
    3f04:	d002      	beq.n	3f0c <__swsetup_r+0x6c>
    3f06:	0030      	movs	r0, r6
    3f08:	f000 fa44 	bl	4394 <_free_r>
    3f0c:	2300      	movs	r3, #0
    3f0e:	6363      	str	r3, [r4, #52]	; 0x34
    3f10:	2224      	movs	r2, #36	; 0x24
    3f12:	89a3      	ldrh	r3, [r4, #12]
    3f14:	4393      	bics	r3, r2
    3f16:	81a3      	strh	r3, [r4, #12]
    3f18:	2300      	movs	r3, #0
    3f1a:	6063      	str	r3, [r4, #4]
    3f1c:	6923      	ldr	r3, [r4, #16]
    3f1e:	6023      	str	r3, [r4, #0]
    3f20:	2308      	movs	r3, #8
    3f22:	89a2      	ldrh	r2, [r4, #12]
    3f24:	4313      	orrs	r3, r2
    3f26:	81a3      	strh	r3, [r4, #12]
    3f28:	6923      	ldr	r3, [r4, #16]
    3f2a:	2b00      	cmp	r3, #0
    3f2c:	d10b      	bne.n	3f46 <__swsetup_r+0xa6>
    3f2e:	21a0      	movs	r1, #160	; 0xa0
    3f30:	2280      	movs	r2, #128	; 0x80
    3f32:	89a3      	ldrh	r3, [r4, #12]
    3f34:	0089      	lsls	r1, r1, #2
    3f36:	0092      	lsls	r2, r2, #2
    3f38:	400b      	ands	r3, r1
    3f3a:	4293      	cmp	r3, r2
    3f3c:	d003      	beq.n	3f46 <__swsetup_r+0xa6>
    3f3e:	0021      	movs	r1, r4
    3f40:	0030      	movs	r0, r6
    3f42:	f000 f9d9 	bl	42f8 <__smakebuf_r>
    3f46:	2301      	movs	r3, #1
    3f48:	89a2      	ldrh	r2, [r4, #12]
    3f4a:	4013      	ands	r3, r2
    3f4c:	d011      	beq.n	3f72 <__swsetup_r+0xd2>
    3f4e:	2300      	movs	r3, #0
    3f50:	60a3      	str	r3, [r4, #8]
    3f52:	6963      	ldr	r3, [r4, #20]
    3f54:	425b      	negs	r3, r3
    3f56:	61a3      	str	r3, [r4, #24]
    3f58:	2000      	movs	r0, #0
    3f5a:	6923      	ldr	r3, [r4, #16]
    3f5c:	4283      	cmp	r3, r0
    3f5e:	d1be      	bne.n	3ede <__swsetup_r+0x3e>
    3f60:	230c      	movs	r3, #12
    3f62:	5ee2      	ldrsh	r2, [r4, r3]
    3f64:	0613      	lsls	r3, r2, #24
    3f66:	d5ba      	bpl.n	3ede <__swsetup_r+0x3e>
    3f68:	2340      	movs	r3, #64	; 0x40
    3f6a:	4313      	orrs	r3, r2
    3f6c:	81a3      	strh	r3, [r4, #12]
    3f6e:	3801      	subs	r0, #1
    3f70:	e7b5      	b.n	3ede <__swsetup_r+0x3e>
    3f72:	0792      	lsls	r2, r2, #30
    3f74:	d400      	bmi.n	3f78 <__swsetup_r+0xd8>
    3f76:	6963      	ldr	r3, [r4, #20]
    3f78:	60a3      	str	r3, [r4, #8]
    3f7a:	e7ed      	b.n	3f58 <__swsetup_r+0xb8>
    3f7c:	20000000 	.word	0x20000000
    3f80:	000051d8 	.word	0x000051d8
    3f84:	000051f8 	.word	0x000051f8
    3f88:	000051b8 	.word	0x000051b8

00003f8c <__sflush_r>:
    3f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3f8e:	898a      	ldrh	r2, [r1, #12]
    3f90:	0005      	movs	r5, r0
    3f92:	000c      	movs	r4, r1
    3f94:	0713      	lsls	r3, r2, #28
    3f96:	d460      	bmi.n	405a <__sflush_r+0xce>
    3f98:	684b      	ldr	r3, [r1, #4]
    3f9a:	2b00      	cmp	r3, #0
    3f9c:	dc04      	bgt.n	3fa8 <__sflush_r+0x1c>
    3f9e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	dc01      	bgt.n	3fa8 <__sflush_r+0x1c>
    3fa4:	2000      	movs	r0, #0
    3fa6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3fa8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3faa:	2f00      	cmp	r7, #0
    3fac:	d0fa      	beq.n	3fa4 <__sflush_r+0x18>
    3fae:	2300      	movs	r3, #0
    3fb0:	682e      	ldr	r6, [r5, #0]
    3fb2:	602b      	str	r3, [r5, #0]
    3fb4:	2380      	movs	r3, #128	; 0x80
    3fb6:	015b      	lsls	r3, r3, #5
    3fb8:	401a      	ands	r2, r3
    3fba:	d034      	beq.n	4026 <__sflush_r+0x9a>
    3fbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3fbe:	89a3      	ldrh	r3, [r4, #12]
    3fc0:	075b      	lsls	r3, r3, #29
    3fc2:	d506      	bpl.n	3fd2 <__sflush_r+0x46>
    3fc4:	6863      	ldr	r3, [r4, #4]
    3fc6:	1ac0      	subs	r0, r0, r3
    3fc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3fca:	2b00      	cmp	r3, #0
    3fcc:	d001      	beq.n	3fd2 <__sflush_r+0x46>
    3fce:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3fd0:	1ac0      	subs	r0, r0, r3
    3fd2:	0002      	movs	r2, r0
    3fd4:	6a21      	ldr	r1, [r4, #32]
    3fd6:	2300      	movs	r3, #0
    3fd8:	0028      	movs	r0, r5
    3fda:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3fdc:	47b8      	blx	r7
    3fde:	89a1      	ldrh	r1, [r4, #12]
    3fe0:	1c43      	adds	r3, r0, #1
    3fe2:	d106      	bne.n	3ff2 <__sflush_r+0x66>
    3fe4:	682b      	ldr	r3, [r5, #0]
    3fe6:	2b1d      	cmp	r3, #29
    3fe8:	d831      	bhi.n	404e <__sflush_r+0xc2>
    3fea:	4a2c      	ldr	r2, [pc, #176]	; (409c <__sflush_r+0x110>)
    3fec:	40da      	lsrs	r2, r3
    3fee:	07d3      	lsls	r3, r2, #31
    3ff0:	d52d      	bpl.n	404e <__sflush_r+0xc2>
    3ff2:	2300      	movs	r3, #0
    3ff4:	6063      	str	r3, [r4, #4]
    3ff6:	6923      	ldr	r3, [r4, #16]
    3ff8:	6023      	str	r3, [r4, #0]
    3ffa:	04cb      	lsls	r3, r1, #19
    3ffc:	d505      	bpl.n	400a <__sflush_r+0x7e>
    3ffe:	1c43      	adds	r3, r0, #1
    4000:	d102      	bne.n	4008 <__sflush_r+0x7c>
    4002:	682b      	ldr	r3, [r5, #0]
    4004:	2b00      	cmp	r3, #0
    4006:	d100      	bne.n	400a <__sflush_r+0x7e>
    4008:	6560      	str	r0, [r4, #84]	; 0x54
    400a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    400c:	602e      	str	r6, [r5, #0]
    400e:	2900      	cmp	r1, #0
    4010:	d0c8      	beq.n	3fa4 <__sflush_r+0x18>
    4012:	0023      	movs	r3, r4
    4014:	3344      	adds	r3, #68	; 0x44
    4016:	4299      	cmp	r1, r3
    4018:	d002      	beq.n	4020 <__sflush_r+0x94>
    401a:	0028      	movs	r0, r5
    401c:	f000 f9ba 	bl	4394 <_free_r>
    4020:	2000      	movs	r0, #0
    4022:	6360      	str	r0, [r4, #52]	; 0x34
    4024:	e7bf      	b.n	3fa6 <__sflush_r+0x1a>
    4026:	2301      	movs	r3, #1
    4028:	6a21      	ldr	r1, [r4, #32]
    402a:	0028      	movs	r0, r5
    402c:	47b8      	blx	r7
    402e:	1c43      	adds	r3, r0, #1
    4030:	d1c5      	bne.n	3fbe <__sflush_r+0x32>
    4032:	682b      	ldr	r3, [r5, #0]
    4034:	2b00      	cmp	r3, #0
    4036:	d0c2      	beq.n	3fbe <__sflush_r+0x32>
    4038:	2b1d      	cmp	r3, #29
    403a:	d001      	beq.n	4040 <__sflush_r+0xb4>
    403c:	2b16      	cmp	r3, #22
    403e:	d101      	bne.n	4044 <__sflush_r+0xb8>
    4040:	602e      	str	r6, [r5, #0]
    4042:	e7af      	b.n	3fa4 <__sflush_r+0x18>
    4044:	2340      	movs	r3, #64	; 0x40
    4046:	89a2      	ldrh	r2, [r4, #12]
    4048:	4313      	orrs	r3, r2
    404a:	81a3      	strh	r3, [r4, #12]
    404c:	e7ab      	b.n	3fa6 <__sflush_r+0x1a>
    404e:	2340      	movs	r3, #64	; 0x40
    4050:	430b      	orrs	r3, r1
    4052:	2001      	movs	r0, #1
    4054:	81a3      	strh	r3, [r4, #12]
    4056:	4240      	negs	r0, r0
    4058:	e7a5      	b.n	3fa6 <__sflush_r+0x1a>
    405a:	690f      	ldr	r7, [r1, #16]
    405c:	2f00      	cmp	r7, #0
    405e:	d0a1      	beq.n	3fa4 <__sflush_r+0x18>
    4060:	680b      	ldr	r3, [r1, #0]
    4062:	600f      	str	r7, [r1, #0]
    4064:	1bdb      	subs	r3, r3, r7
    4066:	9301      	str	r3, [sp, #4]
    4068:	2300      	movs	r3, #0
    406a:	0792      	lsls	r2, r2, #30
    406c:	d100      	bne.n	4070 <__sflush_r+0xe4>
    406e:	694b      	ldr	r3, [r1, #20]
    4070:	60a3      	str	r3, [r4, #8]
    4072:	9b01      	ldr	r3, [sp, #4]
    4074:	2b00      	cmp	r3, #0
    4076:	dc00      	bgt.n	407a <__sflush_r+0xee>
    4078:	e794      	b.n	3fa4 <__sflush_r+0x18>
    407a:	9b01      	ldr	r3, [sp, #4]
    407c:	003a      	movs	r2, r7
    407e:	6a21      	ldr	r1, [r4, #32]
    4080:	0028      	movs	r0, r5
    4082:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4084:	47b0      	blx	r6
    4086:	2800      	cmp	r0, #0
    4088:	dc03      	bgt.n	4092 <__sflush_r+0x106>
    408a:	2340      	movs	r3, #64	; 0x40
    408c:	89a2      	ldrh	r2, [r4, #12]
    408e:	4313      	orrs	r3, r2
    4090:	e7df      	b.n	4052 <__sflush_r+0xc6>
    4092:	9b01      	ldr	r3, [sp, #4]
    4094:	183f      	adds	r7, r7, r0
    4096:	1a1b      	subs	r3, r3, r0
    4098:	9301      	str	r3, [sp, #4]
    409a:	e7ea      	b.n	4072 <__sflush_r+0xe6>
    409c:	20400001 	.word	0x20400001

000040a0 <_fflush_r>:
    40a0:	690b      	ldr	r3, [r1, #16]
    40a2:	b570      	push	{r4, r5, r6, lr}
    40a4:	0005      	movs	r5, r0
    40a6:	000c      	movs	r4, r1
    40a8:	2b00      	cmp	r3, #0
    40aa:	d101      	bne.n	40b0 <_fflush_r+0x10>
    40ac:	2000      	movs	r0, #0
    40ae:	bd70      	pop	{r4, r5, r6, pc}
    40b0:	2800      	cmp	r0, #0
    40b2:	d004      	beq.n	40be <_fflush_r+0x1e>
    40b4:	6983      	ldr	r3, [r0, #24]
    40b6:	2b00      	cmp	r3, #0
    40b8:	d101      	bne.n	40be <_fflush_r+0x1e>
    40ba:	f000 f85f 	bl	417c <__sinit>
    40be:	4b0b      	ldr	r3, [pc, #44]	; (40ec <_fflush_r+0x4c>)
    40c0:	429c      	cmp	r4, r3
    40c2:	d109      	bne.n	40d8 <_fflush_r+0x38>
    40c4:	686c      	ldr	r4, [r5, #4]
    40c6:	220c      	movs	r2, #12
    40c8:	5ea3      	ldrsh	r3, [r4, r2]
    40ca:	2b00      	cmp	r3, #0
    40cc:	d0ee      	beq.n	40ac <_fflush_r+0xc>
    40ce:	0021      	movs	r1, r4
    40d0:	0028      	movs	r0, r5
    40d2:	f7ff ff5b 	bl	3f8c <__sflush_r>
    40d6:	e7ea      	b.n	40ae <_fflush_r+0xe>
    40d8:	4b05      	ldr	r3, [pc, #20]	; (40f0 <_fflush_r+0x50>)
    40da:	429c      	cmp	r4, r3
    40dc:	d101      	bne.n	40e2 <_fflush_r+0x42>
    40de:	68ac      	ldr	r4, [r5, #8]
    40e0:	e7f1      	b.n	40c6 <_fflush_r+0x26>
    40e2:	4b04      	ldr	r3, [pc, #16]	; (40f4 <_fflush_r+0x54>)
    40e4:	429c      	cmp	r4, r3
    40e6:	d1ee      	bne.n	40c6 <_fflush_r+0x26>
    40e8:	68ec      	ldr	r4, [r5, #12]
    40ea:	e7ec      	b.n	40c6 <_fflush_r+0x26>
    40ec:	000051d8 	.word	0x000051d8
    40f0:	000051f8 	.word	0x000051f8
    40f4:	000051b8 	.word	0x000051b8

000040f8 <_cleanup_r>:
    40f8:	b510      	push	{r4, lr}
    40fa:	4902      	ldr	r1, [pc, #8]	; (4104 <_cleanup_r+0xc>)
    40fc:	f000 f8b2 	bl	4264 <_fwalk_reent>
    4100:	bd10      	pop	{r4, pc}
    4102:	46c0      	nop			; (mov r8, r8)
    4104:	000040a1 	.word	0x000040a1

00004108 <std.isra.0>:
    4108:	2300      	movs	r3, #0
    410a:	b510      	push	{r4, lr}
    410c:	0004      	movs	r4, r0
    410e:	6003      	str	r3, [r0, #0]
    4110:	6043      	str	r3, [r0, #4]
    4112:	6083      	str	r3, [r0, #8]
    4114:	8181      	strh	r1, [r0, #12]
    4116:	6643      	str	r3, [r0, #100]	; 0x64
    4118:	81c2      	strh	r2, [r0, #14]
    411a:	6103      	str	r3, [r0, #16]
    411c:	6143      	str	r3, [r0, #20]
    411e:	6183      	str	r3, [r0, #24]
    4120:	0019      	movs	r1, r3
    4122:	2208      	movs	r2, #8
    4124:	305c      	adds	r0, #92	; 0x5c
    4126:	f7ff fd6b 	bl	3c00 <memset>
    412a:	4b05      	ldr	r3, [pc, #20]	; (4140 <std.isra.0+0x38>)
    412c:	6224      	str	r4, [r4, #32]
    412e:	6263      	str	r3, [r4, #36]	; 0x24
    4130:	4b04      	ldr	r3, [pc, #16]	; (4144 <std.isra.0+0x3c>)
    4132:	62a3      	str	r3, [r4, #40]	; 0x28
    4134:	4b04      	ldr	r3, [pc, #16]	; (4148 <std.isra.0+0x40>)
    4136:	62e3      	str	r3, [r4, #44]	; 0x2c
    4138:	4b04      	ldr	r3, [pc, #16]	; (414c <std.isra.0+0x44>)
    413a:	6323      	str	r3, [r4, #48]	; 0x30
    413c:	bd10      	pop	{r4, pc}
    413e:	46c0      	nop			; (mov r8, r8)
    4140:	00004d6d 	.word	0x00004d6d
    4144:	00004d95 	.word	0x00004d95
    4148:	00004dcd 	.word	0x00004dcd
    414c:	00004df9 	.word	0x00004df9

00004150 <__sfmoreglue>:
    4150:	b570      	push	{r4, r5, r6, lr}
    4152:	2568      	movs	r5, #104	; 0x68
    4154:	1e4a      	subs	r2, r1, #1
    4156:	4355      	muls	r5, r2
    4158:	000e      	movs	r6, r1
    415a:	0029      	movs	r1, r5
    415c:	3174      	adds	r1, #116	; 0x74
    415e:	f000 f963 	bl	4428 <_malloc_r>
    4162:	1e04      	subs	r4, r0, #0
    4164:	d008      	beq.n	4178 <__sfmoreglue+0x28>
    4166:	2100      	movs	r1, #0
    4168:	002a      	movs	r2, r5
    416a:	6001      	str	r1, [r0, #0]
    416c:	6046      	str	r6, [r0, #4]
    416e:	300c      	adds	r0, #12
    4170:	60a0      	str	r0, [r4, #8]
    4172:	3268      	adds	r2, #104	; 0x68
    4174:	f7ff fd44 	bl	3c00 <memset>
    4178:	0020      	movs	r0, r4
    417a:	bd70      	pop	{r4, r5, r6, pc}

0000417c <__sinit>:
    417c:	6983      	ldr	r3, [r0, #24]
    417e:	b513      	push	{r0, r1, r4, lr}
    4180:	0004      	movs	r4, r0
    4182:	2b00      	cmp	r3, #0
    4184:	d128      	bne.n	41d8 <__sinit+0x5c>
    4186:	6483      	str	r3, [r0, #72]	; 0x48
    4188:	64c3      	str	r3, [r0, #76]	; 0x4c
    418a:	6503      	str	r3, [r0, #80]	; 0x50
    418c:	4b13      	ldr	r3, [pc, #76]	; (41dc <__sinit+0x60>)
    418e:	4a14      	ldr	r2, [pc, #80]	; (41e0 <__sinit+0x64>)
    4190:	681b      	ldr	r3, [r3, #0]
    4192:	6282      	str	r2, [r0, #40]	; 0x28
    4194:	9301      	str	r3, [sp, #4]
    4196:	4298      	cmp	r0, r3
    4198:	d101      	bne.n	419e <__sinit+0x22>
    419a:	2301      	movs	r3, #1
    419c:	6183      	str	r3, [r0, #24]
    419e:	0020      	movs	r0, r4
    41a0:	f000 f820 	bl	41e4 <__sfp>
    41a4:	6060      	str	r0, [r4, #4]
    41a6:	0020      	movs	r0, r4
    41a8:	f000 f81c 	bl	41e4 <__sfp>
    41ac:	60a0      	str	r0, [r4, #8]
    41ae:	0020      	movs	r0, r4
    41b0:	f000 f818 	bl	41e4 <__sfp>
    41b4:	2200      	movs	r2, #0
    41b6:	60e0      	str	r0, [r4, #12]
    41b8:	2104      	movs	r1, #4
    41ba:	6860      	ldr	r0, [r4, #4]
    41bc:	f7ff ffa4 	bl	4108 <std.isra.0>
    41c0:	2201      	movs	r2, #1
    41c2:	2109      	movs	r1, #9
    41c4:	68a0      	ldr	r0, [r4, #8]
    41c6:	f7ff ff9f 	bl	4108 <std.isra.0>
    41ca:	2202      	movs	r2, #2
    41cc:	2112      	movs	r1, #18
    41ce:	68e0      	ldr	r0, [r4, #12]
    41d0:	f7ff ff9a 	bl	4108 <std.isra.0>
    41d4:	2301      	movs	r3, #1
    41d6:	61a3      	str	r3, [r4, #24]
    41d8:	bd13      	pop	{r0, r1, r4, pc}
    41da:	46c0      	nop			; (mov r8, r8)
    41dc:	000051b4 	.word	0x000051b4
    41e0:	000040f9 	.word	0x000040f9

000041e4 <__sfp>:
    41e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41e6:	4b1e      	ldr	r3, [pc, #120]	; (4260 <__sfp+0x7c>)
    41e8:	0007      	movs	r7, r0
    41ea:	681e      	ldr	r6, [r3, #0]
    41ec:	69b3      	ldr	r3, [r6, #24]
    41ee:	2b00      	cmp	r3, #0
    41f0:	d102      	bne.n	41f8 <__sfp+0x14>
    41f2:	0030      	movs	r0, r6
    41f4:	f7ff ffc2 	bl	417c <__sinit>
    41f8:	3648      	adds	r6, #72	; 0x48
    41fa:	68b4      	ldr	r4, [r6, #8]
    41fc:	6873      	ldr	r3, [r6, #4]
    41fe:	3b01      	subs	r3, #1
    4200:	d504      	bpl.n	420c <__sfp+0x28>
    4202:	6833      	ldr	r3, [r6, #0]
    4204:	2b00      	cmp	r3, #0
    4206:	d007      	beq.n	4218 <__sfp+0x34>
    4208:	6836      	ldr	r6, [r6, #0]
    420a:	e7f6      	b.n	41fa <__sfp+0x16>
    420c:	220c      	movs	r2, #12
    420e:	5ea5      	ldrsh	r5, [r4, r2]
    4210:	2d00      	cmp	r5, #0
    4212:	d00d      	beq.n	4230 <__sfp+0x4c>
    4214:	3468      	adds	r4, #104	; 0x68
    4216:	e7f2      	b.n	41fe <__sfp+0x1a>
    4218:	2104      	movs	r1, #4
    421a:	0038      	movs	r0, r7
    421c:	f7ff ff98 	bl	4150 <__sfmoreglue>
    4220:	6030      	str	r0, [r6, #0]
    4222:	2800      	cmp	r0, #0
    4224:	d1f0      	bne.n	4208 <__sfp+0x24>
    4226:	230c      	movs	r3, #12
    4228:	0004      	movs	r4, r0
    422a:	603b      	str	r3, [r7, #0]
    422c:	0020      	movs	r0, r4
    422e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4230:	2301      	movs	r3, #1
    4232:	0020      	movs	r0, r4
    4234:	425b      	negs	r3, r3
    4236:	81e3      	strh	r3, [r4, #14]
    4238:	3302      	adds	r3, #2
    423a:	81a3      	strh	r3, [r4, #12]
    423c:	6665      	str	r5, [r4, #100]	; 0x64
    423e:	6025      	str	r5, [r4, #0]
    4240:	60a5      	str	r5, [r4, #8]
    4242:	6065      	str	r5, [r4, #4]
    4244:	6125      	str	r5, [r4, #16]
    4246:	6165      	str	r5, [r4, #20]
    4248:	61a5      	str	r5, [r4, #24]
    424a:	2208      	movs	r2, #8
    424c:	0029      	movs	r1, r5
    424e:	305c      	adds	r0, #92	; 0x5c
    4250:	f7ff fcd6 	bl	3c00 <memset>
    4254:	6365      	str	r5, [r4, #52]	; 0x34
    4256:	63a5      	str	r5, [r4, #56]	; 0x38
    4258:	64a5      	str	r5, [r4, #72]	; 0x48
    425a:	64e5      	str	r5, [r4, #76]	; 0x4c
    425c:	e7e6      	b.n	422c <__sfp+0x48>
    425e:	46c0      	nop			; (mov r8, r8)
    4260:	000051b4 	.word	0x000051b4

00004264 <_fwalk_reent>:
    4264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4266:	0004      	movs	r4, r0
    4268:	0007      	movs	r7, r0
    426a:	2600      	movs	r6, #0
    426c:	9101      	str	r1, [sp, #4]
    426e:	3448      	adds	r4, #72	; 0x48
    4270:	2c00      	cmp	r4, #0
    4272:	d101      	bne.n	4278 <_fwalk_reent+0x14>
    4274:	0030      	movs	r0, r6
    4276:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4278:	6863      	ldr	r3, [r4, #4]
    427a:	68a5      	ldr	r5, [r4, #8]
    427c:	9300      	str	r3, [sp, #0]
    427e:	9b00      	ldr	r3, [sp, #0]
    4280:	3b01      	subs	r3, #1
    4282:	9300      	str	r3, [sp, #0]
    4284:	d501      	bpl.n	428a <_fwalk_reent+0x26>
    4286:	6824      	ldr	r4, [r4, #0]
    4288:	e7f2      	b.n	4270 <_fwalk_reent+0xc>
    428a:	89ab      	ldrh	r3, [r5, #12]
    428c:	2b01      	cmp	r3, #1
    428e:	d908      	bls.n	42a2 <_fwalk_reent+0x3e>
    4290:	220e      	movs	r2, #14
    4292:	5eab      	ldrsh	r3, [r5, r2]
    4294:	3301      	adds	r3, #1
    4296:	d004      	beq.n	42a2 <_fwalk_reent+0x3e>
    4298:	0029      	movs	r1, r5
    429a:	0038      	movs	r0, r7
    429c:	9b01      	ldr	r3, [sp, #4]
    429e:	4798      	blx	r3
    42a0:	4306      	orrs	r6, r0
    42a2:	3568      	adds	r5, #104	; 0x68
    42a4:	e7eb      	b.n	427e <_fwalk_reent+0x1a>
	...

000042a8 <__swhatbuf_r>:
    42a8:	b570      	push	{r4, r5, r6, lr}
    42aa:	000e      	movs	r6, r1
    42ac:	001d      	movs	r5, r3
    42ae:	230e      	movs	r3, #14
    42b0:	5ec9      	ldrsh	r1, [r1, r3]
    42b2:	b090      	sub	sp, #64	; 0x40
    42b4:	0014      	movs	r4, r2
    42b6:	2900      	cmp	r1, #0
    42b8:	da07      	bge.n	42ca <__swhatbuf_r+0x22>
    42ba:	2300      	movs	r3, #0
    42bc:	602b      	str	r3, [r5, #0]
    42be:	89b3      	ldrh	r3, [r6, #12]
    42c0:	061b      	lsls	r3, r3, #24
    42c2:	d411      	bmi.n	42e8 <__swhatbuf_r+0x40>
    42c4:	2380      	movs	r3, #128	; 0x80
    42c6:	00db      	lsls	r3, r3, #3
    42c8:	e00f      	b.n	42ea <__swhatbuf_r+0x42>
    42ca:	aa01      	add	r2, sp, #4
    42cc:	f000 fdc0 	bl	4e50 <_fstat_r>
    42d0:	2800      	cmp	r0, #0
    42d2:	dbf2      	blt.n	42ba <__swhatbuf_r+0x12>
    42d4:	22f0      	movs	r2, #240	; 0xf0
    42d6:	9b02      	ldr	r3, [sp, #8]
    42d8:	0212      	lsls	r2, r2, #8
    42da:	4013      	ands	r3, r2
    42dc:	4a05      	ldr	r2, [pc, #20]	; (42f4 <__swhatbuf_r+0x4c>)
    42de:	189b      	adds	r3, r3, r2
    42e0:	425a      	negs	r2, r3
    42e2:	4153      	adcs	r3, r2
    42e4:	602b      	str	r3, [r5, #0]
    42e6:	e7ed      	b.n	42c4 <__swhatbuf_r+0x1c>
    42e8:	2340      	movs	r3, #64	; 0x40
    42ea:	2000      	movs	r0, #0
    42ec:	6023      	str	r3, [r4, #0]
    42ee:	b010      	add	sp, #64	; 0x40
    42f0:	bd70      	pop	{r4, r5, r6, pc}
    42f2:	46c0      	nop			; (mov r8, r8)
    42f4:	ffffe000 	.word	0xffffe000

000042f8 <__smakebuf_r>:
    42f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    42fa:	2602      	movs	r6, #2
    42fc:	898b      	ldrh	r3, [r1, #12]
    42fe:	0005      	movs	r5, r0
    4300:	000c      	movs	r4, r1
    4302:	4233      	tst	r3, r6
    4304:	d006      	beq.n	4314 <__smakebuf_r+0x1c>
    4306:	0023      	movs	r3, r4
    4308:	3347      	adds	r3, #71	; 0x47
    430a:	6023      	str	r3, [r4, #0]
    430c:	6123      	str	r3, [r4, #16]
    430e:	2301      	movs	r3, #1
    4310:	6163      	str	r3, [r4, #20]
    4312:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4314:	ab01      	add	r3, sp, #4
    4316:	466a      	mov	r2, sp
    4318:	f7ff ffc6 	bl	42a8 <__swhatbuf_r>
    431c:	9900      	ldr	r1, [sp, #0]
    431e:	0007      	movs	r7, r0
    4320:	0028      	movs	r0, r5
    4322:	f000 f881 	bl	4428 <_malloc_r>
    4326:	2800      	cmp	r0, #0
    4328:	d108      	bne.n	433c <__smakebuf_r+0x44>
    432a:	220c      	movs	r2, #12
    432c:	5ea3      	ldrsh	r3, [r4, r2]
    432e:	059a      	lsls	r2, r3, #22
    4330:	d4ef      	bmi.n	4312 <__smakebuf_r+0x1a>
    4332:	2203      	movs	r2, #3
    4334:	4393      	bics	r3, r2
    4336:	431e      	orrs	r6, r3
    4338:	81a6      	strh	r6, [r4, #12]
    433a:	e7e4      	b.n	4306 <__smakebuf_r+0xe>
    433c:	4b0f      	ldr	r3, [pc, #60]	; (437c <__smakebuf_r+0x84>)
    433e:	62ab      	str	r3, [r5, #40]	; 0x28
    4340:	2380      	movs	r3, #128	; 0x80
    4342:	89a2      	ldrh	r2, [r4, #12]
    4344:	6020      	str	r0, [r4, #0]
    4346:	4313      	orrs	r3, r2
    4348:	81a3      	strh	r3, [r4, #12]
    434a:	9b00      	ldr	r3, [sp, #0]
    434c:	6120      	str	r0, [r4, #16]
    434e:	6163      	str	r3, [r4, #20]
    4350:	9b01      	ldr	r3, [sp, #4]
    4352:	2b00      	cmp	r3, #0
    4354:	d00d      	beq.n	4372 <__smakebuf_r+0x7a>
    4356:	230e      	movs	r3, #14
    4358:	5ee1      	ldrsh	r1, [r4, r3]
    435a:	0028      	movs	r0, r5
    435c:	f000 fd8a 	bl	4e74 <_isatty_r>
    4360:	2800      	cmp	r0, #0
    4362:	d006      	beq.n	4372 <__smakebuf_r+0x7a>
    4364:	2203      	movs	r2, #3
    4366:	89a3      	ldrh	r3, [r4, #12]
    4368:	4393      	bics	r3, r2
    436a:	001a      	movs	r2, r3
    436c:	2301      	movs	r3, #1
    436e:	4313      	orrs	r3, r2
    4370:	81a3      	strh	r3, [r4, #12]
    4372:	89a0      	ldrh	r0, [r4, #12]
    4374:	4338      	orrs	r0, r7
    4376:	81a0      	strh	r0, [r4, #12]
    4378:	e7cb      	b.n	4312 <__smakebuf_r+0x1a>
    437a:	46c0      	nop			; (mov r8, r8)
    437c:	000040f9 	.word	0x000040f9

00004380 <malloc>:
    4380:	b510      	push	{r4, lr}
    4382:	4b03      	ldr	r3, [pc, #12]	; (4390 <malloc+0x10>)
    4384:	0001      	movs	r1, r0
    4386:	6818      	ldr	r0, [r3, #0]
    4388:	f000 f84e 	bl	4428 <_malloc_r>
    438c:	bd10      	pop	{r4, pc}
    438e:	46c0      	nop			; (mov r8, r8)
    4390:	20000000 	.word	0x20000000

00004394 <_free_r>:
    4394:	b570      	push	{r4, r5, r6, lr}
    4396:	0005      	movs	r5, r0
    4398:	2900      	cmp	r1, #0
    439a:	d010      	beq.n	43be <_free_r+0x2a>
    439c:	1f0c      	subs	r4, r1, #4
    439e:	6823      	ldr	r3, [r4, #0]
    43a0:	2b00      	cmp	r3, #0
    43a2:	da00      	bge.n	43a6 <_free_r+0x12>
    43a4:	18e4      	adds	r4, r4, r3
    43a6:	0028      	movs	r0, r5
    43a8:	f000 fdb0 	bl	4f0c <__malloc_lock>
    43ac:	4a1d      	ldr	r2, [pc, #116]	; (4424 <_free_r+0x90>)
    43ae:	6813      	ldr	r3, [r2, #0]
    43b0:	2b00      	cmp	r3, #0
    43b2:	d105      	bne.n	43c0 <_free_r+0x2c>
    43b4:	6063      	str	r3, [r4, #4]
    43b6:	6014      	str	r4, [r2, #0]
    43b8:	0028      	movs	r0, r5
    43ba:	f000 fda8 	bl	4f0e <__malloc_unlock>
    43be:	bd70      	pop	{r4, r5, r6, pc}
    43c0:	42a3      	cmp	r3, r4
    43c2:	d909      	bls.n	43d8 <_free_r+0x44>
    43c4:	6821      	ldr	r1, [r4, #0]
    43c6:	1860      	adds	r0, r4, r1
    43c8:	4283      	cmp	r3, r0
    43ca:	d1f3      	bne.n	43b4 <_free_r+0x20>
    43cc:	6818      	ldr	r0, [r3, #0]
    43ce:	685b      	ldr	r3, [r3, #4]
    43d0:	1841      	adds	r1, r0, r1
    43d2:	6021      	str	r1, [r4, #0]
    43d4:	e7ee      	b.n	43b4 <_free_r+0x20>
    43d6:	0013      	movs	r3, r2
    43d8:	685a      	ldr	r2, [r3, #4]
    43da:	2a00      	cmp	r2, #0
    43dc:	d001      	beq.n	43e2 <_free_r+0x4e>
    43de:	42a2      	cmp	r2, r4
    43e0:	d9f9      	bls.n	43d6 <_free_r+0x42>
    43e2:	6819      	ldr	r1, [r3, #0]
    43e4:	1858      	adds	r0, r3, r1
    43e6:	42a0      	cmp	r0, r4
    43e8:	d10b      	bne.n	4402 <_free_r+0x6e>
    43ea:	6820      	ldr	r0, [r4, #0]
    43ec:	1809      	adds	r1, r1, r0
    43ee:	1858      	adds	r0, r3, r1
    43f0:	6019      	str	r1, [r3, #0]
    43f2:	4282      	cmp	r2, r0
    43f4:	d1e0      	bne.n	43b8 <_free_r+0x24>
    43f6:	6810      	ldr	r0, [r2, #0]
    43f8:	6852      	ldr	r2, [r2, #4]
    43fa:	1841      	adds	r1, r0, r1
    43fc:	6019      	str	r1, [r3, #0]
    43fe:	605a      	str	r2, [r3, #4]
    4400:	e7da      	b.n	43b8 <_free_r+0x24>
    4402:	42a0      	cmp	r0, r4
    4404:	d902      	bls.n	440c <_free_r+0x78>
    4406:	230c      	movs	r3, #12
    4408:	602b      	str	r3, [r5, #0]
    440a:	e7d5      	b.n	43b8 <_free_r+0x24>
    440c:	6821      	ldr	r1, [r4, #0]
    440e:	1860      	adds	r0, r4, r1
    4410:	4282      	cmp	r2, r0
    4412:	d103      	bne.n	441c <_free_r+0x88>
    4414:	6810      	ldr	r0, [r2, #0]
    4416:	6852      	ldr	r2, [r2, #4]
    4418:	1841      	adds	r1, r0, r1
    441a:	6021      	str	r1, [r4, #0]
    441c:	6062      	str	r2, [r4, #4]
    441e:	605c      	str	r4, [r3, #4]
    4420:	e7ca      	b.n	43b8 <_free_r+0x24>
    4422:	46c0      	nop			; (mov r8, r8)
    4424:	200000b4 	.word	0x200000b4

00004428 <_malloc_r>:
    4428:	2303      	movs	r3, #3
    442a:	b570      	push	{r4, r5, r6, lr}
    442c:	1ccd      	adds	r5, r1, #3
    442e:	439d      	bics	r5, r3
    4430:	3508      	adds	r5, #8
    4432:	0006      	movs	r6, r0
    4434:	2d0c      	cmp	r5, #12
    4436:	d21e      	bcs.n	4476 <_malloc_r+0x4e>
    4438:	250c      	movs	r5, #12
    443a:	42a9      	cmp	r1, r5
    443c:	d81d      	bhi.n	447a <_malloc_r+0x52>
    443e:	0030      	movs	r0, r6
    4440:	f000 fd64 	bl	4f0c <__malloc_lock>
    4444:	4a25      	ldr	r2, [pc, #148]	; (44dc <_malloc_r+0xb4>)
    4446:	6814      	ldr	r4, [r2, #0]
    4448:	0021      	movs	r1, r4
    444a:	2900      	cmp	r1, #0
    444c:	d119      	bne.n	4482 <_malloc_r+0x5a>
    444e:	4c24      	ldr	r4, [pc, #144]	; (44e0 <_malloc_r+0xb8>)
    4450:	6823      	ldr	r3, [r4, #0]
    4452:	2b00      	cmp	r3, #0
    4454:	d103      	bne.n	445e <_malloc_r+0x36>
    4456:	0030      	movs	r0, r6
    4458:	f000 fc76 	bl	4d48 <_sbrk_r>
    445c:	6020      	str	r0, [r4, #0]
    445e:	0029      	movs	r1, r5
    4460:	0030      	movs	r0, r6
    4462:	f000 fc71 	bl	4d48 <_sbrk_r>
    4466:	1c43      	adds	r3, r0, #1
    4468:	d12c      	bne.n	44c4 <_malloc_r+0x9c>
    446a:	230c      	movs	r3, #12
    446c:	0030      	movs	r0, r6
    446e:	6033      	str	r3, [r6, #0]
    4470:	f000 fd4d 	bl	4f0e <__malloc_unlock>
    4474:	e003      	b.n	447e <_malloc_r+0x56>
    4476:	2d00      	cmp	r5, #0
    4478:	dadf      	bge.n	443a <_malloc_r+0x12>
    447a:	230c      	movs	r3, #12
    447c:	6033      	str	r3, [r6, #0]
    447e:	2000      	movs	r0, #0
    4480:	bd70      	pop	{r4, r5, r6, pc}
    4482:	680b      	ldr	r3, [r1, #0]
    4484:	1b5b      	subs	r3, r3, r5
    4486:	d41a      	bmi.n	44be <_malloc_r+0x96>
    4488:	2b0b      	cmp	r3, #11
    448a:	d903      	bls.n	4494 <_malloc_r+0x6c>
    448c:	600b      	str	r3, [r1, #0]
    448e:	18cc      	adds	r4, r1, r3
    4490:	6025      	str	r5, [r4, #0]
    4492:	e003      	b.n	449c <_malloc_r+0x74>
    4494:	428c      	cmp	r4, r1
    4496:	d10e      	bne.n	44b6 <_malloc_r+0x8e>
    4498:	6863      	ldr	r3, [r4, #4]
    449a:	6013      	str	r3, [r2, #0]
    449c:	0030      	movs	r0, r6
    449e:	f000 fd36 	bl	4f0e <__malloc_unlock>
    44a2:	0020      	movs	r0, r4
    44a4:	2207      	movs	r2, #7
    44a6:	300b      	adds	r0, #11
    44a8:	1d23      	adds	r3, r4, #4
    44aa:	4390      	bics	r0, r2
    44ac:	1ac3      	subs	r3, r0, r3
    44ae:	d0e7      	beq.n	4480 <_malloc_r+0x58>
    44b0:	425a      	negs	r2, r3
    44b2:	50e2      	str	r2, [r4, r3]
    44b4:	e7e4      	b.n	4480 <_malloc_r+0x58>
    44b6:	684b      	ldr	r3, [r1, #4]
    44b8:	6063      	str	r3, [r4, #4]
    44ba:	000c      	movs	r4, r1
    44bc:	e7ee      	b.n	449c <_malloc_r+0x74>
    44be:	000c      	movs	r4, r1
    44c0:	6849      	ldr	r1, [r1, #4]
    44c2:	e7c2      	b.n	444a <_malloc_r+0x22>
    44c4:	2303      	movs	r3, #3
    44c6:	1cc4      	adds	r4, r0, #3
    44c8:	439c      	bics	r4, r3
    44ca:	42a0      	cmp	r0, r4
    44cc:	d0e0      	beq.n	4490 <_malloc_r+0x68>
    44ce:	1a21      	subs	r1, r4, r0
    44d0:	0030      	movs	r0, r6
    44d2:	f000 fc39 	bl	4d48 <_sbrk_r>
    44d6:	1c43      	adds	r3, r0, #1
    44d8:	d1da      	bne.n	4490 <_malloc_r+0x68>
    44da:	e7c6      	b.n	446a <_malloc_r+0x42>
    44dc:	200000b4 	.word	0x200000b4
    44e0:	200000b8 	.word	0x200000b8

000044e4 <__ssputs_r>:
    44e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    44e6:	688e      	ldr	r6, [r1, #8]
    44e8:	b085      	sub	sp, #20
    44ea:	0007      	movs	r7, r0
    44ec:	000c      	movs	r4, r1
    44ee:	9203      	str	r2, [sp, #12]
    44f0:	9301      	str	r3, [sp, #4]
    44f2:	429e      	cmp	r6, r3
    44f4:	d839      	bhi.n	456a <__ssputs_r+0x86>
    44f6:	2390      	movs	r3, #144	; 0x90
    44f8:	898a      	ldrh	r2, [r1, #12]
    44fa:	00db      	lsls	r3, r3, #3
    44fc:	421a      	tst	r2, r3
    44fe:	d034      	beq.n	456a <__ssputs_r+0x86>
    4500:	2503      	movs	r5, #3
    4502:	6909      	ldr	r1, [r1, #16]
    4504:	6823      	ldr	r3, [r4, #0]
    4506:	1a5b      	subs	r3, r3, r1
    4508:	9302      	str	r3, [sp, #8]
    450a:	6963      	ldr	r3, [r4, #20]
    450c:	9802      	ldr	r0, [sp, #8]
    450e:	435d      	muls	r5, r3
    4510:	0feb      	lsrs	r3, r5, #31
    4512:	195d      	adds	r5, r3, r5
    4514:	9b01      	ldr	r3, [sp, #4]
    4516:	106d      	asrs	r5, r5, #1
    4518:	3301      	adds	r3, #1
    451a:	181b      	adds	r3, r3, r0
    451c:	42ab      	cmp	r3, r5
    451e:	d900      	bls.n	4522 <__ssputs_r+0x3e>
    4520:	001d      	movs	r5, r3
    4522:	0553      	lsls	r3, r2, #21
    4524:	d532      	bpl.n	458c <__ssputs_r+0xa8>
    4526:	0029      	movs	r1, r5
    4528:	0038      	movs	r0, r7
    452a:	f7ff ff7d 	bl	4428 <_malloc_r>
    452e:	1e06      	subs	r6, r0, #0
    4530:	d109      	bne.n	4546 <__ssputs_r+0x62>
    4532:	230c      	movs	r3, #12
    4534:	603b      	str	r3, [r7, #0]
    4536:	2340      	movs	r3, #64	; 0x40
    4538:	2001      	movs	r0, #1
    453a:	89a2      	ldrh	r2, [r4, #12]
    453c:	4240      	negs	r0, r0
    453e:	4313      	orrs	r3, r2
    4540:	81a3      	strh	r3, [r4, #12]
    4542:	b005      	add	sp, #20
    4544:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4546:	9a02      	ldr	r2, [sp, #8]
    4548:	6921      	ldr	r1, [r4, #16]
    454a:	f000 fcc4 	bl	4ed6 <memcpy>
    454e:	89a3      	ldrh	r3, [r4, #12]
    4550:	4a14      	ldr	r2, [pc, #80]	; (45a4 <__ssputs_r+0xc0>)
    4552:	401a      	ands	r2, r3
    4554:	2380      	movs	r3, #128	; 0x80
    4556:	4313      	orrs	r3, r2
    4558:	81a3      	strh	r3, [r4, #12]
    455a:	9b02      	ldr	r3, [sp, #8]
    455c:	6126      	str	r6, [r4, #16]
    455e:	18f6      	adds	r6, r6, r3
    4560:	6026      	str	r6, [r4, #0]
    4562:	6165      	str	r5, [r4, #20]
    4564:	9e01      	ldr	r6, [sp, #4]
    4566:	1aed      	subs	r5, r5, r3
    4568:	60a5      	str	r5, [r4, #8]
    456a:	9b01      	ldr	r3, [sp, #4]
    456c:	42b3      	cmp	r3, r6
    456e:	d200      	bcs.n	4572 <__ssputs_r+0x8e>
    4570:	001e      	movs	r6, r3
    4572:	0032      	movs	r2, r6
    4574:	9903      	ldr	r1, [sp, #12]
    4576:	6820      	ldr	r0, [r4, #0]
    4578:	f000 fcb6 	bl	4ee8 <memmove>
    457c:	68a3      	ldr	r3, [r4, #8]
    457e:	2000      	movs	r0, #0
    4580:	1b9b      	subs	r3, r3, r6
    4582:	60a3      	str	r3, [r4, #8]
    4584:	6823      	ldr	r3, [r4, #0]
    4586:	199e      	adds	r6, r3, r6
    4588:	6026      	str	r6, [r4, #0]
    458a:	e7da      	b.n	4542 <__ssputs_r+0x5e>
    458c:	002a      	movs	r2, r5
    458e:	0038      	movs	r0, r7
    4590:	f000 fcbe 	bl	4f10 <_realloc_r>
    4594:	1e06      	subs	r6, r0, #0
    4596:	d1e0      	bne.n	455a <__ssputs_r+0x76>
    4598:	6921      	ldr	r1, [r4, #16]
    459a:	0038      	movs	r0, r7
    459c:	f7ff fefa 	bl	4394 <_free_r>
    45a0:	e7c7      	b.n	4532 <__ssputs_r+0x4e>
    45a2:	46c0      	nop			; (mov r8, r8)
    45a4:	fffffb7f 	.word	0xfffffb7f

000045a8 <_svfiprintf_r>:
    45a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    45aa:	b09f      	sub	sp, #124	; 0x7c
    45ac:	9002      	str	r0, [sp, #8]
    45ae:	9305      	str	r3, [sp, #20]
    45b0:	898b      	ldrh	r3, [r1, #12]
    45b2:	000f      	movs	r7, r1
    45b4:	0016      	movs	r6, r2
    45b6:	061b      	lsls	r3, r3, #24
    45b8:	d511      	bpl.n	45de <_svfiprintf_r+0x36>
    45ba:	690b      	ldr	r3, [r1, #16]
    45bc:	2b00      	cmp	r3, #0
    45be:	d10e      	bne.n	45de <_svfiprintf_r+0x36>
    45c0:	2140      	movs	r1, #64	; 0x40
    45c2:	f7ff ff31 	bl	4428 <_malloc_r>
    45c6:	6038      	str	r0, [r7, #0]
    45c8:	6138      	str	r0, [r7, #16]
    45ca:	2800      	cmp	r0, #0
    45cc:	d105      	bne.n	45da <_svfiprintf_r+0x32>
    45ce:	230c      	movs	r3, #12
    45d0:	9a02      	ldr	r2, [sp, #8]
    45d2:	3801      	subs	r0, #1
    45d4:	6013      	str	r3, [r2, #0]
    45d6:	b01f      	add	sp, #124	; 0x7c
    45d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45da:	2340      	movs	r3, #64	; 0x40
    45dc:	617b      	str	r3, [r7, #20]
    45de:	2300      	movs	r3, #0
    45e0:	ad06      	add	r5, sp, #24
    45e2:	616b      	str	r3, [r5, #20]
    45e4:	3320      	adds	r3, #32
    45e6:	766b      	strb	r3, [r5, #25]
    45e8:	3310      	adds	r3, #16
    45ea:	76ab      	strb	r3, [r5, #26]
    45ec:	0034      	movs	r4, r6
    45ee:	7823      	ldrb	r3, [r4, #0]
    45f0:	2b00      	cmp	r3, #0
    45f2:	d147      	bne.n	4684 <_svfiprintf_r+0xdc>
    45f4:	1ba3      	subs	r3, r4, r6
    45f6:	9304      	str	r3, [sp, #16]
    45f8:	d00d      	beq.n	4616 <_svfiprintf_r+0x6e>
    45fa:	1ba3      	subs	r3, r4, r6
    45fc:	0032      	movs	r2, r6
    45fe:	0039      	movs	r1, r7
    4600:	9802      	ldr	r0, [sp, #8]
    4602:	f7ff ff6f 	bl	44e4 <__ssputs_r>
    4606:	1c43      	adds	r3, r0, #1
    4608:	d100      	bne.n	460c <_svfiprintf_r+0x64>
    460a:	e0b5      	b.n	4778 <_svfiprintf_r+0x1d0>
    460c:	696a      	ldr	r2, [r5, #20]
    460e:	9b04      	ldr	r3, [sp, #16]
    4610:	4694      	mov	ip, r2
    4612:	4463      	add	r3, ip
    4614:	616b      	str	r3, [r5, #20]
    4616:	7823      	ldrb	r3, [r4, #0]
    4618:	2b00      	cmp	r3, #0
    461a:	d100      	bne.n	461e <_svfiprintf_r+0x76>
    461c:	e0ac      	b.n	4778 <_svfiprintf_r+0x1d0>
    461e:	2201      	movs	r2, #1
    4620:	2300      	movs	r3, #0
    4622:	4252      	negs	r2, r2
    4624:	606a      	str	r2, [r5, #4]
    4626:	a902      	add	r1, sp, #8
    4628:	3254      	adds	r2, #84	; 0x54
    462a:	1852      	adds	r2, r2, r1
    462c:	3401      	adds	r4, #1
    462e:	602b      	str	r3, [r5, #0]
    4630:	60eb      	str	r3, [r5, #12]
    4632:	60ab      	str	r3, [r5, #8]
    4634:	7013      	strb	r3, [r2, #0]
    4636:	65ab      	str	r3, [r5, #88]	; 0x58
    4638:	4e58      	ldr	r6, [pc, #352]	; (479c <_svfiprintf_r+0x1f4>)
    463a:	2205      	movs	r2, #5
    463c:	7821      	ldrb	r1, [r4, #0]
    463e:	0030      	movs	r0, r6
    4640:	f000 fc3e 	bl	4ec0 <memchr>
    4644:	1c62      	adds	r2, r4, #1
    4646:	2800      	cmp	r0, #0
    4648:	d120      	bne.n	468c <_svfiprintf_r+0xe4>
    464a:	6829      	ldr	r1, [r5, #0]
    464c:	06cb      	lsls	r3, r1, #27
    464e:	d504      	bpl.n	465a <_svfiprintf_r+0xb2>
    4650:	2353      	movs	r3, #83	; 0x53
    4652:	ae02      	add	r6, sp, #8
    4654:	3020      	adds	r0, #32
    4656:	199b      	adds	r3, r3, r6
    4658:	7018      	strb	r0, [r3, #0]
    465a:	070b      	lsls	r3, r1, #28
    465c:	d504      	bpl.n	4668 <_svfiprintf_r+0xc0>
    465e:	2353      	movs	r3, #83	; 0x53
    4660:	202b      	movs	r0, #43	; 0x2b
    4662:	ae02      	add	r6, sp, #8
    4664:	199b      	adds	r3, r3, r6
    4666:	7018      	strb	r0, [r3, #0]
    4668:	7823      	ldrb	r3, [r4, #0]
    466a:	2b2a      	cmp	r3, #42	; 0x2a
    466c:	d016      	beq.n	469c <_svfiprintf_r+0xf4>
    466e:	2000      	movs	r0, #0
    4670:	210a      	movs	r1, #10
    4672:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4674:	7822      	ldrb	r2, [r4, #0]
    4676:	3a30      	subs	r2, #48	; 0x30
    4678:	2a09      	cmp	r2, #9
    467a:	d955      	bls.n	4728 <_svfiprintf_r+0x180>
    467c:	2800      	cmp	r0, #0
    467e:	d015      	beq.n	46ac <_svfiprintf_r+0x104>
    4680:	9309      	str	r3, [sp, #36]	; 0x24
    4682:	e013      	b.n	46ac <_svfiprintf_r+0x104>
    4684:	2b25      	cmp	r3, #37	; 0x25
    4686:	d0b5      	beq.n	45f4 <_svfiprintf_r+0x4c>
    4688:	3401      	adds	r4, #1
    468a:	e7b0      	b.n	45ee <_svfiprintf_r+0x46>
    468c:	2301      	movs	r3, #1
    468e:	1b80      	subs	r0, r0, r6
    4690:	4083      	lsls	r3, r0
    4692:	6829      	ldr	r1, [r5, #0]
    4694:	0014      	movs	r4, r2
    4696:	430b      	orrs	r3, r1
    4698:	602b      	str	r3, [r5, #0]
    469a:	e7cd      	b.n	4638 <_svfiprintf_r+0x90>
    469c:	9b05      	ldr	r3, [sp, #20]
    469e:	1d18      	adds	r0, r3, #4
    46a0:	681b      	ldr	r3, [r3, #0]
    46a2:	9005      	str	r0, [sp, #20]
    46a4:	2b00      	cmp	r3, #0
    46a6:	db39      	blt.n	471c <_svfiprintf_r+0x174>
    46a8:	9309      	str	r3, [sp, #36]	; 0x24
    46aa:	0014      	movs	r4, r2
    46ac:	7823      	ldrb	r3, [r4, #0]
    46ae:	2b2e      	cmp	r3, #46	; 0x2e
    46b0:	d10b      	bne.n	46ca <_svfiprintf_r+0x122>
    46b2:	7863      	ldrb	r3, [r4, #1]
    46b4:	1c62      	adds	r2, r4, #1
    46b6:	2b2a      	cmp	r3, #42	; 0x2a
    46b8:	d13e      	bne.n	4738 <_svfiprintf_r+0x190>
    46ba:	9b05      	ldr	r3, [sp, #20]
    46bc:	3402      	adds	r4, #2
    46be:	1d1a      	adds	r2, r3, #4
    46c0:	681b      	ldr	r3, [r3, #0]
    46c2:	9205      	str	r2, [sp, #20]
    46c4:	2b00      	cmp	r3, #0
    46c6:	db34      	blt.n	4732 <_svfiprintf_r+0x18a>
    46c8:	9307      	str	r3, [sp, #28]
    46ca:	4e35      	ldr	r6, [pc, #212]	; (47a0 <_svfiprintf_r+0x1f8>)
    46cc:	7821      	ldrb	r1, [r4, #0]
    46ce:	2203      	movs	r2, #3
    46d0:	0030      	movs	r0, r6
    46d2:	f000 fbf5 	bl	4ec0 <memchr>
    46d6:	2800      	cmp	r0, #0
    46d8:	d006      	beq.n	46e8 <_svfiprintf_r+0x140>
    46da:	2340      	movs	r3, #64	; 0x40
    46dc:	1b80      	subs	r0, r0, r6
    46de:	4083      	lsls	r3, r0
    46e0:	682a      	ldr	r2, [r5, #0]
    46e2:	3401      	adds	r4, #1
    46e4:	4313      	orrs	r3, r2
    46e6:	602b      	str	r3, [r5, #0]
    46e8:	7821      	ldrb	r1, [r4, #0]
    46ea:	2206      	movs	r2, #6
    46ec:	482d      	ldr	r0, [pc, #180]	; (47a4 <_svfiprintf_r+0x1fc>)
    46ee:	1c66      	adds	r6, r4, #1
    46f0:	7629      	strb	r1, [r5, #24]
    46f2:	f000 fbe5 	bl	4ec0 <memchr>
    46f6:	2800      	cmp	r0, #0
    46f8:	d046      	beq.n	4788 <_svfiprintf_r+0x1e0>
    46fa:	4b2b      	ldr	r3, [pc, #172]	; (47a8 <_svfiprintf_r+0x200>)
    46fc:	2b00      	cmp	r3, #0
    46fe:	d12f      	bne.n	4760 <_svfiprintf_r+0x1b8>
    4700:	6829      	ldr	r1, [r5, #0]
    4702:	9b05      	ldr	r3, [sp, #20]
    4704:	2207      	movs	r2, #7
    4706:	05c9      	lsls	r1, r1, #23
    4708:	d528      	bpl.n	475c <_svfiprintf_r+0x1b4>
    470a:	189b      	adds	r3, r3, r2
    470c:	4393      	bics	r3, r2
    470e:	3308      	adds	r3, #8
    4710:	9305      	str	r3, [sp, #20]
    4712:	696b      	ldr	r3, [r5, #20]
    4714:	9a03      	ldr	r2, [sp, #12]
    4716:	189b      	adds	r3, r3, r2
    4718:	616b      	str	r3, [r5, #20]
    471a:	e767      	b.n	45ec <_svfiprintf_r+0x44>
    471c:	425b      	negs	r3, r3
    471e:	60eb      	str	r3, [r5, #12]
    4720:	2302      	movs	r3, #2
    4722:	430b      	orrs	r3, r1
    4724:	602b      	str	r3, [r5, #0]
    4726:	e7c0      	b.n	46aa <_svfiprintf_r+0x102>
    4728:	434b      	muls	r3, r1
    472a:	3401      	adds	r4, #1
    472c:	189b      	adds	r3, r3, r2
    472e:	2001      	movs	r0, #1
    4730:	e7a0      	b.n	4674 <_svfiprintf_r+0xcc>
    4732:	2301      	movs	r3, #1
    4734:	425b      	negs	r3, r3
    4736:	e7c7      	b.n	46c8 <_svfiprintf_r+0x120>
    4738:	2300      	movs	r3, #0
    473a:	0014      	movs	r4, r2
    473c:	200a      	movs	r0, #10
    473e:	001a      	movs	r2, r3
    4740:	606b      	str	r3, [r5, #4]
    4742:	7821      	ldrb	r1, [r4, #0]
    4744:	3930      	subs	r1, #48	; 0x30
    4746:	2909      	cmp	r1, #9
    4748:	d903      	bls.n	4752 <_svfiprintf_r+0x1aa>
    474a:	2b00      	cmp	r3, #0
    474c:	d0bd      	beq.n	46ca <_svfiprintf_r+0x122>
    474e:	9207      	str	r2, [sp, #28]
    4750:	e7bb      	b.n	46ca <_svfiprintf_r+0x122>
    4752:	4342      	muls	r2, r0
    4754:	3401      	adds	r4, #1
    4756:	1852      	adds	r2, r2, r1
    4758:	2301      	movs	r3, #1
    475a:	e7f2      	b.n	4742 <_svfiprintf_r+0x19a>
    475c:	3307      	adds	r3, #7
    475e:	e7d5      	b.n	470c <_svfiprintf_r+0x164>
    4760:	ab05      	add	r3, sp, #20
    4762:	9300      	str	r3, [sp, #0]
    4764:	003a      	movs	r2, r7
    4766:	4b11      	ldr	r3, [pc, #68]	; (47ac <_svfiprintf_r+0x204>)
    4768:	0029      	movs	r1, r5
    476a:	9802      	ldr	r0, [sp, #8]
    476c:	e000      	b.n	4770 <_svfiprintf_r+0x1c8>
    476e:	bf00      	nop
    4770:	9003      	str	r0, [sp, #12]
    4772:	9b03      	ldr	r3, [sp, #12]
    4774:	3301      	adds	r3, #1
    4776:	d1cc      	bne.n	4712 <_svfiprintf_r+0x16a>
    4778:	89bb      	ldrh	r3, [r7, #12]
    477a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    477c:	065b      	lsls	r3, r3, #25
    477e:	d400      	bmi.n	4782 <_svfiprintf_r+0x1da>
    4780:	e729      	b.n	45d6 <_svfiprintf_r+0x2e>
    4782:	2001      	movs	r0, #1
    4784:	4240      	negs	r0, r0
    4786:	e726      	b.n	45d6 <_svfiprintf_r+0x2e>
    4788:	ab05      	add	r3, sp, #20
    478a:	9300      	str	r3, [sp, #0]
    478c:	003a      	movs	r2, r7
    478e:	4b07      	ldr	r3, [pc, #28]	; (47ac <_svfiprintf_r+0x204>)
    4790:	0029      	movs	r1, r5
    4792:	9802      	ldr	r0, [sp, #8]
    4794:	f000 f9be 	bl	4b14 <_printf_i>
    4798:	e7ea      	b.n	4770 <_svfiprintf_r+0x1c8>
    479a:	46c0      	nop			; (mov r8, r8)
    479c:	00005218 	.word	0x00005218
    47a0:	0000521e 	.word	0x0000521e
    47a4:	00005222 	.word	0x00005222
    47a8:	00000000 	.word	0x00000000
    47ac:	000044e5 	.word	0x000044e5

000047b0 <__sfputc_r>:
    47b0:	6893      	ldr	r3, [r2, #8]
    47b2:	b510      	push	{r4, lr}
    47b4:	3b01      	subs	r3, #1
    47b6:	6093      	str	r3, [r2, #8]
    47b8:	2b00      	cmp	r3, #0
    47ba:	da05      	bge.n	47c8 <__sfputc_r+0x18>
    47bc:	6994      	ldr	r4, [r2, #24]
    47be:	42a3      	cmp	r3, r4
    47c0:	db08      	blt.n	47d4 <__sfputc_r+0x24>
    47c2:	b2cb      	uxtb	r3, r1
    47c4:	2b0a      	cmp	r3, #10
    47c6:	d005      	beq.n	47d4 <__sfputc_r+0x24>
    47c8:	6813      	ldr	r3, [r2, #0]
    47ca:	1c58      	adds	r0, r3, #1
    47cc:	6010      	str	r0, [r2, #0]
    47ce:	7019      	strb	r1, [r3, #0]
    47d0:	b2c8      	uxtb	r0, r1
    47d2:	bd10      	pop	{r4, pc}
    47d4:	f7ff fb0e 	bl	3df4 <__swbuf_r>
    47d8:	e7fb      	b.n	47d2 <__sfputc_r+0x22>

000047da <__sfputs_r>:
    47da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47dc:	0006      	movs	r6, r0
    47de:	000f      	movs	r7, r1
    47e0:	0014      	movs	r4, r2
    47e2:	18d5      	adds	r5, r2, r3
    47e4:	42ac      	cmp	r4, r5
    47e6:	d101      	bne.n	47ec <__sfputs_r+0x12>
    47e8:	2000      	movs	r0, #0
    47ea:	e007      	b.n	47fc <__sfputs_r+0x22>
    47ec:	7821      	ldrb	r1, [r4, #0]
    47ee:	003a      	movs	r2, r7
    47f0:	0030      	movs	r0, r6
    47f2:	f7ff ffdd 	bl	47b0 <__sfputc_r>
    47f6:	3401      	adds	r4, #1
    47f8:	1c43      	adds	r3, r0, #1
    47fa:	d1f3      	bne.n	47e4 <__sfputs_r+0xa>
    47fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004800 <_vfiprintf_r>:
    4800:	b5f0      	push	{r4, r5, r6, r7, lr}
    4802:	b09f      	sub	sp, #124	; 0x7c
    4804:	0006      	movs	r6, r0
    4806:	000f      	movs	r7, r1
    4808:	0014      	movs	r4, r2
    480a:	9305      	str	r3, [sp, #20]
    480c:	2800      	cmp	r0, #0
    480e:	d004      	beq.n	481a <_vfiprintf_r+0x1a>
    4810:	6983      	ldr	r3, [r0, #24]
    4812:	2b00      	cmp	r3, #0
    4814:	d101      	bne.n	481a <_vfiprintf_r+0x1a>
    4816:	f7ff fcb1 	bl	417c <__sinit>
    481a:	4b7f      	ldr	r3, [pc, #508]	; (4a18 <_vfiprintf_r+0x218>)
    481c:	429f      	cmp	r7, r3
    481e:	d15c      	bne.n	48da <_vfiprintf_r+0xda>
    4820:	6877      	ldr	r7, [r6, #4]
    4822:	89bb      	ldrh	r3, [r7, #12]
    4824:	071b      	lsls	r3, r3, #28
    4826:	d562      	bpl.n	48ee <_vfiprintf_r+0xee>
    4828:	693b      	ldr	r3, [r7, #16]
    482a:	2b00      	cmp	r3, #0
    482c:	d05f      	beq.n	48ee <_vfiprintf_r+0xee>
    482e:	2300      	movs	r3, #0
    4830:	ad06      	add	r5, sp, #24
    4832:	616b      	str	r3, [r5, #20]
    4834:	3320      	adds	r3, #32
    4836:	766b      	strb	r3, [r5, #25]
    4838:	3310      	adds	r3, #16
    483a:	76ab      	strb	r3, [r5, #26]
    483c:	9402      	str	r4, [sp, #8]
    483e:	9c02      	ldr	r4, [sp, #8]
    4840:	7823      	ldrb	r3, [r4, #0]
    4842:	2b00      	cmp	r3, #0
    4844:	d15d      	bne.n	4902 <_vfiprintf_r+0x102>
    4846:	9b02      	ldr	r3, [sp, #8]
    4848:	1ae3      	subs	r3, r4, r3
    484a:	9304      	str	r3, [sp, #16]
    484c:	d00d      	beq.n	486a <_vfiprintf_r+0x6a>
    484e:	9b04      	ldr	r3, [sp, #16]
    4850:	9a02      	ldr	r2, [sp, #8]
    4852:	0039      	movs	r1, r7
    4854:	0030      	movs	r0, r6
    4856:	f7ff ffc0 	bl	47da <__sfputs_r>
    485a:	1c43      	adds	r3, r0, #1
    485c:	d100      	bne.n	4860 <_vfiprintf_r+0x60>
    485e:	e0cc      	b.n	49fa <_vfiprintf_r+0x1fa>
    4860:	696a      	ldr	r2, [r5, #20]
    4862:	9b04      	ldr	r3, [sp, #16]
    4864:	4694      	mov	ip, r2
    4866:	4463      	add	r3, ip
    4868:	616b      	str	r3, [r5, #20]
    486a:	7823      	ldrb	r3, [r4, #0]
    486c:	2b00      	cmp	r3, #0
    486e:	d100      	bne.n	4872 <_vfiprintf_r+0x72>
    4870:	e0c3      	b.n	49fa <_vfiprintf_r+0x1fa>
    4872:	2201      	movs	r2, #1
    4874:	2300      	movs	r3, #0
    4876:	4252      	negs	r2, r2
    4878:	606a      	str	r2, [r5, #4]
    487a:	a902      	add	r1, sp, #8
    487c:	3254      	adds	r2, #84	; 0x54
    487e:	1852      	adds	r2, r2, r1
    4880:	3401      	adds	r4, #1
    4882:	602b      	str	r3, [r5, #0]
    4884:	60eb      	str	r3, [r5, #12]
    4886:	60ab      	str	r3, [r5, #8]
    4888:	7013      	strb	r3, [r2, #0]
    488a:	65ab      	str	r3, [r5, #88]	; 0x58
    488c:	7821      	ldrb	r1, [r4, #0]
    488e:	2205      	movs	r2, #5
    4890:	4862      	ldr	r0, [pc, #392]	; (4a1c <_vfiprintf_r+0x21c>)
    4892:	f000 fb15 	bl	4ec0 <memchr>
    4896:	1c63      	adds	r3, r4, #1
    4898:	469c      	mov	ip, r3
    489a:	2800      	cmp	r0, #0
    489c:	d135      	bne.n	490a <_vfiprintf_r+0x10a>
    489e:	6829      	ldr	r1, [r5, #0]
    48a0:	06cb      	lsls	r3, r1, #27
    48a2:	d504      	bpl.n	48ae <_vfiprintf_r+0xae>
    48a4:	2353      	movs	r3, #83	; 0x53
    48a6:	aa02      	add	r2, sp, #8
    48a8:	3020      	adds	r0, #32
    48aa:	189b      	adds	r3, r3, r2
    48ac:	7018      	strb	r0, [r3, #0]
    48ae:	070b      	lsls	r3, r1, #28
    48b0:	d504      	bpl.n	48bc <_vfiprintf_r+0xbc>
    48b2:	2353      	movs	r3, #83	; 0x53
    48b4:	202b      	movs	r0, #43	; 0x2b
    48b6:	aa02      	add	r2, sp, #8
    48b8:	189b      	adds	r3, r3, r2
    48ba:	7018      	strb	r0, [r3, #0]
    48bc:	7823      	ldrb	r3, [r4, #0]
    48be:	2b2a      	cmp	r3, #42	; 0x2a
    48c0:	d02c      	beq.n	491c <_vfiprintf_r+0x11c>
    48c2:	2000      	movs	r0, #0
    48c4:	210a      	movs	r1, #10
    48c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    48c8:	7822      	ldrb	r2, [r4, #0]
    48ca:	3a30      	subs	r2, #48	; 0x30
    48cc:	2a09      	cmp	r2, #9
    48ce:	d800      	bhi.n	48d2 <_vfiprintf_r+0xd2>
    48d0:	e06b      	b.n	49aa <_vfiprintf_r+0x1aa>
    48d2:	2800      	cmp	r0, #0
    48d4:	d02a      	beq.n	492c <_vfiprintf_r+0x12c>
    48d6:	9309      	str	r3, [sp, #36]	; 0x24
    48d8:	e028      	b.n	492c <_vfiprintf_r+0x12c>
    48da:	4b51      	ldr	r3, [pc, #324]	; (4a20 <_vfiprintf_r+0x220>)
    48dc:	429f      	cmp	r7, r3
    48de:	d101      	bne.n	48e4 <_vfiprintf_r+0xe4>
    48e0:	68b7      	ldr	r7, [r6, #8]
    48e2:	e79e      	b.n	4822 <_vfiprintf_r+0x22>
    48e4:	4b4f      	ldr	r3, [pc, #316]	; (4a24 <_vfiprintf_r+0x224>)
    48e6:	429f      	cmp	r7, r3
    48e8:	d19b      	bne.n	4822 <_vfiprintf_r+0x22>
    48ea:	68f7      	ldr	r7, [r6, #12]
    48ec:	e799      	b.n	4822 <_vfiprintf_r+0x22>
    48ee:	0039      	movs	r1, r7
    48f0:	0030      	movs	r0, r6
    48f2:	f7ff fad5 	bl	3ea0 <__swsetup_r>
    48f6:	2800      	cmp	r0, #0
    48f8:	d099      	beq.n	482e <_vfiprintf_r+0x2e>
    48fa:	2001      	movs	r0, #1
    48fc:	4240      	negs	r0, r0
    48fe:	b01f      	add	sp, #124	; 0x7c
    4900:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4902:	2b25      	cmp	r3, #37	; 0x25
    4904:	d09f      	beq.n	4846 <_vfiprintf_r+0x46>
    4906:	3401      	adds	r4, #1
    4908:	e79a      	b.n	4840 <_vfiprintf_r+0x40>
    490a:	4b44      	ldr	r3, [pc, #272]	; (4a1c <_vfiprintf_r+0x21c>)
    490c:	6829      	ldr	r1, [r5, #0]
    490e:	1ac0      	subs	r0, r0, r3
    4910:	2301      	movs	r3, #1
    4912:	4083      	lsls	r3, r0
    4914:	430b      	orrs	r3, r1
    4916:	602b      	str	r3, [r5, #0]
    4918:	4664      	mov	r4, ip
    491a:	e7b7      	b.n	488c <_vfiprintf_r+0x8c>
    491c:	9b05      	ldr	r3, [sp, #20]
    491e:	1d18      	adds	r0, r3, #4
    4920:	681b      	ldr	r3, [r3, #0]
    4922:	9005      	str	r0, [sp, #20]
    4924:	2b00      	cmp	r3, #0
    4926:	db3a      	blt.n	499e <_vfiprintf_r+0x19e>
    4928:	9309      	str	r3, [sp, #36]	; 0x24
    492a:	4664      	mov	r4, ip
    492c:	7823      	ldrb	r3, [r4, #0]
    492e:	2b2e      	cmp	r3, #46	; 0x2e
    4930:	d10b      	bne.n	494a <_vfiprintf_r+0x14a>
    4932:	7863      	ldrb	r3, [r4, #1]
    4934:	1c62      	adds	r2, r4, #1
    4936:	2b2a      	cmp	r3, #42	; 0x2a
    4938:	d13f      	bne.n	49ba <_vfiprintf_r+0x1ba>
    493a:	9b05      	ldr	r3, [sp, #20]
    493c:	3402      	adds	r4, #2
    493e:	1d1a      	adds	r2, r3, #4
    4940:	681b      	ldr	r3, [r3, #0]
    4942:	9205      	str	r2, [sp, #20]
    4944:	2b00      	cmp	r3, #0
    4946:	db35      	blt.n	49b4 <_vfiprintf_r+0x1b4>
    4948:	9307      	str	r3, [sp, #28]
    494a:	7821      	ldrb	r1, [r4, #0]
    494c:	2203      	movs	r2, #3
    494e:	4836      	ldr	r0, [pc, #216]	; (4a28 <_vfiprintf_r+0x228>)
    4950:	f000 fab6 	bl	4ec0 <memchr>
    4954:	2800      	cmp	r0, #0
    4956:	d007      	beq.n	4968 <_vfiprintf_r+0x168>
    4958:	4b33      	ldr	r3, [pc, #204]	; (4a28 <_vfiprintf_r+0x228>)
    495a:	682a      	ldr	r2, [r5, #0]
    495c:	1ac0      	subs	r0, r0, r3
    495e:	2340      	movs	r3, #64	; 0x40
    4960:	4083      	lsls	r3, r0
    4962:	4313      	orrs	r3, r2
    4964:	602b      	str	r3, [r5, #0]
    4966:	3401      	adds	r4, #1
    4968:	7821      	ldrb	r1, [r4, #0]
    496a:	1c63      	adds	r3, r4, #1
    496c:	2206      	movs	r2, #6
    496e:	482f      	ldr	r0, [pc, #188]	; (4a2c <_vfiprintf_r+0x22c>)
    4970:	9302      	str	r3, [sp, #8]
    4972:	7629      	strb	r1, [r5, #24]
    4974:	f000 faa4 	bl	4ec0 <memchr>
    4978:	2800      	cmp	r0, #0
    497a:	d044      	beq.n	4a06 <_vfiprintf_r+0x206>
    497c:	4b2c      	ldr	r3, [pc, #176]	; (4a30 <_vfiprintf_r+0x230>)
    497e:	2b00      	cmp	r3, #0
    4980:	d12f      	bne.n	49e2 <_vfiprintf_r+0x1e2>
    4982:	6829      	ldr	r1, [r5, #0]
    4984:	9b05      	ldr	r3, [sp, #20]
    4986:	2207      	movs	r2, #7
    4988:	05c9      	lsls	r1, r1, #23
    498a:	d528      	bpl.n	49de <_vfiprintf_r+0x1de>
    498c:	189b      	adds	r3, r3, r2
    498e:	4393      	bics	r3, r2
    4990:	3308      	adds	r3, #8
    4992:	9305      	str	r3, [sp, #20]
    4994:	696b      	ldr	r3, [r5, #20]
    4996:	9a03      	ldr	r2, [sp, #12]
    4998:	189b      	adds	r3, r3, r2
    499a:	616b      	str	r3, [r5, #20]
    499c:	e74f      	b.n	483e <_vfiprintf_r+0x3e>
    499e:	425b      	negs	r3, r3
    49a0:	60eb      	str	r3, [r5, #12]
    49a2:	2302      	movs	r3, #2
    49a4:	430b      	orrs	r3, r1
    49a6:	602b      	str	r3, [r5, #0]
    49a8:	e7bf      	b.n	492a <_vfiprintf_r+0x12a>
    49aa:	434b      	muls	r3, r1
    49ac:	3401      	adds	r4, #1
    49ae:	189b      	adds	r3, r3, r2
    49b0:	2001      	movs	r0, #1
    49b2:	e789      	b.n	48c8 <_vfiprintf_r+0xc8>
    49b4:	2301      	movs	r3, #1
    49b6:	425b      	negs	r3, r3
    49b8:	e7c6      	b.n	4948 <_vfiprintf_r+0x148>
    49ba:	2300      	movs	r3, #0
    49bc:	0014      	movs	r4, r2
    49be:	200a      	movs	r0, #10
    49c0:	001a      	movs	r2, r3
    49c2:	606b      	str	r3, [r5, #4]
    49c4:	7821      	ldrb	r1, [r4, #0]
    49c6:	3930      	subs	r1, #48	; 0x30
    49c8:	2909      	cmp	r1, #9
    49ca:	d903      	bls.n	49d4 <_vfiprintf_r+0x1d4>
    49cc:	2b00      	cmp	r3, #0
    49ce:	d0bc      	beq.n	494a <_vfiprintf_r+0x14a>
    49d0:	9207      	str	r2, [sp, #28]
    49d2:	e7ba      	b.n	494a <_vfiprintf_r+0x14a>
    49d4:	4342      	muls	r2, r0
    49d6:	3401      	adds	r4, #1
    49d8:	1852      	adds	r2, r2, r1
    49da:	2301      	movs	r3, #1
    49dc:	e7f2      	b.n	49c4 <_vfiprintf_r+0x1c4>
    49de:	3307      	adds	r3, #7
    49e0:	e7d5      	b.n	498e <_vfiprintf_r+0x18e>
    49e2:	ab05      	add	r3, sp, #20
    49e4:	9300      	str	r3, [sp, #0]
    49e6:	003a      	movs	r2, r7
    49e8:	4b12      	ldr	r3, [pc, #72]	; (4a34 <_vfiprintf_r+0x234>)
    49ea:	0029      	movs	r1, r5
    49ec:	0030      	movs	r0, r6
    49ee:	e000      	b.n	49f2 <_vfiprintf_r+0x1f2>
    49f0:	bf00      	nop
    49f2:	9003      	str	r0, [sp, #12]
    49f4:	9b03      	ldr	r3, [sp, #12]
    49f6:	3301      	adds	r3, #1
    49f8:	d1cc      	bne.n	4994 <_vfiprintf_r+0x194>
    49fa:	89bb      	ldrh	r3, [r7, #12]
    49fc:	065b      	lsls	r3, r3, #25
    49fe:	d500      	bpl.n	4a02 <_vfiprintf_r+0x202>
    4a00:	e77b      	b.n	48fa <_vfiprintf_r+0xfa>
    4a02:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4a04:	e77b      	b.n	48fe <_vfiprintf_r+0xfe>
    4a06:	ab05      	add	r3, sp, #20
    4a08:	9300      	str	r3, [sp, #0]
    4a0a:	003a      	movs	r2, r7
    4a0c:	4b09      	ldr	r3, [pc, #36]	; (4a34 <_vfiprintf_r+0x234>)
    4a0e:	0029      	movs	r1, r5
    4a10:	0030      	movs	r0, r6
    4a12:	f000 f87f 	bl	4b14 <_printf_i>
    4a16:	e7ec      	b.n	49f2 <_vfiprintf_r+0x1f2>
    4a18:	000051d8 	.word	0x000051d8
    4a1c:	00005218 	.word	0x00005218
    4a20:	000051f8 	.word	0x000051f8
    4a24:	000051b8 	.word	0x000051b8
    4a28:	0000521e 	.word	0x0000521e
    4a2c:	00005222 	.word	0x00005222
    4a30:	00000000 	.word	0x00000000
    4a34:	000047db 	.word	0x000047db

00004a38 <_printf_common>:
    4a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4a3a:	0015      	movs	r5, r2
    4a3c:	9301      	str	r3, [sp, #4]
    4a3e:	688a      	ldr	r2, [r1, #8]
    4a40:	690b      	ldr	r3, [r1, #16]
    4a42:	9000      	str	r0, [sp, #0]
    4a44:	000c      	movs	r4, r1
    4a46:	4293      	cmp	r3, r2
    4a48:	da00      	bge.n	4a4c <_printf_common+0x14>
    4a4a:	0013      	movs	r3, r2
    4a4c:	0022      	movs	r2, r4
    4a4e:	602b      	str	r3, [r5, #0]
    4a50:	3243      	adds	r2, #67	; 0x43
    4a52:	7812      	ldrb	r2, [r2, #0]
    4a54:	2a00      	cmp	r2, #0
    4a56:	d001      	beq.n	4a5c <_printf_common+0x24>
    4a58:	3301      	adds	r3, #1
    4a5a:	602b      	str	r3, [r5, #0]
    4a5c:	6823      	ldr	r3, [r4, #0]
    4a5e:	069b      	lsls	r3, r3, #26
    4a60:	d502      	bpl.n	4a68 <_printf_common+0x30>
    4a62:	682b      	ldr	r3, [r5, #0]
    4a64:	3302      	adds	r3, #2
    4a66:	602b      	str	r3, [r5, #0]
    4a68:	2706      	movs	r7, #6
    4a6a:	6823      	ldr	r3, [r4, #0]
    4a6c:	401f      	ands	r7, r3
    4a6e:	d027      	beq.n	4ac0 <_printf_common+0x88>
    4a70:	0023      	movs	r3, r4
    4a72:	3343      	adds	r3, #67	; 0x43
    4a74:	781b      	ldrb	r3, [r3, #0]
    4a76:	1e5a      	subs	r2, r3, #1
    4a78:	4193      	sbcs	r3, r2
    4a7a:	6822      	ldr	r2, [r4, #0]
    4a7c:	0692      	lsls	r2, r2, #26
    4a7e:	d430      	bmi.n	4ae2 <_printf_common+0xaa>
    4a80:	0022      	movs	r2, r4
    4a82:	9901      	ldr	r1, [sp, #4]
    4a84:	3243      	adds	r2, #67	; 0x43
    4a86:	9800      	ldr	r0, [sp, #0]
    4a88:	9e08      	ldr	r6, [sp, #32]
    4a8a:	47b0      	blx	r6
    4a8c:	1c43      	adds	r3, r0, #1
    4a8e:	d025      	beq.n	4adc <_printf_common+0xa4>
    4a90:	2306      	movs	r3, #6
    4a92:	6820      	ldr	r0, [r4, #0]
    4a94:	682a      	ldr	r2, [r5, #0]
    4a96:	68e1      	ldr	r1, [r4, #12]
    4a98:	4003      	ands	r3, r0
    4a9a:	2500      	movs	r5, #0
    4a9c:	2b04      	cmp	r3, #4
    4a9e:	d103      	bne.n	4aa8 <_printf_common+0x70>
    4aa0:	1a8d      	subs	r5, r1, r2
    4aa2:	43eb      	mvns	r3, r5
    4aa4:	17db      	asrs	r3, r3, #31
    4aa6:	401d      	ands	r5, r3
    4aa8:	68a3      	ldr	r3, [r4, #8]
    4aaa:	6922      	ldr	r2, [r4, #16]
    4aac:	4293      	cmp	r3, r2
    4aae:	dd01      	ble.n	4ab4 <_printf_common+0x7c>
    4ab0:	1a9b      	subs	r3, r3, r2
    4ab2:	18ed      	adds	r5, r5, r3
    4ab4:	2700      	movs	r7, #0
    4ab6:	42bd      	cmp	r5, r7
    4ab8:	d120      	bne.n	4afc <_printf_common+0xc4>
    4aba:	2000      	movs	r0, #0
    4abc:	e010      	b.n	4ae0 <_printf_common+0xa8>
    4abe:	3701      	adds	r7, #1
    4ac0:	68e3      	ldr	r3, [r4, #12]
    4ac2:	682a      	ldr	r2, [r5, #0]
    4ac4:	1a9b      	subs	r3, r3, r2
    4ac6:	429f      	cmp	r7, r3
    4ac8:	dad2      	bge.n	4a70 <_printf_common+0x38>
    4aca:	0022      	movs	r2, r4
    4acc:	2301      	movs	r3, #1
    4ace:	3219      	adds	r2, #25
    4ad0:	9901      	ldr	r1, [sp, #4]
    4ad2:	9800      	ldr	r0, [sp, #0]
    4ad4:	9e08      	ldr	r6, [sp, #32]
    4ad6:	47b0      	blx	r6
    4ad8:	1c43      	adds	r3, r0, #1
    4ada:	d1f0      	bne.n	4abe <_printf_common+0x86>
    4adc:	2001      	movs	r0, #1
    4ade:	4240      	negs	r0, r0
    4ae0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4ae2:	2030      	movs	r0, #48	; 0x30
    4ae4:	18e1      	adds	r1, r4, r3
    4ae6:	3143      	adds	r1, #67	; 0x43
    4ae8:	7008      	strb	r0, [r1, #0]
    4aea:	0021      	movs	r1, r4
    4aec:	1c5a      	adds	r2, r3, #1
    4aee:	3145      	adds	r1, #69	; 0x45
    4af0:	7809      	ldrb	r1, [r1, #0]
    4af2:	18a2      	adds	r2, r4, r2
    4af4:	3243      	adds	r2, #67	; 0x43
    4af6:	3302      	adds	r3, #2
    4af8:	7011      	strb	r1, [r2, #0]
    4afa:	e7c1      	b.n	4a80 <_printf_common+0x48>
    4afc:	0022      	movs	r2, r4
    4afe:	2301      	movs	r3, #1
    4b00:	321a      	adds	r2, #26
    4b02:	9901      	ldr	r1, [sp, #4]
    4b04:	9800      	ldr	r0, [sp, #0]
    4b06:	9e08      	ldr	r6, [sp, #32]
    4b08:	47b0      	blx	r6
    4b0a:	1c43      	adds	r3, r0, #1
    4b0c:	d0e6      	beq.n	4adc <_printf_common+0xa4>
    4b0e:	3701      	adds	r7, #1
    4b10:	e7d1      	b.n	4ab6 <_printf_common+0x7e>
	...

00004b14 <_printf_i>:
    4b14:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b16:	b08b      	sub	sp, #44	; 0x2c
    4b18:	9206      	str	r2, [sp, #24]
    4b1a:	000a      	movs	r2, r1
    4b1c:	3243      	adds	r2, #67	; 0x43
    4b1e:	9307      	str	r3, [sp, #28]
    4b20:	9005      	str	r0, [sp, #20]
    4b22:	9204      	str	r2, [sp, #16]
    4b24:	7e0a      	ldrb	r2, [r1, #24]
    4b26:	000c      	movs	r4, r1
    4b28:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4b2a:	2a6e      	cmp	r2, #110	; 0x6e
    4b2c:	d100      	bne.n	4b30 <_printf_i+0x1c>
    4b2e:	e08f      	b.n	4c50 <_printf_i+0x13c>
    4b30:	d817      	bhi.n	4b62 <_printf_i+0x4e>
    4b32:	2a63      	cmp	r2, #99	; 0x63
    4b34:	d02c      	beq.n	4b90 <_printf_i+0x7c>
    4b36:	d808      	bhi.n	4b4a <_printf_i+0x36>
    4b38:	2a00      	cmp	r2, #0
    4b3a:	d100      	bne.n	4b3e <_printf_i+0x2a>
    4b3c:	e099      	b.n	4c72 <_printf_i+0x15e>
    4b3e:	2a58      	cmp	r2, #88	; 0x58
    4b40:	d054      	beq.n	4bec <_printf_i+0xd8>
    4b42:	0026      	movs	r6, r4
    4b44:	3642      	adds	r6, #66	; 0x42
    4b46:	7032      	strb	r2, [r6, #0]
    4b48:	e029      	b.n	4b9e <_printf_i+0x8a>
    4b4a:	2a64      	cmp	r2, #100	; 0x64
    4b4c:	d001      	beq.n	4b52 <_printf_i+0x3e>
    4b4e:	2a69      	cmp	r2, #105	; 0x69
    4b50:	d1f7      	bne.n	4b42 <_printf_i+0x2e>
    4b52:	6821      	ldr	r1, [r4, #0]
    4b54:	681a      	ldr	r2, [r3, #0]
    4b56:	0608      	lsls	r0, r1, #24
    4b58:	d523      	bpl.n	4ba2 <_printf_i+0x8e>
    4b5a:	1d11      	adds	r1, r2, #4
    4b5c:	6019      	str	r1, [r3, #0]
    4b5e:	6815      	ldr	r5, [r2, #0]
    4b60:	e025      	b.n	4bae <_printf_i+0x9a>
    4b62:	2a73      	cmp	r2, #115	; 0x73
    4b64:	d100      	bne.n	4b68 <_printf_i+0x54>
    4b66:	e088      	b.n	4c7a <_printf_i+0x166>
    4b68:	d808      	bhi.n	4b7c <_printf_i+0x68>
    4b6a:	2a6f      	cmp	r2, #111	; 0x6f
    4b6c:	d029      	beq.n	4bc2 <_printf_i+0xae>
    4b6e:	2a70      	cmp	r2, #112	; 0x70
    4b70:	d1e7      	bne.n	4b42 <_printf_i+0x2e>
    4b72:	2220      	movs	r2, #32
    4b74:	6809      	ldr	r1, [r1, #0]
    4b76:	430a      	orrs	r2, r1
    4b78:	6022      	str	r2, [r4, #0]
    4b7a:	e003      	b.n	4b84 <_printf_i+0x70>
    4b7c:	2a75      	cmp	r2, #117	; 0x75
    4b7e:	d020      	beq.n	4bc2 <_printf_i+0xae>
    4b80:	2a78      	cmp	r2, #120	; 0x78
    4b82:	d1de      	bne.n	4b42 <_printf_i+0x2e>
    4b84:	0022      	movs	r2, r4
    4b86:	2178      	movs	r1, #120	; 0x78
    4b88:	3245      	adds	r2, #69	; 0x45
    4b8a:	7011      	strb	r1, [r2, #0]
    4b8c:	4a6c      	ldr	r2, [pc, #432]	; (4d40 <_printf_i+0x22c>)
    4b8e:	e030      	b.n	4bf2 <_printf_i+0xde>
    4b90:	000e      	movs	r6, r1
    4b92:	681a      	ldr	r2, [r3, #0]
    4b94:	3642      	adds	r6, #66	; 0x42
    4b96:	1d11      	adds	r1, r2, #4
    4b98:	6019      	str	r1, [r3, #0]
    4b9a:	6813      	ldr	r3, [r2, #0]
    4b9c:	7033      	strb	r3, [r6, #0]
    4b9e:	2301      	movs	r3, #1
    4ba0:	e079      	b.n	4c96 <_printf_i+0x182>
    4ba2:	0649      	lsls	r1, r1, #25
    4ba4:	d5d9      	bpl.n	4b5a <_printf_i+0x46>
    4ba6:	1d11      	adds	r1, r2, #4
    4ba8:	6019      	str	r1, [r3, #0]
    4baa:	2300      	movs	r3, #0
    4bac:	5ed5      	ldrsh	r5, [r2, r3]
    4bae:	2d00      	cmp	r5, #0
    4bb0:	da03      	bge.n	4bba <_printf_i+0xa6>
    4bb2:	232d      	movs	r3, #45	; 0x2d
    4bb4:	9a04      	ldr	r2, [sp, #16]
    4bb6:	426d      	negs	r5, r5
    4bb8:	7013      	strb	r3, [r2, #0]
    4bba:	4b62      	ldr	r3, [pc, #392]	; (4d44 <_printf_i+0x230>)
    4bbc:	270a      	movs	r7, #10
    4bbe:	9303      	str	r3, [sp, #12]
    4bc0:	e02f      	b.n	4c22 <_printf_i+0x10e>
    4bc2:	6820      	ldr	r0, [r4, #0]
    4bc4:	6819      	ldr	r1, [r3, #0]
    4bc6:	0605      	lsls	r5, r0, #24
    4bc8:	d503      	bpl.n	4bd2 <_printf_i+0xbe>
    4bca:	1d08      	adds	r0, r1, #4
    4bcc:	6018      	str	r0, [r3, #0]
    4bce:	680d      	ldr	r5, [r1, #0]
    4bd0:	e005      	b.n	4bde <_printf_i+0xca>
    4bd2:	0640      	lsls	r0, r0, #25
    4bd4:	d5f9      	bpl.n	4bca <_printf_i+0xb6>
    4bd6:	680d      	ldr	r5, [r1, #0]
    4bd8:	1d08      	adds	r0, r1, #4
    4bda:	6018      	str	r0, [r3, #0]
    4bdc:	b2ad      	uxth	r5, r5
    4bde:	4b59      	ldr	r3, [pc, #356]	; (4d44 <_printf_i+0x230>)
    4be0:	2708      	movs	r7, #8
    4be2:	9303      	str	r3, [sp, #12]
    4be4:	2a6f      	cmp	r2, #111	; 0x6f
    4be6:	d018      	beq.n	4c1a <_printf_i+0x106>
    4be8:	270a      	movs	r7, #10
    4bea:	e016      	b.n	4c1a <_printf_i+0x106>
    4bec:	3145      	adds	r1, #69	; 0x45
    4bee:	700a      	strb	r2, [r1, #0]
    4bf0:	4a54      	ldr	r2, [pc, #336]	; (4d44 <_printf_i+0x230>)
    4bf2:	9203      	str	r2, [sp, #12]
    4bf4:	681a      	ldr	r2, [r3, #0]
    4bf6:	6821      	ldr	r1, [r4, #0]
    4bf8:	1d10      	adds	r0, r2, #4
    4bfa:	6018      	str	r0, [r3, #0]
    4bfc:	6815      	ldr	r5, [r2, #0]
    4bfe:	0608      	lsls	r0, r1, #24
    4c00:	d522      	bpl.n	4c48 <_printf_i+0x134>
    4c02:	07cb      	lsls	r3, r1, #31
    4c04:	d502      	bpl.n	4c0c <_printf_i+0xf8>
    4c06:	2320      	movs	r3, #32
    4c08:	4319      	orrs	r1, r3
    4c0a:	6021      	str	r1, [r4, #0]
    4c0c:	2710      	movs	r7, #16
    4c0e:	2d00      	cmp	r5, #0
    4c10:	d103      	bne.n	4c1a <_printf_i+0x106>
    4c12:	2320      	movs	r3, #32
    4c14:	6822      	ldr	r2, [r4, #0]
    4c16:	439a      	bics	r2, r3
    4c18:	6022      	str	r2, [r4, #0]
    4c1a:	0023      	movs	r3, r4
    4c1c:	2200      	movs	r2, #0
    4c1e:	3343      	adds	r3, #67	; 0x43
    4c20:	701a      	strb	r2, [r3, #0]
    4c22:	6863      	ldr	r3, [r4, #4]
    4c24:	60a3      	str	r3, [r4, #8]
    4c26:	2b00      	cmp	r3, #0
    4c28:	db5c      	blt.n	4ce4 <_printf_i+0x1d0>
    4c2a:	2204      	movs	r2, #4
    4c2c:	6821      	ldr	r1, [r4, #0]
    4c2e:	4391      	bics	r1, r2
    4c30:	6021      	str	r1, [r4, #0]
    4c32:	2d00      	cmp	r5, #0
    4c34:	d158      	bne.n	4ce8 <_printf_i+0x1d4>
    4c36:	9e04      	ldr	r6, [sp, #16]
    4c38:	2b00      	cmp	r3, #0
    4c3a:	d064      	beq.n	4d06 <_printf_i+0x1f2>
    4c3c:	0026      	movs	r6, r4
    4c3e:	9b03      	ldr	r3, [sp, #12]
    4c40:	3642      	adds	r6, #66	; 0x42
    4c42:	781b      	ldrb	r3, [r3, #0]
    4c44:	7033      	strb	r3, [r6, #0]
    4c46:	e05e      	b.n	4d06 <_printf_i+0x1f2>
    4c48:	0648      	lsls	r0, r1, #25
    4c4a:	d5da      	bpl.n	4c02 <_printf_i+0xee>
    4c4c:	b2ad      	uxth	r5, r5
    4c4e:	e7d8      	b.n	4c02 <_printf_i+0xee>
    4c50:	6809      	ldr	r1, [r1, #0]
    4c52:	681a      	ldr	r2, [r3, #0]
    4c54:	0608      	lsls	r0, r1, #24
    4c56:	d505      	bpl.n	4c64 <_printf_i+0x150>
    4c58:	1d11      	adds	r1, r2, #4
    4c5a:	6019      	str	r1, [r3, #0]
    4c5c:	6813      	ldr	r3, [r2, #0]
    4c5e:	6962      	ldr	r2, [r4, #20]
    4c60:	601a      	str	r2, [r3, #0]
    4c62:	e006      	b.n	4c72 <_printf_i+0x15e>
    4c64:	0649      	lsls	r1, r1, #25
    4c66:	d5f7      	bpl.n	4c58 <_printf_i+0x144>
    4c68:	1d11      	adds	r1, r2, #4
    4c6a:	6019      	str	r1, [r3, #0]
    4c6c:	6813      	ldr	r3, [r2, #0]
    4c6e:	8aa2      	ldrh	r2, [r4, #20]
    4c70:	801a      	strh	r2, [r3, #0]
    4c72:	2300      	movs	r3, #0
    4c74:	9e04      	ldr	r6, [sp, #16]
    4c76:	6123      	str	r3, [r4, #16]
    4c78:	e054      	b.n	4d24 <_printf_i+0x210>
    4c7a:	681a      	ldr	r2, [r3, #0]
    4c7c:	1d11      	adds	r1, r2, #4
    4c7e:	6019      	str	r1, [r3, #0]
    4c80:	6816      	ldr	r6, [r2, #0]
    4c82:	2100      	movs	r1, #0
    4c84:	6862      	ldr	r2, [r4, #4]
    4c86:	0030      	movs	r0, r6
    4c88:	f000 f91a 	bl	4ec0 <memchr>
    4c8c:	2800      	cmp	r0, #0
    4c8e:	d001      	beq.n	4c94 <_printf_i+0x180>
    4c90:	1b80      	subs	r0, r0, r6
    4c92:	6060      	str	r0, [r4, #4]
    4c94:	6863      	ldr	r3, [r4, #4]
    4c96:	6123      	str	r3, [r4, #16]
    4c98:	2300      	movs	r3, #0
    4c9a:	9a04      	ldr	r2, [sp, #16]
    4c9c:	7013      	strb	r3, [r2, #0]
    4c9e:	e041      	b.n	4d24 <_printf_i+0x210>
    4ca0:	6923      	ldr	r3, [r4, #16]
    4ca2:	0032      	movs	r2, r6
    4ca4:	9906      	ldr	r1, [sp, #24]
    4ca6:	9805      	ldr	r0, [sp, #20]
    4ca8:	9d07      	ldr	r5, [sp, #28]
    4caa:	47a8      	blx	r5
    4cac:	1c43      	adds	r3, r0, #1
    4cae:	d043      	beq.n	4d38 <_printf_i+0x224>
    4cb0:	6823      	ldr	r3, [r4, #0]
    4cb2:	2500      	movs	r5, #0
    4cb4:	079b      	lsls	r3, r3, #30
    4cb6:	d40f      	bmi.n	4cd8 <_printf_i+0x1c4>
    4cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4cba:	68e0      	ldr	r0, [r4, #12]
    4cbc:	4298      	cmp	r0, r3
    4cbe:	da3d      	bge.n	4d3c <_printf_i+0x228>
    4cc0:	0018      	movs	r0, r3
    4cc2:	e03b      	b.n	4d3c <_printf_i+0x228>
    4cc4:	0022      	movs	r2, r4
    4cc6:	2301      	movs	r3, #1
    4cc8:	3219      	adds	r2, #25
    4cca:	9906      	ldr	r1, [sp, #24]
    4ccc:	9805      	ldr	r0, [sp, #20]
    4cce:	9e07      	ldr	r6, [sp, #28]
    4cd0:	47b0      	blx	r6
    4cd2:	1c43      	adds	r3, r0, #1
    4cd4:	d030      	beq.n	4d38 <_printf_i+0x224>
    4cd6:	3501      	adds	r5, #1
    4cd8:	68e3      	ldr	r3, [r4, #12]
    4cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4cdc:	1a9b      	subs	r3, r3, r2
    4cde:	429d      	cmp	r5, r3
    4ce0:	dbf0      	blt.n	4cc4 <_printf_i+0x1b0>
    4ce2:	e7e9      	b.n	4cb8 <_printf_i+0x1a4>
    4ce4:	2d00      	cmp	r5, #0
    4ce6:	d0a9      	beq.n	4c3c <_printf_i+0x128>
    4ce8:	9e04      	ldr	r6, [sp, #16]
    4cea:	0028      	movs	r0, r5
    4cec:	0039      	movs	r1, r7
    4cee:	f7fd f801 	bl	1cf4 <__aeabi_uidivmod>
    4cf2:	9b03      	ldr	r3, [sp, #12]
    4cf4:	3e01      	subs	r6, #1
    4cf6:	5c5b      	ldrb	r3, [r3, r1]
    4cf8:	0028      	movs	r0, r5
    4cfa:	7033      	strb	r3, [r6, #0]
    4cfc:	0039      	movs	r1, r7
    4cfe:	f7fc ff73 	bl	1be8 <__udivsi3>
    4d02:	1e05      	subs	r5, r0, #0
    4d04:	d1f1      	bne.n	4cea <_printf_i+0x1d6>
    4d06:	2f08      	cmp	r7, #8
    4d08:	d109      	bne.n	4d1e <_printf_i+0x20a>
    4d0a:	6823      	ldr	r3, [r4, #0]
    4d0c:	07db      	lsls	r3, r3, #31
    4d0e:	d506      	bpl.n	4d1e <_printf_i+0x20a>
    4d10:	6863      	ldr	r3, [r4, #4]
    4d12:	6922      	ldr	r2, [r4, #16]
    4d14:	4293      	cmp	r3, r2
    4d16:	dc02      	bgt.n	4d1e <_printf_i+0x20a>
    4d18:	2330      	movs	r3, #48	; 0x30
    4d1a:	3e01      	subs	r6, #1
    4d1c:	7033      	strb	r3, [r6, #0]
    4d1e:	9b04      	ldr	r3, [sp, #16]
    4d20:	1b9b      	subs	r3, r3, r6
    4d22:	6123      	str	r3, [r4, #16]
    4d24:	9b07      	ldr	r3, [sp, #28]
    4d26:	aa09      	add	r2, sp, #36	; 0x24
    4d28:	9300      	str	r3, [sp, #0]
    4d2a:	0021      	movs	r1, r4
    4d2c:	9b06      	ldr	r3, [sp, #24]
    4d2e:	9805      	ldr	r0, [sp, #20]
    4d30:	f7ff fe82 	bl	4a38 <_printf_common>
    4d34:	1c43      	adds	r3, r0, #1
    4d36:	d1b3      	bne.n	4ca0 <_printf_i+0x18c>
    4d38:	2001      	movs	r0, #1
    4d3a:	4240      	negs	r0, r0
    4d3c:	b00b      	add	sp, #44	; 0x2c
    4d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d40:	0000523a 	.word	0x0000523a
    4d44:	00005229 	.word	0x00005229

00004d48 <_sbrk_r>:
    4d48:	2300      	movs	r3, #0
    4d4a:	b570      	push	{r4, r5, r6, lr}
    4d4c:	4c06      	ldr	r4, [pc, #24]	; (4d68 <_sbrk_r+0x20>)
    4d4e:	0005      	movs	r5, r0
    4d50:	0008      	movs	r0, r1
    4d52:	6023      	str	r3, [r4, #0]
    4d54:	f7fb ffd6 	bl	d04 <_sbrk>
    4d58:	1c43      	adds	r3, r0, #1
    4d5a:	d103      	bne.n	4d64 <_sbrk_r+0x1c>
    4d5c:	6823      	ldr	r3, [r4, #0]
    4d5e:	2b00      	cmp	r3, #0
    4d60:	d000      	beq.n	4d64 <_sbrk_r+0x1c>
    4d62:	602b      	str	r3, [r5, #0]
    4d64:	bd70      	pop	{r4, r5, r6, pc}
    4d66:	46c0      	nop			; (mov r8, r8)
    4d68:	20000134 	.word	0x20000134

00004d6c <__sread>:
    4d6c:	b570      	push	{r4, r5, r6, lr}
    4d6e:	000c      	movs	r4, r1
    4d70:	250e      	movs	r5, #14
    4d72:	5f49      	ldrsh	r1, [r1, r5]
    4d74:	f000 f8f2 	bl	4f5c <_read_r>
    4d78:	2800      	cmp	r0, #0
    4d7a:	db03      	blt.n	4d84 <__sread+0x18>
    4d7c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4d7e:	181b      	adds	r3, r3, r0
    4d80:	6563      	str	r3, [r4, #84]	; 0x54
    4d82:	bd70      	pop	{r4, r5, r6, pc}
    4d84:	89a3      	ldrh	r3, [r4, #12]
    4d86:	4a02      	ldr	r2, [pc, #8]	; (4d90 <__sread+0x24>)
    4d88:	4013      	ands	r3, r2
    4d8a:	81a3      	strh	r3, [r4, #12]
    4d8c:	e7f9      	b.n	4d82 <__sread+0x16>
    4d8e:	46c0      	nop			; (mov r8, r8)
    4d90:	ffffefff 	.word	0xffffefff

00004d94 <__swrite>:
    4d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d96:	001f      	movs	r7, r3
    4d98:	898b      	ldrh	r3, [r1, #12]
    4d9a:	0005      	movs	r5, r0
    4d9c:	000c      	movs	r4, r1
    4d9e:	0016      	movs	r6, r2
    4da0:	05db      	lsls	r3, r3, #23
    4da2:	d505      	bpl.n	4db0 <__swrite+0x1c>
    4da4:	230e      	movs	r3, #14
    4da6:	5ec9      	ldrsh	r1, [r1, r3]
    4da8:	2200      	movs	r2, #0
    4daa:	2302      	movs	r3, #2
    4dac:	f000 f874 	bl	4e98 <_lseek_r>
    4db0:	89a3      	ldrh	r3, [r4, #12]
    4db2:	4a05      	ldr	r2, [pc, #20]	; (4dc8 <__swrite+0x34>)
    4db4:	0028      	movs	r0, r5
    4db6:	4013      	ands	r3, r2
    4db8:	81a3      	strh	r3, [r4, #12]
    4dba:	0032      	movs	r2, r6
    4dbc:	230e      	movs	r3, #14
    4dbe:	5ee1      	ldrsh	r1, [r4, r3]
    4dc0:	003b      	movs	r3, r7
    4dc2:	f000 f81f 	bl	4e04 <_write_r>
    4dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4dc8:	ffffefff 	.word	0xffffefff

00004dcc <__sseek>:
    4dcc:	b570      	push	{r4, r5, r6, lr}
    4dce:	000c      	movs	r4, r1
    4dd0:	250e      	movs	r5, #14
    4dd2:	5f49      	ldrsh	r1, [r1, r5]
    4dd4:	f000 f860 	bl	4e98 <_lseek_r>
    4dd8:	89a3      	ldrh	r3, [r4, #12]
    4dda:	1c42      	adds	r2, r0, #1
    4ddc:	d103      	bne.n	4de6 <__sseek+0x1a>
    4dde:	4a05      	ldr	r2, [pc, #20]	; (4df4 <__sseek+0x28>)
    4de0:	4013      	ands	r3, r2
    4de2:	81a3      	strh	r3, [r4, #12]
    4de4:	bd70      	pop	{r4, r5, r6, pc}
    4de6:	2280      	movs	r2, #128	; 0x80
    4de8:	0152      	lsls	r2, r2, #5
    4dea:	4313      	orrs	r3, r2
    4dec:	81a3      	strh	r3, [r4, #12]
    4dee:	6560      	str	r0, [r4, #84]	; 0x54
    4df0:	e7f8      	b.n	4de4 <__sseek+0x18>
    4df2:	46c0      	nop			; (mov r8, r8)
    4df4:	ffffefff 	.word	0xffffefff

00004df8 <__sclose>:
    4df8:	b510      	push	{r4, lr}
    4dfa:	230e      	movs	r3, #14
    4dfc:	5ec9      	ldrsh	r1, [r1, r3]
    4dfe:	f000 f815 	bl	4e2c <_close_r>
    4e02:	bd10      	pop	{r4, pc}

00004e04 <_write_r>:
    4e04:	b570      	push	{r4, r5, r6, lr}
    4e06:	0005      	movs	r5, r0
    4e08:	0008      	movs	r0, r1
    4e0a:	0011      	movs	r1, r2
    4e0c:	2200      	movs	r2, #0
    4e0e:	4c06      	ldr	r4, [pc, #24]	; (4e28 <_write_r+0x24>)
    4e10:	6022      	str	r2, [r4, #0]
    4e12:	001a      	movs	r2, r3
    4e14:	f7fc fe82 	bl	1b1c <_write>
    4e18:	1c43      	adds	r3, r0, #1
    4e1a:	d103      	bne.n	4e24 <_write_r+0x20>
    4e1c:	6823      	ldr	r3, [r4, #0]
    4e1e:	2b00      	cmp	r3, #0
    4e20:	d000      	beq.n	4e24 <_write_r+0x20>
    4e22:	602b      	str	r3, [r5, #0]
    4e24:	bd70      	pop	{r4, r5, r6, pc}
    4e26:	46c0      	nop			; (mov r8, r8)
    4e28:	20000134 	.word	0x20000134

00004e2c <_close_r>:
    4e2c:	2300      	movs	r3, #0
    4e2e:	b570      	push	{r4, r5, r6, lr}
    4e30:	4c06      	ldr	r4, [pc, #24]	; (4e4c <_close_r+0x20>)
    4e32:	0005      	movs	r5, r0
    4e34:	0008      	movs	r0, r1
    4e36:	6023      	str	r3, [r4, #0]
    4e38:	f7fb ff76 	bl	d28 <_close>
    4e3c:	1c43      	adds	r3, r0, #1
    4e3e:	d103      	bne.n	4e48 <_close_r+0x1c>
    4e40:	6823      	ldr	r3, [r4, #0]
    4e42:	2b00      	cmp	r3, #0
    4e44:	d000      	beq.n	4e48 <_close_r+0x1c>
    4e46:	602b      	str	r3, [r5, #0]
    4e48:	bd70      	pop	{r4, r5, r6, pc}
    4e4a:	46c0      	nop			; (mov r8, r8)
    4e4c:	20000134 	.word	0x20000134

00004e50 <_fstat_r>:
    4e50:	2300      	movs	r3, #0
    4e52:	b570      	push	{r4, r5, r6, lr}
    4e54:	4c06      	ldr	r4, [pc, #24]	; (4e70 <_fstat_r+0x20>)
    4e56:	0005      	movs	r5, r0
    4e58:	0008      	movs	r0, r1
    4e5a:	0011      	movs	r1, r2
    4e5c:	6023      	str	r3, [r4, #0]
    4e5e:	f7fb ff66 	bl	d2e <_fstat>
    4e62:	1c43      	adds	r3, r0, #1
    4e64:	d103      	bne.n	4e6e <_fstat_r+0x1e>
    4e66:	6823      	ldr	r3, [r4, #0]
    4e68:	2b00      	cmp	r3, #0
    4e6a:	d000      	beq.n	4e6e <_fstat_r+0x1e>
    4e6c:	602b      	str	r3, [r5, #0]
    4e6e:	bd70      	pop	{r4, r5, r6, pc}
    4e70:	20000134 	.word	0x20000134

00004e74 <_isatty_r>:
    4e74:	2300      	movs	r3, #0
    4e76:	b570      	push	{r4, r5, r6, lr}
    4e78:	4c06      	ldr	r4, [pc, #24]	; (4e94 <_isatty_r+0x20>)
    4e7a:	0005      	movs	r5, r0
    4e7c:	0008      	movs	r0, r1
    4e7e:	6023      	str	r3, [r4, #0]
    4e80:	f7fb ff5a 	bl	d38 <_isatty>
    4e84:	1c43      	adds	r3, r0, #1
    4e86:	d103      	bne.n	4e90 <_isatty_r+0x1c>
    4e88:	6823      	ldr	r3, [r4, #0]
    4e8a:	2b00      	cmp	r3, #0
    4e8c:	d000      	beq.n	4e90 <_isatty_r+0x1c>
    4e8e:	602b      	str	r3, [r5, #0]
    4e90:	bd70      	pop	{r4, r5, r6, pc}
    4e92:	46c0      	nop			; (mov r8, r8)
    4e94:	20000134 	.word	0x20000134

00004e98 <_lseek_r>:
    4e98:	b570      	push	{r4, r5, r6, lr}
    4e9a:	0005      	movs	r5, r0
    4e9c:	0008      	movs	r0, r1
    4e9e:	0011      	movs	r1, r2
    4ea0:	2200      	movs	r2, #0
    4ea2:	4c06      	ldr	r4, [pc, #24]	; (4ebc <_lseek_r+0x24>)
    4ea4:	6022      	str	r2, [r4, #0]
    4ea6:	001a      	movs	r2, r3
    4ea8:	f7fb ff48 	bl	d3c <_lseek>
    4eac:	1c43      	adds	r3, r0, #1
    4eae:	d103      	bne.n	4eb8 <_lseek_r+0x20>
    4eb0:	6823      	ldr	r3, [r4, #0]
    4eb2:	2b00      	cmp	r3, #0
    4eb4:	d000      	beq.n	4eb8 <_lseek_r+0x20>
    4eb6:	602b      	str	r3, [r5, #0]
    4eb8:	bd70      	pop	{r4, r5, r6, pc}
    4eba:	46c0      	nop			; (mov r8, r8)
    4ebc:	20000134 	.word	0x20000134

00004ec0 <memchr>:
    4ec0:	b2c9      	uxtb	r1, r1
    4ec2:	1882      	adds	r2, r0, r2
    4ec4:	4290      	cmp	r0, r2
    4ec6:	d101      	bne.n	4ecc <memchr+0xc>
    4ec8:	2000      	movs	r0, #0
    4eca:	4770      	bx	lr
    4ecc:	7803      	ldrb	r3, [r0, #0]
    4ece:	428b      	cmp	r3, r1
    4ed0:	d0fb      	beq.n	4eca <memchr+0xa>
    4ed2:	3001      	adds	r0, #1
    4ed4:	e7f6      	b.n	4ec4 <memchr+0x4>

00004ed6 <memcpy>:
    4ed6:	2300      	movs	r3, #0
    4ed8:	b510      	push	{r4, lr}
    4eda:	429a      	cmp	r2, r3
    4edc:	d100      	bne.n	4ee0 <memcpy+0xa>
    4ede:	bd10      	pop	{r4, pc}
    4ee0:	5ccc      	ldrb	r4, [r1, r3]
    4ee2:	54c4      	strb	r4, [r0, r3]
    4ee4:	3301      	adds	r3, #1
    4ee6:	e7f8      	b.n	4eda <memcpy+0x4>

00004ee8 <memmove>:
    4ee8:	b510      	push	{r4, lr}
    4eea:	4288      	cmp	r0, r1
    4eec:	d902      	bls.n	4ef4 <memmove+0xc>
    4eee:	188b      	adds	r3, r1, r2
    4ef0:	4298      	cmp	r0, r3
    4ef2:	d308      	bcc.n	4f06 <memmove+0x1e>
    4ef4:	2300      	movs	r3, #0
    4ef6:	429a      	cmp	r2, r3
    4ef8:	d007      	beq.n	4f0a <memmove+0x22>
    4efa:	5ccc      	ldrb	r4, [r1, r3]
    4efc:	54c4      	strb	r4, [r0, r3]
    4efe:	3301      	adds	r3, #1
    4f00:	e7f9      	b.n	4ef6 <memmove+0xe>
    4f02:	5c8b      	ldrb	r3, [r1, r2]
    4f04:	5483      	strb	r3, [r0, r2]
    4f06:	3a01      	subs	r2, #1
    4f08:	d2fb      	bcs.n	4f02 <memmove+0x1a>
    4f0a:	bd10      	pop	{r4, pc}

00004f0c <__malloc_lock>:
    4f0c:	4770      	bx	lr

00004f0e <__malloc_unlock>:
    4f0e:	4770      	bx	lr

00004f10 <_realloc_r>:
    4f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f12:	0007      	movs	r7, r0
    4f14:	000d      	movs	r5, r1
    4f16:	0016      	movs	r6, r2
    4f18:	2900      	cmp	r1, #0
    4f1a:	d105      	bne.n	4f28 <_realloc_r+0x18>
    4f1c:	0011      	movs	r1, r2
    4f1e:	f7ff fa83 	bl	4428 <_malloc_r>
    4f22:	0004      	movs	r4, r0
    4f24:	0020      	movs	r0, r4
    4f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4f28:	2a00      	cmp	r2, #0
    4f2a:	d103      	bne.n	4f34 <_realloc_r+0x24>
    4f2c:	f7ff fa32 	bl	4394 <_free_r>
    4f30:	0034      	movs	r4, r6
    4f32:	e7f7      	b.n	4f24 <_realloc_r+0x14>
    4f34:	f000 f826 	bl	4f84 <_malloc_usable_size_r>
    4f38:	002c      	movs	r4, r5
    4f3a:	4286      	cmp	r6, r0
    4f3c:	d9f2      	bls.n	4f24 <_realloc_r+0x14>
    4f3e:	0031      	movs	r1, r6
    4f40:	0038      	movs	r0, r7
    4f42:	f7ff fa71 	bl	4428 <_malloc_r>
    4f46:	1e04      	subs	r4, r0, #0
    4f48:	d0ec      	beq.n	4f24 <_realloc_r+0x14>
    4f4a:	0029      	movs	r1, r5
    4f4c:	0032      	movs	r2, r6
    4f4e:	f7ff ffc2 	bl	4ed6 <memcpy>
    4f52:	0029      	movs	r1, r5
    4f54:	0038      	movs	r0, r7
    4f56:	f7ff fa1d 	bl	4394 <_free_r>
    4f5a:	e7e3      	b.n	4f24 <_realloc_r+0x14>

00004f5c <_read_r>:
    4f5c:	b570      	push	{r4, r5, r6, lr}
    4f5e:	0005      	movs	r5, r0
    4f60:	0008      	movs	r0, r1
    4f62:	0011      	movs	r1, r2
    4f64:	2200      	movs	r2, #0
    4f66:	4c06      	ldr	r4, [pc, #24]	; (4f80 <_read_r+0x24>)
    4f68:	6022      	str	r2, [r4, #0]
    4f6a:	001a      	movs	r2, r3
    4f6c:	f7fc fdc2 	bl	1af4 <_read>
    4f70:	1c43      	adds	r3, r0, #1
    4f72:	d103      	bne.n	4f7c <_read_r+0x20>
    4f74:	6823      	ldr	r3, [r4, #0]
    4f76:	2b00      	cmp	r3, #0
    4f78:	d000      	beq.n	4f7c <_read_r+0x20>
    4f7a:	602b      	str	r3, [r5, #0]
    4f7c:	bd70      	pop	{r4, r5, r6, pc}
    4f7e:	46c0      	nop			; (mov r8, r8)
    4f80:	20000134 	.word	0x20000134

00004f84 <_malloc_usable_size_r>:
    4f84:	1f0b      	subs	r3, r1, #4
    4f86:	681b      	ldr	r3, [r3, #0]
    4f88:	1f18      	subs	r0, r3, #4
    4f8a:	2b00      	cmp	r3, #0
    4f8c:	da01      	bge.n	4f92 <_malloc_usable_size_r+0xe>
    4f8e:	580b      	ldr	r3, [r1, r0]
    4f90:	18c0      	adds	r0, r0, r3
    4f92:	4770      	bx	lr

00004f94 <at30tse75x_interface>:
    4f94:	0115 0000 2e2e 682f 6c61 732f 6372 682f     ....../hal/src/h
    4fa4:	6c61 615f 6364 615f 7973 636e 632e 0000     al_adc_async.c..
    4fb4:	2e2e 682f 6c61 732f 6372 682f 6c61 695f     ../hal/src/hal_i
    4fc4:	6332 6d5f 735f 6e79 2e63 0063 2e2e 682f     2c_m_sync.c.../h
    4fd4:	6c61 732f 6372 682f 6c61 695f 2e6f 0063     al/src/hal_io.c.
    4fe4:	2e2e 682f 6c61 732f 6372 682f 6c61 755f     ../hal/src/hal_u
    4ff4:	6173 7472 735f 6e79 2e63 0063 2e2e 682f     sart_sync.c.../h
    5004:	6c61 752f 6974 736c 732f 6372 752f 6974     al/utils/src/uti
    5014:	736c 725f 6e69 6267 6675 6566 2e72 0063     ls_ringbuffer.c.

00005024 <_adcs>:
    5024:	0200 0000 0000 0030 0000 0000 1906 0000     ......0.........
	...
    5040:	2e2e 682f 6c70 612f 6364 682f 6c70 615f     ../hpl/adc/hpl_a
    5050:	6364 632e 0000 0000                         dc.c....

00005058 <_usarts>:
    5058:	0000 0000 0004 4010 0000 0003 b15b 0000     .......@....[...
    5068:	0000 0000                                   ....

0000506c <_i2cms>:
    506c:	0001 0000 0014 0020 0100 0000 00ff 0000     ...... .........
    507c:	0000 00d7 4240 000f                         ....@B..

00005084 <_i2css>:
	...

00005094 <sercomspi_regs>:
	...
    50a8:	2e2e 682f 6c70 732f 7265 6f63 2f6d 7068     ../hpl/sercom/hp
    50b8:	5f6c 6573 6372 6d6f 632e 0000 6553 736e     l_sercom.c..Sens
    50c8:	726f 6420 2065 754c 3a7a 2520 0d73 000a     or de Luz: %s...
    50d8:	6553 736e 726f 6420 2065 6574 706d 7265     Sensor de temper
    50e8:	7461 7275 3a61 2520 0d64 000a 2030 0000     atura: %d...0 ..
    50f8:	1f80 0000 1f80 0000 1f7e 0000 2022 0000     ........~..." ..
    5108:	2022 0000 2018 0000 1f7e 0000 2022 0000     " ... ..~..." ..
    5118:	2018 0000 2022 0000 1f7e 0000 2028 0000     . .." ..~...( ..
    5128:	2028 0000 2028 0000 20b8 0000 27e0 0000     ( ..( ... ...'..
    5138:	27c2 0000 277c 0000 269a 0000 277c 0000     .'..|'...&..|'..
    5148:	27b4 0000 277c 0000 269a 0000 27c2 0000     .'..|'...&...'..
    5158:	27c2 0000 27b4 0000 269a 0000 2692 0000     .'...'...&...&..
    5168:	2692 0000 2692 0000 29f8 0000 2e40 0000     .&...&...)..@...
    5178:	2d00 0000 2d00 0000 2cfc 0000 2e18 0000     .-...-...,......
    5188:	2e18 0000 2e0a 0000 2cfc 0000 2e18 0000     .........,......
    5198:	2e0a 0000 2e18 0000 2cfc 0000 2e20 0000     .........,.. ...
    51a8:	2e20 0000 2e20 0000 3024 0000                ... ...$0..

000051b4 <_global_impure_ptr>:
    51b4:	0004 2000                                   ... 

000051b8 <__sf_fake_stderr>:
	...

000051d8 <__sf_fake_stdin>:
	...

000051f8 <__sf_fake_stdout>:
	...
    5218:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    5228:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    5238:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    5248:	6665 0000                                   ef..

0000524c <_init>:
    524c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    524e:	46c0      	nop			; (mov r8, r8)
    5250:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5252:	bc08      	pop	{r3}
    5254:	469e      	mov	lr, r3
    5256:	4770      	bx	lr

00005258 <__init_array_start>:
    5258:	000000dd 	.word	0x000000dd

0000525c <_fini>:
    525c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    525e:	46c0      	nop			; (mov r8, r8)
    5260:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5262:	bc08      	pop	{r3}
    5264:	469e      	mov	lr, r3
    5266:	4770      	bx	lr

00005268 <__fini_array_start>:
    5268:	000000b5 	.word	0x000000b5
