
*** Running vivado
    with args -log Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Test.tcl -notrace
Command: synth_design -top Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 409.379 ; gain = 96.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Test' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v:23]
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Processor.v:7]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'Mux2x1' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux2x1' (1#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:3]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ProgramCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ProgramCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:3]
INFO: [Synth 8-3876] $readmem data file 'InstructionMem.mem' is read successfully [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:3]
	Parameter R_Type bound to: 3'b000 
	Parameter I_Type bound to: 3'b001 
	Parameter L_Type bound to: 3'b010 
	Parameter S_Type bound to: 3'b011 
	Parameter B_Type bound to: 3'b100 
	Parameter U_Type bound to: 3'b101 
	Parameter J_Type bound to: 3'b110 
	Parameter R_Type_Comp bound to: 3'b000 
	Parameter I_Type_Comp bound to: 3'b001 
	Parameter I_Type_Mem bound to: 3'b010 
	Parameter I_Type_Jump bound to: 3'b011 
	Parameter S_Type_Mem bound to: 3'b100 
	Parameter B_Type_Jump bound to: 3'b101 
	Parameter U_Type_Const bound to: 3'b110 
	Parameter J_Type_Jump bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (4#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchCondition' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/BranchCondition.v:3]
	Parameter NB bound to: 3'b000 
	Parameter BEQ bound to: 3'b001 
	Parameter BNE bound to: 3'b010 
	Parameter BLT bound to: 3'b011 
	Parameter UC bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'BranchCondition' (5#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/BranchCondition.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:3]
INFO: [Synth 8-3876] $readmem data file 'RegisterMem.mem' is read successfully [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:3]
INFO: [Synth 8-3876] $readmem data file 'DataMem.mem' is read successfully [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:19]
WARNING: [Synth 8-3848] Net pin in module/entity DataMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:8]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (7#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux4x1' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Mux4x1' (8#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:17]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticLogicUnit' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:3]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter SLL bound to: 4'b0010 
	Parameter SLT bound to: 4'b0011 
	Parameter SLTU bound to: 4'b0100 
	Parameter XOR bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
	Parameter OR bound to: 4'b1000 
	Parameter AND bound to: 4'b1001 
	Parameter NULL bound to: 4'b1010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticLogicUnit' (9#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:3]
	Parameter R_Type_Comp bound to: 3'b000 
	Parameter I_Type_Comp bound to: 3'b001 
	Parameter I_Type_Mem bound to: 3'b010 
	Parameter I_Type_Jump bound to: 3'b011 
	Parameter S_Type_Mem bound to: 3'b100 
	Parameter B_Type_Jump bound to: 3'b101 
	Parameter U_Type_Const bound to: 3'b110 
	Parameter J_Type_Jump bound to: 3'b111 
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter SLL bound to: 4'b0010 
	Parameter SLT bound to: 4'b0011 
	Parameter SLTU bound to: 4'b0100 
	Parameter XOR bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
	Parameter OR bound to: 4'b1000 
	Parameter AND bound to: 4'b1001 
	Parameter NULL bound to: 4'b1010 
	Parameter NB bound to: 3'b000 
	Parameter BEQ bound to: 3'b001 
	Parameter BNE bound to: 3'b010 
	Parameter BLT bound to: 3'b011 
	Parameter UC bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:182]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (11#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (12#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Processor.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'pin' does not match port width (32) of module 'Processor' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v:31]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'freq_div' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/freq_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'freq_div' (13#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/freq_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'segment_counter' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/segment_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_counter' (14#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/segment_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_out' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/mux_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_out' (15#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/mux_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_anode' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_seg_anode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_anode' (16#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_seg_anode.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_cathode' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_cathode.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_cathode.v:10]
INFO: [Synth 8-6155] done synthesizing module 'seven_cathode' (17#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_cathode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (18#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/Downloads/seven_seg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (32) of module 'seven_seg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Test' (19#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/Test.v:23]
WARNING: [Synth 8-3331] design seven_seg has unconnected port reset
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[5]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[4]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[2]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port pin[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[5]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.016 ; gain = 150.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.016 ; gain = 150.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.016 ; gain = 150.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'data[31]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[30]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[29]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[28]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[27]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[26]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[25]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[24]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[23]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[22]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[21]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[20]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[19]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[18]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[17]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[16]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[15]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[14]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[13]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[12]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[11]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[10]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[9]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[8]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[7]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[6]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[5]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[4]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[3]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[2]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[1]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[0]'. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/constrs_1/new/risc_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 806.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.555 ; gain = 493.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.555 ; gain = 493.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.555 ; gain = 493.484
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "funct" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:23]
INFO: [Synth 8-5544] ROM "br_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'funct3_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'funct_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'rs1_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'rs2_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'funct7_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'type_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'rdata_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALUresult_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'br_type_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 806.555 ; gain = 493.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module BranchCondition 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Mux4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ArithmeticLogicUnit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module DataPath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module freq_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module seven_seg_anode 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[7]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[31]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[30]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[29]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[28]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[27]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[26]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[25]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[24]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[23]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[22]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[21]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[20]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[19]
WARNING: [Synth 8-3331] design DataPath has unconnected port pin[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct3_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct3_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct3_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs1_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs1_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs1_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs1_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs1_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs2_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs2_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs2_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs2_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rs2_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rd_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rd_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rd_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rd_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/rd_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[6]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[5]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/funct7_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[31]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[30]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[29]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[28]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[27]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[26]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[25]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[24]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[23]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[22]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[21]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[20]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[19]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[18]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[17]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[16]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[15]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[14]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[13]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[12]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[11]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[10]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[9]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[8]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[7]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[6]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[5]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/imm_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/type_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/type_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DC/type_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[31]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[30]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[29]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[28]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[27]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[26]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[25]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[24]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[23]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[22]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[21]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[20]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[19]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[18]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[17]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[16]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[15]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[14]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[13]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[12]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[11]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[10]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[9]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[8]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[7]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[6]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[5]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[4]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[3]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[2]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[1]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/DM/rdata_reg[0]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/ALU/ALUresult_reg[31]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/ALU/ALUresult_reg[30]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/ALU/ALUresult_reg[29]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/ALU/ALUresult_reg[28]) is unused and will be removed from module Test.
WARNING: [Synth 8-3332] Sequential element (CPU/DP/ALU/ALUresult_reg[27]) is unused and will be removed from module Test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 806.555 ; gain = 493.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 809.832 ; gain = 496.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 809.832 ; gain = 496.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     9|
|6     |FDRE   |    22|
|7     |IBUF   |     1|
|8     |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |    56|
|2     |  SVG              |seven_seg       |    39|
|3     |    fq             |freq_div        |    25|
|4     |    nolabel_line40 |seven_seg_anode |     8|
|5     |    scount         |segment_counter |     6|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 819.391 ; gain = 506.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 240 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 819.391 ; gain = 163.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 819.391 ; gain = 506.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 248 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 830.945 ; gain = 530.566
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/synth_1/Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Test_utilization_synth.rpt -pb Test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 830.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 19:33:42 2022...
