{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611129514102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611129514103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 16:58:33 2021 " "Processing started: Wed Jan 20 16:58:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611129514103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129514103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_MAXV_TEST -c UART_MAXV_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_MAXV_TEST -c UART_MAXV_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129514103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611129514624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611129514624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart8transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart8transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Transmitter " "Found entity 1: Uart8Transmitter" {  } { { "src/Uart8Transmitter.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Transmitter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611129525135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129525135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart8Receiver.v(39) " "Verilog HDL information at Uart8Receiver.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "src/Uart8Receiver.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Receiver.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611129525140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart8receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart8receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Receiver " "Found entity 1: Uart8Receiver" {  } { { "src/Uart8Receiver.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Receiver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611129525140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129525140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "src/BaudRateGenerator.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/BaudRateGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611129525143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129525143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_maxv_test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_maxv_test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_MAXV_TEST " "Found entity 1: UART_MAXV_TEST" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611129525147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129525147 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(13) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(13): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/BaudRateGenerator.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/BaudRateGenerator.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611129525148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(14) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(14): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/BaudRateGenerator.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/BaudRateGenerator.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611129525148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(15) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(15): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/BaudRateGenerator.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/BaudRateGenerator.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611129525148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator BaudRateGenerator.v(16) " "Verilog HDL Parameter Declaration warning at BaudRateGenerator.v(16): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/BaudRateGenerator.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/BaudRateGenerator.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1611129525148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_MAXV_TEST " "Elaborating entity \"UART_MAXV_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611129525190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_MAXV_TEST_TOP.v(60) " "Verilog HDL assignment warning at UART_MAXV_TEST_TOP.v(60): truncated value with size 32 to match size of target (4)" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611129525192 "|UART_MAXV_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator BaudRateGenerator:generatorInst " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"BaudRateGenerator:generatorInst\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "generatorInst" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611129525194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Receiver Uart8Receiver:rxInst " "Elaborating entity \"Uart8Receiver\" for hierarchy \"Uart8Receiver:rxInst\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "rxInst" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611129525196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart8Receiver.v(109) " "Verilog HDL assignment warning at Uart8Receiver.v(109): truncated value with size 32 to match size of target (4)" {  } { { "src/Uart8Receiver.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Receiver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611129525197 "|UART_MAXV_TEST|Uart8Receiver:rxInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Transmitter Uart8Transmitter:txInst " "Elaborating entity \"Uart8Transmitter\" for hierarchy \"Uart8Transmitter:txInst\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "txInst" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611129525198 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idx Uart8Transmitter.v(22) " "Verilog HDL warning at Uart8Transmitter.v(22): object idx used but never assigned" {  } { { "src/Uart8Transmitter.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Transmitter.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1611129525198 "|UART_MAXV_TEST|Uart8Transmitter:txInst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Uart8Transmitter.v(28) " "Verilog HDL Case Statement information at Uart8Transmitter.v(28): all case item expressions in this case statement are onehot" {  } { { "src/Uart8Transmitter.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Transmitter.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611129525199 "|UART_MAXV_TEST|Uart8Transmitter:txInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idx 0 Uart8Transmitter.v(22) " "Net \"idx\" at Uart8Transmitter.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "src/Uart8Transmitter.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/Uart8Transmitter.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611129525199 "|UART_MAXV_TEST|Uart8Transmitter:txInst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 VCC " "Pin \"TR_DIR_1\" is stuck at VCC" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 VCC " "Pin \"TR_DIR_2\" is stuck at VCC" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 GND " "Pin \"TR_OE_2\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 GND " "Pin \"TR_OE_3\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611129525764 "|UART_MAXV_TEST|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611129525764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611129525881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611129525906 "|UART_MAXV_TEST|in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611129525906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611129525907 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611129525907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611129525907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611129525907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/output_files/UART_MAXV_TEST.map.smsg " "Generated suppressed messages file C:/Users/eidos/Desktop/UART_MAXV_TEST_1.0.0/output_files/UART_MAXV_TEST.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129525974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611129526070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 16:58:46 2021 " "Processing ended: Wed Jan 20 16:58:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611129526070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611129526070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611129526070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611129526070 ""}
