INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo_generator_0' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fifo_generator_0'...
WARNING:sim - A core named 'fifo_generator_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fifo_generator_0'...
Delivering associated files for 'fifo_generator_0'...
Delivering EJava files for 'fifo_generator_0'...
Generating implementation netlist for 'fifo_generator_0'...
INFO:sim - Pre-processing HDL files for 'fifo_generator_0'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_generator_0'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_generator_0'...
Writing Verilog behavioral simulation model for 'fifo_generator_0'...
WARNING:sim - Overwriting existing file
   C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converte
   r/master_fifo/src/ip_core/tmp/_cg/fifo_generator_0/doc/fifo_generator_v9_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 3 files into directory
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0
Delivered 1 file into directory
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_generator_0'...
Generating metadata file...
Regenerating ISE project file for 'fifo_generator_0'...
Generating ISE project...
XCO file found: fifo_generator_0.xco
XMDF file found: fifo_generator_0_xmdf.tcl
Adding
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0.asy -view all -origin_type
imported
Adding
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0.ngc -view all -origin_type
created
Checking file
"C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/
master_fifo/src/ip_core/tmp/_cg/fifo_generator_0.ngc" for project device match
...
File
"C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/
master_fifo/src/ip_core/tmp/_cg/fifo_generator_0.ngc" device information matches
project device.
Adding
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0.sym -view all -origin_type
imported
Adding
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-convert
   er/master_fifo/src/ip_core/tmp/_cg/fifo_generator_0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/danie/Desktop/praca_inzynierska/workdir/4/ft245-fifo-usb3.0-converter/m
aster_fifo/src/ip_core/tmp/_cg/fifo_generator_0.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_generator_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_generator_0'.
