# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Part2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/BasicSequentialLogic/Part2 {C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part2/Part2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:33 on Nov 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part2" C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part2/Part2.v 
# -- Compiling module Part2
# 
# Top level modules:
# 	Part2
# End time: 00:25:33 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
