module testbench();
reg clk;
reg reset;


top dut (clk, reset, writedata, dataadr, memwrite);
// initialize test
initial
begin
reset  1; # 22; reset  0;
end
// generate clock to sequence tests
always
begin
clk  1; # 5; clk  0; # 5;
end