#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Jan 07 16:18:00 2017
# Process ID: 9248
# Current directory: C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/speci/vivado/hdmi_vga_pxl_ip/hdmi_vga_pxl_ip.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 317.609 ; gain = 107.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (3#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_0_0' (5#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2vga_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2vga_0_0' (6#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (7#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (8#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 22 given [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:170]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (9#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 16 connections, but only 15 given [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:193]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (10#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 28 connections, but only 25 given [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:209]
WARNING: [Synth 8-3848] Net led0 in module/entity design_1 does not have driver. [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:50]
WARNING: [Synth 8-3848] Net led2 in module/entity design_1 does not have driver. [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:52]
WARNING: [Synth 8-3848] Net led3 in module/entity design_1 does not have driver. [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (12#1) [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design design_1 has unconnected port led0
WARNING: [Synth 8-3331] design design_1 has unconnected port led2
WARNING: [Synth 8-3331] design design_1 has unconnected port led3[0]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 355.910 ; gain = 145.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 355.910 ; gain = 145.770
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dvi2rgb_0_0' instantiated as 'design_1_i/dvi2rgb_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rgb2vga_0_0' instantiated as 'design_1_i/rgb2vga_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:156]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_util_vector_logic_0_0' instantiated as 'design_1_i/util_vector_logic_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:167]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_axi4s_vid_out_0_0' instantiated as 'design_1_i/v_axi4s_vid_out_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:170]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tc_0_0' instantiated as 'design_1_i/v_tc_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:193]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_vid_in_axi4s_0_0' instantiated as 'design_1_i/v_vid_in_axi4s_0' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:209]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/GND' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:128]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_1' instantiated as 'design_1_i/VDD' [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:130]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_2/design_1_rgb2vga_0_0_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_2/design_1_rgb2vga_0_0_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/GND'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/GND'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_5/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/VDD'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_5/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/VDD'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_6/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_6/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_7/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_7/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_8/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_8/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/constrs_1/imports/Xilinx/zybo-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_cec'. [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/constrs_1/imports/Xilinx/zybo-master.xdc:62]
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/constrs_1/imports/Xilinx/zybo-master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/constrs_1/imports/Xilinx/zybo-master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/constrs_1/imports/Xilinx/zybo-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 620.809 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'vid_io_out_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_n[0]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_n[0]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_n[1]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_n[1]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_n[2]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_n[2]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_p[0]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_p[0]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_p[1]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_p[1]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_d_p[2]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_d_p[2]. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp/design_1_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/.Xil/Vivado-9248-Nax-PC/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1 has unconnected port led0
WARNING: [Synth 8-3331] design design_1 has unconnected port led2
WARNING: [Synth 8-3331] design design_1 has unconnected port led3[0]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 620.809 ; gain = 410.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_xlconstant_0_0        |         1|
|2     |design_1_xlconstant_0_1        |         1|
|3     |design_1_clk_wiz_0_0           |         1|
|4     |design_1_dvi2rgb_0_0           |         1|
|5     |design_1_rgb2vga_0_0           |         1|
|6     |design_1_util_vector_logic_0_0 |         1|
|7     |design_1_v_axi4s_vid_out_0_0   |         1|
|8     |design_1_v_tc_0_0              |         1|
|9     |design_1_v_vid_in_axi4s_0_0    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_clk_wiz_0_0           |     1|
|2     |design_1_dvi2rgb_0_0           |     1|
|3     |design_1_rgb2vga_0_0           |     1|
|4     |design_1_util_vector_logic_0_0 |     1|
|5     |design_1_v_axi4s_vid_out_0_0   |     1|
|6     |design_1_v_tc_0_0              |     1|
|7     |design_1_v_vid_in_axi4s_0_0    |     1|
|8     |design_1_xlconstant_0_0        |     1|
|9     |design_1_xlconstant_0_1        |     1|
|10    |IBUF                           |     4|
|11    |IOBUF                          |     2|
|12    |OBUF                           |    24|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   195|
|2     |  design_1_i |design_1 |   165|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 629.613 ; gain = 107.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 629.613 ; gain = 419.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 642.406 ; gain = 410.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 642.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 07 16:18:33 2017...
