[2025-09-15 16:03:33] START suite=spec trace=453.povray-800B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-800B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2208466 heartbeat IPC: 4.528 cumulative IPC: 4.528 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4386642 cumulative IPC: 4.559 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4386642 cumulative IPC: 4.559 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4386643 heartbeat IPC: 4.591 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 10924452 heartbeat IPC: 1.53 cumulative IPC: 1.53 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 17383281 heartbeat IPC: 1.548 cumulative IPC: 1.539 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 23866558 heartbeat IPC: 1.542 cumulative IPC: 1.54 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 30304412 heartbeat IPC: 1.553 cumulative IPC: 1.543 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 36530729 heartbeat IPC: 1.606 cumulative IPC: 1.555 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 42638169 heartbeat IPC: 1.637 cumulative IPC: 1.569 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 48591409 heartbeat IPC: 1.68 cumulative IPC: 1.584 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 54371611 heartbeat IPC: 1.73 cumulative IPC: 1.6 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 60086035 heartbeat IPC: 1.75 cumulative IPC: 1.616 (Simulation time: 00 hr 09 min 47 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 61450255 cumulative IPC: 1.627 (Simulation time: 00 hr 10 min 44 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 61450255 cumulative IPC: 1.627 (Simulation time: 00 hr 10 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-800B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.627 instructions: 100000000 cycles: 61450255
CPU 0 Branch Prediction Accuracy: 91.96% MPKI: 11.65 Average ROB Occupancy at Mispredict: 42.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00186
BRANCH_INDIRECT: 0.04326
BRANCH_CONDITIONAL: 10.18
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0.635
BRANCH_RETURN: 0.7905


====Backend Stall Breakdown====
ROB_STALL: 860324
LQ_STALL: 13138
SQ_STALL: 749030


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 461
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 3.9406958

== Total ==
ADDR_TRANS: 461
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 859781

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 218180

cpu0->cpu0_STLB TOTAL        ACCESS:     247672 HIT:     247661 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     247672 HIT:     247661 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 645 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     959403 HIT:     958731 MISS:        672 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     761335 HIT:     760746 MISS:        589 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      88576 HIT:      88512 MISS:         64 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     109471 HIT:     109471 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         21 HIT:          2 MISS:         19 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9122549 HIT:    8558292 MISS:     564257 MSHR_MERGE:     159781
cpu0->cpu0_L1I LOAD         ACCESS:    9122549 HIT:    8558292 MISS:     564257 MSHR_MERGE:     159781
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32792818 HIT:   32061821 MISS:     730997 MSHR_MERGE:     285538
cpu0->cpu0_L1D LOAD         ACCESS:   18600350 HIT:   18083163 MISS:     517187 MSHR_MERGE:     160328
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14192446 HIT:   13978657 MISS:     213789 MSHR_MERGE:     125210
cpu0->cpu0_L1D TRANSLATION  ACCESS:         22 HIT:          1 MISS:         21 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 12.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7900528 HIT:    7854370 MISS:      46158 MSHR_MERGE:      29959
cpu0->cpu0_ITLB LOAD         ACCESS:    7900528 HIT:    7854370 MISS:      46158 MSHR_MERGE:      29959
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.112 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30847585 HIT:   30451295 MISS:     396290 MSHR_MERGE:     164817
cpu0->cpu0_DTLB LOAD         ACCESS:   30847585 HIT:   30451295 MISS:     396290 MSHR_MERGE:     164817
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->LLC TOTAL        ACCESS:        672 HIT:          0 MISS:        672 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        589 HIT:          0 MISS:        589 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         64 HIT:          0 MISS:         64 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         19 HIT:          0 MISS:         19 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 78.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:        662
  AVG DBUS CONGESTED CYCLE: 2.94
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       5121
[2025-09-15 16:14:17] END   suite=spec trace=453.povray-800B (rc=0)
