Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 28 16:16:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd
    Info (12022): Found design unit 1: ALUController-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd Line: 17
    Info (12023): Found entity 1: ALUController File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd
    Info (12022): Found design unit 1: ALU_full-mixed File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 34
    Info (12023): Found entity 1: ALU_full File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd Line: 14
    Info (12023): Found entity 1: add_sub File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd
    Info (12022): Found design unit 1: barrelShifter_32-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd Line: 12
    Info (12023): Found entity 1: barrelShifter_32 File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd Line: 11
    Info (12023): Found entity 1: full_adder File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd
    Info (12022): Found design unit 1: onescomp-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd Line: 12
    Info (12023): Found entity 1: onescomp File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd
    Info (12022): Found design unit 1: ripple_carry_adder-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd Line: 14
    Info (12023): Found entity 1: ripple_carry_adder File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd
    Info (12022): Found design unit 1: ControlUnit-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd Line: 26
    Info (12023): Found entity 1: ControlUnit File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd
    Info (12022): Found design unit 1: mux2t1_dataflow-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd Line: 14
    Info (12023): Found entity 1: mux2t1_dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd Line: 15
    Info (12023): Found entity 1: mux4t1_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd
    Info (12022): Found design unit 1: mux8t1_N-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd Line: 15
    Info (12023): Found entity 1: mux8t1_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd
    Info (12022): Found design unit 1: PC_reg-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd Line: 15
    Info (12023): Found entity 1: PC_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
    Info (12022): Found design unit 1: Pipeline_EX_MEM-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd Line: 48
    Info (12023): Found entity 1: Pipeline_EX_MEM File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
    Info (12022): Found design unit 1: Pipeline_ID_EX-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 63
    Info (12023): Found entity 1: Pipeline_ID_EX File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
    Info (12022): Found design unit 1: Pipeline_IF_ID-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd Line: 19
    Info (12023): Found entity 1: Pipeline_IF_ID File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
    Info (12022): Found design unit 1: Pipeline_MEM_WB-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd Line: 44
    Info (12023): Found entity 1: Pipeline_MEM_WB File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd Line: 10
    Info (12023): Found entity 1: decoder_5t32 File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd
    Info (12022): Found design unit 1: mux_32t1_n-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd Line: 17
    Info (12023): Found entity 1: mux_32t1_n File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd
    Info (12022): Found design unit 1: reg29_N-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd Line: 15
    Info (12023): Found entity 1: reg29_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd
    Info (12022): Found design unit 1: regFile-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 18
    Info (12023): Found entity 1: regFile File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd Line: 15
    Info (12023): Found entity 1: reg_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd
    Info (12022): Found design unit 1: reg_N_bypass-structural File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd Line: 15
    Info (12023): Found entity 1: reg_N_bypass File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_bypass.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd
    Info (12022): Found design unit 1: ShiftLeft2_N-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd Line: 12
    Info (12023): Found entity 1: ShiftLeft2_N File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd
    Info (12022): Found design unit 1: extender8t32-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd Line: 10
    Info (12023): Found entity 1: extender8t32 File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd
    Info (12022): Found design unit 1: extender_16to32-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd Line: 10
    Info (12023): Found entity 1: extender_16to32 File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd
    Info (12022): Found design unit 1: forward_reg_EX-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd Line: 21
    Info (12023): Found entity 1: forward_reg_EX File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forward_reg_EX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-dataflow File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd Line: 36
    Info (12023): Found entity 1: forwarding_unit File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/forwarding_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(122): object "s_ALUzero" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(235): object "s_adderCarry" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 235
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object "s_branchCarry" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 249
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(372): object "s_extImm_EX" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 372
Info (12128): Elaborating entity "Pipeline_IF_ID" for hierarchy "Pipeline_IF_ID:IF_ID_reg" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 583
Info (12128): Elaborating entity "reg_N" for hierarchy "Pipeline_IF_ID:IF_ID_reg|reg_N:reg1" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd Line: 46
Info (12128): Elaborating entity "dffg" for hierarchy "Pipeline_IF_ID:IF_ID_reg|reg_N:reg1|dffg:\n_loop:0:d_flip_flop" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd Line: 29
Info (12128): Elaborating entity "Pipeline_ID_EX" for hierarchy "Pipeline_ID_EX:ID_EX_reg" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 594
Info (12128): Elaborating entity "reg_N" for hierarchy "Pipeline_ID_EX:ID_EX_reg|reg_N:memToReg" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 97
Info (12128): Elaborating entity "reg_N" for hierarchy "Pipeline_ID_EX:ID_EX_reg|reg_N:ALUControl" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 149
Info (12128): Elaborating entity "reg_N" for hierarchy "Pipeline_ID_EX:ID_EX_reg|reg_N:shamt" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 171
Info (12128): Elaborating entity "Pipeline_EX_MEM" for hierarchy "Pipeline_EX_MEM:EX_MEM_reg" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 646
Info (12128): Elaborating entity "Pipeline_MEM_WB" for hierarchy "Pipeline_MEM_WB:MEM_WB_reg" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 681
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:byteSelect" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 713
Info (12128): Elaborating entity "extender8t32" for hierarchy "extender8t32:byteExtender" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 722
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:halfwordSelect" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 727
Info (12128): Elaborating entity "mux2t1_dataflow" for hierarchy "mux2t1_N:halfwordSelect|mux2t1_dataflow:\G_NBit_MUX:0:MUXI" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "extender_16to32" for hierarchy "extender_16to32:halfwordExtend" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 734
Info (12128): Elaborating entity "mux4t1_N" for hierarchy "mux4t1_N:memToRegMux" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 740
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:regDstMux" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 749
Info (12128): Elaborating entity "regFile" for hierarchy "regFile:reg_file" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 768
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "regFile:reg_file|decoder_5t32:my_decoder" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 70
Info (12128): Elaborating entity "reg_N_bypass" for hierarchy "regFile:reg_file|reg_N_bypass:reg0" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 75
Info (12128): Elaborating entity "reg29_N" for hierarchy "regFile:reg_file|reg29_N:reg29" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 250
Warning (10541): VHDL Signal Declaration warning at reg29_N.vhd(25): used implicit default value for signal "s_reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd Line: 25
Info (12128): Elaborating entity "mux_32t1_n" for hierarchy "regFile:reg_file|mux_32t1_n:rs_mux" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd Line: 269
Info (12128): Elaborating entity "mem" for hierarchy "mem:DMem" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 801
Info (12128): Elaborating entity "ALU_full" for hierarchy "ALU_full:ALU" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 821
Warning (10036): Verilog HDL or VHDL warning at ALU_full.vhd(74): object "s_carry" assigned a value but never read File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 74
Info (12128): Elaborating entity "add_sub" for hierarchy "ALU_full:ALU|add_sub:adder" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 86
Info (12128): Elaborating entity "onescomp" for hierarchy "ALU_full:ALU|add_sub:adder|onescomp:inverter" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd Line: 46
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU_full:ALU|add_sub:adder|mux2t1_N:mux" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd Line: 49
Info (12128): Elaborating entity "ripple_carry_adder" for hierarchy "ALU_full:ALU|add_sub:adder|ripple_carry_adder:adder" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd Line: 54
Info (12128): Elaborating entity "full_adder" for hierarchy "ALU_full:ALU|add_sub:adder|ripple_carry_adder:adder|full_adder:\N_loop:0:full_add" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd Line: 33
Info (12128): Elaborating entity "barrelShifter_32" for hierarchy "ALU_full:ALU|barrelShifter_32:shifter" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 121
Info (12128): Elaborating entity "mux8t1_N" for hierarchy "ALU_full:ALU|mux8t1_N:mux" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd Line: 129
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:control" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 893
Info (12128): Elaborating entity "ALUController" for hierarchy "ALUController:ALU_Control" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 911
Info (12128): Elaborating entity "ShiftLeft2_N" for hierarchy "ShiftLeft2_N:branchShift" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 934
Info (12128): Elaborating entity "ShiftLeft2_N" for hierarchy "ShiftLeft2_N:jumpShift" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 966
Info (12128): Elaborating entity "PC_reg" for hierarchy "PC_reg:PC" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 993
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forward_unit" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 1029
Info (12128): Elaborating entity "forward_reg_EX" for hierarchy "forward_reg_EX:stallAndForward" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 1059
Warning (276027): Inferred dual-clock RAM node "mem:IMem|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:DMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:DMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/dhiman/CPRE381/381_project/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /home/dhiman/CPRE381/381_project/internal/QuartusWork/db/altsyncram_02e1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 5265 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 5102 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 794 megabytes
    Info: Processing ended: Mon Apr 28 16:16:55 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 28 16:16:56 2025
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Pipeline_ID_EX:ID_EX_reg|s_reset File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 83
        Info (176357): Destination node Pipeline_EX_MEM:EX_MEM_reg|s_reset File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd Line: 68
        Info (176357): Destination node Pipeline_IF_ID:IF_ID_reg|s_reset~1 File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd Line: 31
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:2:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:3:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:4:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:5:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:6:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:7:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:8:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:9:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:10:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176357): Destination node PC_reg:PC|dffg:\n_loop:11:d_flip_flop|s_Q File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Pipeline_ID_EX:ID_EX_reg|s_reset  File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd Line: 83
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during the Fitter is 1.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file /home/dhiman/CPRE381/381_project/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2097 megabytes
    Info: Processing ended: Mon Apr 28 16:17:24 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:50
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Apr 28 16:17:25 2025
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 635 megabytes
    Info: Processing ended: Mon Apr 28 16:17:27 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
