set bag  [file normalize [file dirname [info script]]]
set root [file normalize [file join $bag ../../../..]]
set u3q  [file normalize [file join $bag ../U3Q-R3-STRUCTURED-QUERY-FEATURE-00]]
set xvlog_bin [file normalize {C:/2026.1/Vivado/bin/xvlog.bat}]
set xelab_bin [file normalize {C:/2026.1/Vivado/bin/xelab.bat}]
set xsim_bin  [file normalize {C:/2026.1/Vivado/bin/xsim.bat}]
set env(XILINXD_LICENSE_FILE) {D:\Xilinx\licenses\vivado_basic.lic}
set work [file join $bag xsim_work]
file mkdir $work
cd $work
file copy -force [file join $root tests/xsim/a7lm06_wmem.hex] [file join $work a7lm06_wmem.hex]
set incq [file join $root rtl/native_graph/query]
set incc [file join $root rtl/native_graph/control]
set incm [file join $root rtl/native_graph/memory]
set src [list \
  [file join $root rtl/native_graph/pkg/a7ng_pkg.sv] \
  [file join $root rtl/native_graph/query/a7ng_query_struct_extract.sv] \
  [file join $root rtl/native_graph/memory/a7ng_typeclass_scan.sv] \
  [file join $root rtl/native_graph/memory/a7ng_typeclass_materialize.sv] \
  [file join $root rtl/native_graph/scorer/a7ng_scorer_lane.sv] \
  [file join $root rtl/native_graph/topk/a7ng_topk_stream_minheap.sv] \
  [file join $root rtl/native_graph/integrate/a7ng_u6_typeclass_retrieval.sv] \
  [file join $root rtl/native_graph/lm/a7ng_lm_ctx_encoder_v1.sv] \
  [file join $root rtl/native_graph/lm/a7ng_lm_ctx_fwd_v1.sv] \
  [file join $root rtl/native_graph/integrate/a7ng_typeclass_soc_chain.sv] \
  [file join $root rtl/lm/a7lm06_pkg.sv] \
  [file join $root rtl/lm/isqrt32.sv] \
  [file join $root rtl/lm/floordiv_s48.sv] \
  [file join $root rtl/lm/weight_bram803k.sv] \
  [file join $root rtl/lm/weight_bram_tdp8.sv] \
  [file join $root rtl/lm/weight_tile803k.sv] \
  [file join $root rtl/lm/act_ram128k16.sv] \
  [file join $root rtl/lm/snap_ram4k16.sv] \
  [file join $root rtl/lm/tiny_gpt803k_core.sv] \
  [file join $bag tb_u8_unified_soc.sv] \
]
set xvlog_log [file join $bag xvlog.log]
if {[catch {exec $xvlog_bin -sv {*}$src -i $incq -i $incc -i $incm -i $u3q -i $bag > $xvlog_log 2>@1}]} {
  puts [read [open $xvlog_log r]]
  puts U8_UNIFIED_XVLOG_FAIL
  exit 2
}
set xelab_log [file join $bag xelab.log]
if {[catch {exec $xelab_bin tb_u8_unified_soc -s u8soc -timescale 1ns/1ps > $xelab_log 2>@1}]} {
  puts [read [open $xelab_log r]]
  puts U8_UNIFIED_XELAB_FAIL
  exit 3
}
set xsim_log [file join $bag xsim.log]
catch {exec $xsim_bin u8soc -R -log $xsim_log}
set body [read [open $xsim_log r]]
puts $body
if {[string match *FIRST_DIVERGENCE* $body]} {
  puts U8_UNIFIED_FIRST_DIVERGENCE
  exit 6
}
if {![string match *U8_UNIFIED_SOC_XSIM_PASS* $body]} {
  puts U8_UNIFIED_NOT_PASS
  exit 5
}
puts U8_UNIFIED_XSIM_OK
exit 0
