<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2682990-A1" country="EP" doc-number="2682990" kind="A1" date="20140108" family-id="46506114" file-reference-id="292678" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146584762" ucid="EP-2682990-A1"><document-id><country>EP</country><doc-number>2682990</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12004905-A" is-representative="YES"><document-id mxw-id="PAPP154846954" load-source="docdb" format="epo"><country>EP</country><doc-number>12004905</doc-number><kind>A</kind><date>20120702</date><lang>EN</lang></document-id><document-id mxw-id="PAPP226229753" load-source="docdb" format="original"><country>EP</country><doc-number>12004905.1</doc-number><date>20120702</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140551929" ucid="EP-12004905-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>12004905</doc-number><kind>A</kind><date>20120702</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989320154" load-source="docdb">H01L  31/072       20120101ALI20121121BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989321487" load-source="docdb">H01L  31/0224      20060101AFI20121121BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989323342" load-source="docdb">H01L  31/0747      20120101ALI20121121BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1991310301" load-source="docdb" scheme="CPC">H01L  31/072       20130101 LI20140110BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991311630" load-source="docdb" scheme="CPC">H01L  31/0747      20130101 LI20140110BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991318380" load-source="docdb" scheme="CPC">H01L  31/022425    20130101 FI20140110BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767442" load-source="docdb" scheme="CPC">Y02E  10/50        20130101 LA20140122BHEP        </classification-cpc><classification-cpc mxw-id="PCL2039502107" load-source="docdb" scheme="CPC">H01L  31/02168     20130101 LI20140227BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132358919" lang="DE" load-source="patent-office">Heteroübergangs-Solarzelle mit Kantenisolierung, und Verfahren zur Herstellung davon</invention-title><invention-title mxw-id="PT132358920" lang="EN" load-source="patent-office">Hetero-junction solar cell with edge isolation and method of manufacturing same</invention-title><invention-title mxw-id="PT132358921" lang="FR" load-source="patent-office">Cellule solaire à hétérojonction avec isolation de bords et son procédé de fabrication</invention-title><citations><patent-citations><patcit mxw-id="PCIT242942264" load-source="docdb" ucid="EP-1555695-A1"><document-id format="epo"><country>EP</country><doc-number>1555695</doc-number><kind>A1</kind><date>20050720</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT377889030" load-source="docdb" ucid="EP-1696492-A1"><document-id format="epo"><country>EP</country><doc-number>1696492</doc-number><kind>A1</kind><date>20060830</date></document-id><sources><source name="SEA" category="IA" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT377889031" load-source="docdb" ucid="EP-1881534-A2"><document-id format="epo"><country>EP</country><doc-number>1881534</doc-number><kind>A2</kind><date>20080123</date></document-id><sources><source name="SEA" category="XAI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT377889032" load-source="docdb" ucid="JP-2001044461-A"><document-id format="epo"><country>JP</country><doc-number>2001044461</doc-number><kind>A</kind><date>20010216</date></document-id><sources><source name="SEA" category="XAI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942268" load-source="docdb" ucid="JP-2004228281-A"><document-id format="epo"><country>JP</country><doc-number>2004228281</doc-number><kind>A</kind><date>20040812</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942269" load-source="docdb" ucid="US-5935344-A"><document-id format="epo"><country>US</country><doc-number>5935344</doc-number><kind>A</kind><date>19990810</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942271" load-source="docdb" ucid="WO-2012059878-A1"><document-id format="epo"><country>WO</country><doc-number>2012059878</doc-number><kind>A1</kind><date>20120510</date></document-id><sources><source name="APP" created-by-npl="N"/><source name="SEA" category="ID" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>GREEN M A: "Crystalline and thin-film silicon solar cells: state of the art and future potential", SOLAR ENERGY, PERGAMON PRESS. OXFORD, GB, vol. 74, no. 3, 1 March 2003 (2003-03-01), pages 181 - 192, XP004439139, ISSN: 0038-092X, DOI: 10.1016/S0038-092X(03)00187-7</text><sources><source mxw-id="PNPL69958968" load-source="docdb" name="SEA" category="A"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919509372" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ROTH &amp; RAU AG</last-name><address><country>DE</country></address></addressbook></applicant><applicant mxw-id="PPAR919516450" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ROTH &amp; RAU AG</last-name></addressbook></applicant><applicant mxw-id="PPAR919006265" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Roth &amp; Rau AG</last-name><iid>101097473</iid><address><street>An der Baumschule 6-8</street><city>09337 Hohenstein-Ernstthal</city><country>DE</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919514139" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>PAPET PIERRE DR</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR919538216" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>Papet, Pierre, Dr.</last-name></addressbook></inventor><inventor mxw-id="PPAR919016023" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Papet, Pierre, Dr.</last-name><address><street>Ch de l'abbaye 39</street><city>2068 Hauterive</city><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR919505026" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>LACHENAL DAMIEN DR</last-name><address><country>CH</country></address></addressbook></inventor><inventor mxw-id="PPAR919515826" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>Lachenal, Damien, Dr.</last-name></addressbook></inventor><inventor mxw-id="PPAR919013310" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Lachenal, Damien, Dr.</last-name><address><street>Ch des essorbiers 15</street><city>2022 Bevaix</city><country>CH</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919008398" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Steiniger, Carmen</last-name><iid>101205223</iid><address><street>Patentanwaltskanzlei Dr. Steiniger Ricarda-Huch-Strasse 4</street><city>09116 Chemnitz</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549737156" load-source="docdb">AL</country><country mxw-id="DS549906851" load-source="docdb">AT</country><country mxw-id="DS549737158" load-source="docdb">BE</country><country mxw-id="DS549736787" load-source="docdb">BG</country><country mxw-id="DS549737562" load-source="docdb">CH</country><country mxw-id="DS549736712" load-source="docdb">CY</country><country mxw-id="DS549906852" load-source="docdb">CZ</country><country mxw-id="DS549737159" load-source="docdb">DE</country><country mxw-id="DS549736713" load-source="docdb">DK</country><country mxw-id="DS549736714" load-source="docdb">EE</country><country mxw-id="DS549736592" load-source="docdb">ES</country><country mxw-id="DS549736788" load-source="docdb">FI</country><country mxw-id="DS549736789" load-source="docdb">FR</country><country mxw-id="DS549737160" load-source="docdb">GB</country><country mxw-id="DS549736715" load-source="docdb">GR</country><country mxw-id="DS549737361" load-source="docdb">HR</country><country mxw-id="DS549906853" load-source="docdb">HU</country><country mxw-id="DS549737563" load-source="docdb">IE</country><country mxw-id="DS549736716" load-source="docdb">IS</country><country mxw-id="DS549736790" load-source="docdb">IT</country><country mxw-id="DS549736717" load-source="docdb">LI</country><country mxw-id="DS549737197" load-source="docdb">LT</country><country mxw-id="DS549736487" load-source="docdb">LU</country><country mxw-id="DS549737198" load-source="docdb">LV</country><country mxw-id="DS549737199" load-source="docdb">MC</country><country mxw-id="DS549736488" load-source="docdb">MK</country><country mxw-id="DS549736489" load-source="docdb">MT</country><country mxw-id="DS549906854" load-source="docdb">NL</country><country mxw-id="DS549737362" load-source="docdb">NO</country><country mxw-id="DS549736718" load-source="docdb">PL</country><country mxw-id="DS549737201" load-source="docdb">PT</country><country mxw-id="DS549906855" load-source="docdb">RO</country><country mxw-id="DS549737202" load-source="docdb">RS</country><country mxw-id="DS549736719" load-source="docdb">SE</country><country mxw-id="DS549736791" load-source="docdb">SI</country><country mxw-id="DS549737363" load-source="docdb">SK</country><country mxw-id="DS549736720" load-source="docdb">SM</country><country mxw-id="DS549736490" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128672934" lang="EN" load-source="patent-office"><p id="pa01" num="0001">The present invention relates to a method of manufacturing a hetero-junction solar cell with edge isolation, the solar cell having a front side for an incidence of light Into the solar cell and a back side opposite to the front side. The method includes the steps of: providing a doped and textured semiconductor substrate, said semiconductor substrate having a front surface and a back surface opposite to each other and an edge surrounding the semiconductor substrate; forming at least one front layer on the front surface of the semiconductor substrate, said at least one front layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming at least one back layer on the back surface of the semiconductor substrate, said at least one back layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming an electrically conductive anti-reflection coating on the at least one front layer, said anti-reflection coating covering the whole surface of the at least one front layer and being at least partially transparent to the light irradiating into the solar cell; forming an electrically conductive back coating on the at least one back layer; and forming a front grid metallization on the anti-reflection coating. The invention further relates to an according edge isolated hetero-junction solar cell. It is the object of the present invention to provide an easy and low-cost method of manufacturing of a hetero-junction solar cell and an according solar cell, wherein short circuits between the front and the back side of the solar cell are prevented and the solar cell is not damaged by the method steps and shows good cell performance. This object is solved by a method of the above mentioned type and an according hetero-junction solar cell, wherein the conductive back coating is formed on the surface of the at least one back layer with a distance to the edge of the semiconductor substrate, leaving a merging region consisting of a margin area of the surface of the at least one back layer and the edge of the semiconductor substrate free from the conductive back coating, wherein there is no electrical contact between the conductive back coating and the conductive anti-reflection coating at all during the whole process of formation of the conductive back coating.
<img id="iaf01" file="imgaf001.tif" wi="108" he="66" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737079" lang="EN" source="EPO" load-source="docdb"><p>The present invention relates to a method of manufacturing a hetero-junction solar cell with edge isolation, the solar cell having a front side for an incidence of light Into the solar cell and a back side opposite to the front side. The method includes the steps of: providing a doped and textured semiconductor substrate, said semiconductor substrate having a front surface and a back surface opposite to each other and an edge surrounding the semiconductor substrate; forming at least one front layer on the front surface of the semiconductor substrate, said at least one front layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming at least one back layer on the back surface of the semiconductor substrate, said at least one back layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming an electrically conductive anti-reflection coating on the at least one front layer, said anti-reflection coating covering the whole surface of the at least one front layer and being at least partially transparent to the light irradiating into the solar cell; forming an electrically conductive back coating on the at least one back layer; and forming a front grid metallization on the anti-reflection coating. The invention further relates to an according edge isolated hetero-junction solar cell. It is the object of the present invention to provide an easy and low-cost method of manufacturing of a hetero-junction solar cell and an according solar cell, wherein short circuits between the front and the back side of the solar cell are prevented and the solar cell is not damaged by the method steps and shows good cell performance. This object is solved by a method of the above mentioned type and an according hetero-junction solar cell, wherein the conductive back coating is formed on the surface of the at least one back layer with a distance to the edge of the semiconductor substrate, leaving a merging region consisting of a margin area of the surface of the at least one back layer and the edge of the semiconductor substrate free from the conductive back coating, wherein there is no electrical contact between the conductive back coating and the conductive anti-reflection coating at all during the whole process of formation of the conductive back coating.</p></abstract><description mxw-id="PDES63958922" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The present invention relates to a method of manufacturing a hetero-junction solar cell, the solar cell having a front side for an incidence of light into the solar cell and a back side opposite to the front side. The method includes the steps of: providing a doped and textured semiconductor substrate, said semiconductor substrate having a front surface and a back surface opposite to each other and an edge surrounding the semiconductor substrate; forming at least one front layer on the front surface of the semiconductor substrate, said at least one front layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming at least one back layer on the back surface of the semiconductor substrate, said at least one back layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; forming an electrically conductive anti-reflection coating on the at least one front layer, said anti-reflection coating covering the whole surface of the at least one front layer and being at least partially transparent to the light irradiating into the solar cell; forming an electrically conductive back coating on the at least one back layer; and forming a front grid metallization on the anti-reflection coating. The invention further relates to an accordant edge isolated hetaro-junction solar cell.</p><p id="p0002" num="0002">Methods and accordant hetero-junction solar cells with of that type are known in different variants in the state of the art. Conventional hetero-junction solar cells are formed from an n-type doped substrate wherein a p-type doped emitter is formed on a front side of this substrate. That front side corresponds to the face where sun light mainly introduces into the solar cell. Fabrication of this type of solar cell involves deposition of the p-doped emitter layer on the front side of the substrate and deposition of an n-doped layer forming a back surface field on the back side of the substrate. In other solar cells, the type of doping used for the substrate and the doped layers can be the opposite way round. Moreover, it is also possible to place the emitter on the back side of the substrate and to form a front surface field layer on the front side of the substrate.</p><p id="p0003" num="0003">To improve cell performances, intrinsic layers can be used between the substrate and the doped layers. The doped and intrinsic layers can be of any type of material. Most<!-- EPO <DP n="2"> --> commonly, these layers are based on silicon In an amorphous and/or microcrystalline and/or oxide and/or carbide phase.</p><p id="p0004" num="0004">In hetero-junction solar cells, it is necessary to prevent an electrical short circuit between the electrically conductive layers on the front and on the back side of the solar cell. Since such an undesired short circuit is typically formed around the edges, that means the side surfaces, of the semiconductor substrate used, the methods for preventing such short circuits are referred to as edge isolation methods. In the state of the art, there are different technologies knows to provide an edge isolation of hetero-junction solar cells.</p><p id="p0005" num="0005">The document <patcit id="pcit0001" dnum="US5935344A"><text>US 5,935,344 A</text></patcit> describes a method for edge isolation of hetero-junction solar cells using a structuring of the electrical conductive films on the front side or on the back side of the solar cell by laser drilling. In result of this structuring, a trench is formed at a peripheral portion of the front side or of the back side of the solar cell, the trench going at least through the respective transparent conductive film and the respective doped amorphous silicon layer. The trench surrounds continuously the laminated body of electrical conductive layers formed on the front side or on the back side of the solar cell-Alternatively, the document suggests to remove all deposited layers at the side surfaces of the substrate or to expose the side surfaces of the substrate at least partially by forming a continuous trench around the side surfaces of the substrate by laser irradiation. This technology includes the risk of creation of damages of the certain substrate regions and layers of the solar cell by the impact of the laser. Structuring of the front transparent conductive film, as it is suggested in one embodiment of this document, leads, moreover, to a decreased cell performance.</p><p id="p0006" num="0006">Another method of edge isolation of solar cells is disclosed in the document <patcit id="pcit0002" dnum="WO2012059878A1"><text>WO 2012/059878 A1</text></patcit>. During manufacturing of the proposed solar cell, a narrow line of coating is applied along cell edge on one side or on both sides or on the edge of the solar cell prior to depositing electrically conductive films on the front and/or the back side of the solar cell. After the deposition of the conductive films, the narrow line of coating is removed by a wet or dry processing step. Thus, an interruption of the electrical conductive layers on the front and/or the back side of the solar cell can be realized for preventing of short circuits between the front and the back side of the solar cell. Although this method is very effective, it requires first a very sensible, local formation of the thin, narrow line at the edge of the substrate which is not easy to handle and second a<!-- EPO <DP n="3"> --> removal of that narrow line being under the conductive film bearing the risk of an unintentional removal of further, alongside parts of the conductive film.</p><p id="p0007" num="0007">It is therefore the object of the present invention to provide an easy and low-cost method of manufacturing of a hetero-junction solar cell and an according solar cell, wherein short circuits between the front and the back side of the solar cell are prevented and the solar cell is not damaged by the method steps and shows good cell performance.</p><p id="p0008" num="0008">This object is solved by a method of the above mentioned type, wherein the conductive back coating is formed on the surface of the at least one back layer with a distance to the edge of the semiconductor substrate, leaving a merging region consisting of a margin area of the surface of the at least one back layer and the edge of the semiconductor substrate free from the conductive back coating, wherein there is no electrical contact between the conductive back coating and the conductive anti-reflection coating at all during the whole process of formation of the conductive back coating.</p><p id="p0009" num="0009">In the method of the present invention, already during the one step of forming the electrically conductive back coating all requirements for a prevention of short circuits between the front and the back side of the solar cell are fulfilled. By forming the electrically conductive back coating only in a middle part of the substrate leaving a margin to the edge of the substrate free, the conductive back coating does neither cover nor overlap over the side surfaces of the substrate and comes therefore not in contact with a conductive layer on the front side of the solar cell. The method of the present invention uses for this effect conventional process steps, like a deposition through a mask, which have no damaging influence on the solar cell substrate or its layers. The edge isolation method of the present invention can be easily implemented in the solar cell process flow without extra cost. Thus, an easy and low-cost but very reliable and effective method for edge isolation of hetero-junction solar cells can be provided by the present invention.</p><p id="p0010" num="0010">The method of the present invention involves no structuring of the transparent conductive layer(s) on front of the solar cell. Without this front side structuring, the cell front area is larger and allows collecting more light and generating more current. Moreover, the uniform front transparent conductive film (anti-reflection coating) provides a better cell appearance for module integration.<!-- EPO <DP n="4"> --></p><p id="p0011" num="0011">The edge isolation method of the present invention is only effective if the cell fabrication steps used are realized in a defined order. It is in particular advantageous if the at least one front layer is formed prior to forming of the at least one back layer. This sequence is not usual. If the formation of the at least one back layer would be performed before the formation of the at least one front layer, there would be a high risk of shunts on the cell edge.</p><p id="p0012" num="0012">In a variant of the method of the present invention, the conductive back coating is formed with a distance of 5 µm to 10 mm from the edge of the semiconductor substrate.</p><p id="p0013" num="0013">In a further improved embodiment of the present invention, the conductive back coating is formed with a distance of 30 µm to 3 mm from the edge of the semiconductor substrate.</p><p id="p0014" num="0014">It is especially beneficial if the conductive back coating is deposited on the surface of the at least one back layer through a shadow mask having a opening being adapted to the dimensions of the semiconductor substrate, but smaller, and having a cover region around this opening covering at least the margin area of the surface of the at least one back layer during deposition. The physical mask covers this way the substrate's edge during the deposition of the conductive back coating. The mask is, for instance, able to protect few micrometers to millimeters to the cell edge from the film deposition. The mask can be easily integrated in a carrier holder of a deposition tool. With this method, edge isolation can be performed during the back side conductive film deposition without the need of an extra step to perform the edge isolation. This leads to a reduction of process steps reducing the final cell costs.</p><p id="p0015" num="0015">In accordance with another option of the present invention, the conductive back coating is deposited on the whole surface of the at least one back layer, followed by a removal of a rim of the conductive back coating.</p><p id="p0016" num="0016">The removal of the rim of the conductive back coating can be done by chemical etching and/or lift-off and/or laser ablation of the rim of the conductive back coating.<!-- EPO <DP n="5"> --></p><p id="p0017" num="0017">The object is further solved by a hetero-junction solar cell with a front side for an incidence of light into the solar cell and a back side opposite to the front side, the solar cell comprising: a doped and textured semiconductor substrate, said semiconductor substrate having a front surface and a back surface opposite to each other and an edge surrounding the semiconductor substrate; at least one front layer formed on the front surface of the semiconductor substrate, said at least one front layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; at least one back layer formed on the back surface of the semiconductor substrate, said at least one back layer containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase; an electrically conductive anti-reflection coating formed on the at least one front layer, said anti-reflection coating covering the whole surface of the at least one front layer and being at least partially transparent to the light irradiating into the solar cell; an electrically conductive back coating formed on the at least one back layer; a front grid metallization formed on the anti-reflection coating; and a back electrode formed on the conductive back coating; wherein the conductive back coating is formed on the surface of the at least one back layer with a distance to the edge of the semiconductor substrate, leaving a merging region consisting of a margin area of the surface of the at least one back layer and the edge of the semiconductor substrate free from the conductive back coating, wherein there is no electrical contact between the conductive back coating and the conductive anti-reflection coating at all.</p><p id="p0018" num="0018">The hetero-junction solar cell of the present invention can be produced without structuring of the front transparent conductive film forming the anti-reflection coating of the solar cell. This allows better light collection and cell performances with a homogeneous front side appearance of the solar cell having no color gradient of the anti-reflection coating on the edge of the solar cell.</p><p id="p0019" num="0019">In a favorable embodiment of the hetero-junction solar cell of the present invention, the at least one back layer overlaps the at least one front layer. That leads to the effect that there is formed a horizontal structure of an n-/p-/n- or a p-/n-/p-layer-stack on the cell edge acting as two diodes in opposition that block current flow in lateral direction.<!-- EPO <DP n="6"> --></p><p id="p0020" num="0020">Exemplarily, the conductive back coating has a distance of 5 µm to 10 mm from the edge of the semiconductor substrate. This results in a very sure electrical isolation of the front side and the back side of the hetero-junction solar cell of the present invention.</p><p id="p0021" num="0021">A favorable embodiment of the method of the present invention is explained in the following with reference to the drawings in which
<dl id="dl0001"><dt>Fig. 1</dt><dd>schematically shows a semiconductor substrate used for manufacturing a hetero-junction solar cell in accordance with the present invention in a sectional view;</dd><dt>Fig. 2</dt><dd>schematically shows the substrate of <figref idrefs="f0001">Fig. 1</figref> being covered by at least one front layer on a front surface of the semiconductor substrate;</dd><dt>Fig. 3</dt><dd>schematically shows the structure of <figref idrefs="f0001">Fig. 2</figref> being covered by at least one back layer on a back surface of the semiconductor substrate;</dd><dt>Fig.4</dt><dd>schematically shows the structure of <figref idrefs="f0001">Fig. 3</figref> being coated by an electrically conductive anti-reflection coating formed on the at least one front layer;</dd><dt>Fig. 5</dt><dd>schematically shows the structure of <figref idrefs="f0001">Fig. 4</figref> wherein an electrically conductive back coating is deposited through a mask on the at least one back layer;</dd><dt>Fig. 6</dt><dd>schematically shows the structure of <figref idrefs="f0002">Fig. 5</figref> with removed mask;</dd><dt>Fig. 7</dt><dd>schematically shows a hetero-junction solar cell being formed from the structure of <figref idrefs="f0002">Fig. 6</figref> plus forming a front grid metallization and a back electrode;</dd><dt>Fig. 8</dt><dd>corresponds to <figref idrefs="f0002">Fig. 7</figref> with added charges illustrating the charge distribution at the front side, on the back side and on the edge of the hetero-junction solar cell; and</dd><dt>Fig. 9</dt><dd>schematically shows the stack of layers present on the edge of the hetero-junction solar cell of <figref idrefs="f0003">Fig. 8</figref>.</dd></dl><!-- EPO <DP n="7"> --></p><p id="p0022" num="0022"><figref idrefs="f0001 f0002">Figs. 1 to 7</figref> schematically show an advantageous sequence of process steps of the method of the present invention resulfing in a hetero-junction solar cell 1 according to the present invention. The steps shown in the <figref idrefs="f0001 f0002">Figs. 1 to 7</figref> are only representative figures showing characteristic but not all details of the process used.</p><p id="p0023" num="0023">As shown in <figref idrefs="f0001">Fig. 1</figref>, the method of the present invention starts with a semiconductor substrate 11. The semiconductor substrate 11 can consist of any semiconductive material that can have any size and doping. The semiconductor substrate 11 is in the embodiment shown of a crystalline semiconductor material, preferably of monocrystalline or multi-crystalline silicon. The semiconductor substrate 11 is doped. The doping can be of n-type or of p-type, dependent from the kind of solar cell to be produced. The semiconductor substrate 11 has a front surface 17 for an incidence of most of the light and a back surface 18 opposite to the front surface 17. The front surface 17 of the semiconductor substrate 11 is textured to decrease a reflection of light received. Moreover, the semiconductor substrate 11 has an edge 19 surrounding the bulk of the semiconductor substrate 11 and extending between the front surface 17 and the back surface 18 of the semiconductor substrate 11. The edge 19 is only schematically shown and is not necessarily flat as shown in <figref idrefs="f0001">Fig. 1</figref>, but can also be convex or pointed. As usual in semiconductor technologies, the semiconductor substrate 11 is cleaned. Cleaning steps are made before and/or after the following method steps, too, and are not especially mentioned in each case.</p><p id="p0024" num="0024">With reference to <figref idrefs="f0001">Fig. 2</figref>, in a next step of the method of the present invention, at least one front layer 12 is formed on the front surface 17 of the semiconductor substrate 11. The at least one front layer 12 can be one layer or a stack of layers. The at least one front layer 12 can also cover at least a part of the edge 19 of the semiconductor substrate 11. The at least one front layer 12 contains semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase. For instance, the at least one front layer 12 can consist of an intrinsic silicon layer formed directly on the front surface 17 of the semiconductor substrate 11 and a doped amorphous silicon layer, such as a p-doped amorphous silicon layer, formed on the intrinsic layer. In other embodiments of the invention, that intrinsic layer can be omitted. The at least one front layer 12 is preferably deposited by PECVD (plasma enhanced physical vapor deposition). The at least one front layer 12 has typically a thickness of<!-- EPO <DP n="8"> --> less than 50 nm. Depending on the type of solar cell to be produced, the at least one front layer 12 will form an emitter or a front surface field of the solar cell.</p><p id="p0025" num="0025">As demonstrated in <figref idrefs="f0001">Fig. 3</figref>, in a further step of the method of the present invention, at least one back layer 13 is formed on the back surface 18 of the semiconductor substrate 11. In the shown embodiment of the method of the present invention, the at least one back layer 13 is explicitly formed after the formation of the at least one front layer 12. The at least one back layer 13 can be one layer or a stack of layers. The at least one back layer 13 is preferably deposited by PECVD (plasma enhanced physical vapor deposition). The at least one back layer 13 has typically a thickness of less than 50 nm. The at least one back layer 13 can also cover at least a part of the edge 19 of the semiconductor substrate 11 and/or can also cover at least a part of the at least one front layer 12 that overlaps the edge 19 of the semiconductor substrate 11.</p><p id="p0026" num="0026">The at least one back layer 13 contains semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase. For instance, the at least one back layer 13 can consist of an intrinsic silicon layer formed directly on the back surface 18 of the semiconductor substrate 11 and a doped amorphous silicon layer, such as an n"-doped amorphous silicon layer, formed on the intrinsic layer. In other embodiments of the invention, that intrinsic layer can be omitted. Depending on the type of solar cell to be produced, the at least one back layer 13 will form a back surface field or a back emitter.</p><p id="p0027" num="0027">In the method step shown in <figref idrefs="f0001">Fig. 4</figref>, an electrically conductive anti-reflection coating 14 is formed on the at least one front layer 12. The anti-reflection coating 14 is at least partially transparent to the light irradiating into the solar cell. For instance, many transparent conductive oxides, such as indium oxide or indium tin oxide, can be used as material for the anti-reflection coating 14. The anti-reflection coating 14 covers at least the whole surface of the at least one front layer 12. The anti-reflection coating 14 can also cover at least a part of the edge 19 of the semiconductor substrate 11 and/or at least a part of the at least one back layer 13 overlapping the edge 19 and/or at least a part of the at least one front layer 12 overlapping the edge 19.</p><p id="p0028" num="0028">Since, as mentioned above, the edge 19 of the semiconductor substrate 11 can be covered with a variable combination of layers being part of the at least one front layer 12<!-- EPO <DP n="9"> --> and/or the at least one back layer 13 and/or the anti-reflection coating 14, in the following as well as in the claims the expression "edge 19" should be understood as to be the whole surrounding side surface(s) of the semiconductor substrate 11 with and/or without these additional layers or parts of layers.</p><p id="p0029" num="0029">In a next step of the method of the present invention shown in <figref idrefs="f0002">Fig. 5</figref>, a mask 16 is provided on the back side of the structure. The mask 16 is a shadow mask has a cover region that covers the edge 19 of the semiconductor substrate 11 as well as a margin of the at least one back layer 13. In its middle region, the mask has an opening 20. The shape of the opening 20 is adapted to the shape of the semiconductor substrate 11, but has smaller dimensions. The margin can, for instance, have a radial dimension of a few micrometers to a few millimeters, such as of about 5 µm to about 10 mm, preferably of about 30 µm to 3 mm, measured from the edge 99 of the semiconductor substrate 11. Through the opening 20 of the mask 16, an electrically conductive back coating 15 is deposited on the surface of the at least one back layer 13. Due to the mask 16, the electrically conductive back coating 15 is formed only on the surface of the at least one back layer 13 with a distance to the edge 19 of the semiconductor substrate 11, leaving a merging region consisting of a margin area of the surface of the at least one back layer 13 and the edge 19 of the semiconductor substrate 11 free from the conductive back coating 15. There is no electrical contact between the conductive back coating 15 and the conductive anti-reflection coating 14 at all during the whole process of formation of the conductive back coating 15. The area covered by the conductive back coating 15 should be maximized without being in contact with the anti-reflection coating 14.</p><p id="p0030" num="0030">The anti-reflection coating 14 and the conductive back coating 15 can be deposited in any order or at the same time.</p><p id="p0031" num="0031">The conductive back coating 15 can be formed by transparent conductive film(s) and/or metallic film(s). The conductive back coating 15 film(s) can be deposited by sputtering or evaporation techniques.</p><p id="p0032" num="0032">In other embodiments of the present invention, the step of <figref idrefs="f0002">Fig. 5</figref> can be replaced by two sub-steps wherein in a first sub-step the conductive back coating 15 is deposited on the surface of the at least one back layer 13. During deposition of the conductive back-coating 15, an electrical contact between the conductive back coating 15 and the anti-reflection<!-- EPO <DP n="10"> --> coating 14 has to be avoided. In a second sub-step, a rim of the conductive back coating 15 is removed. The removal of that rim of the conductive back coating 15 can be done by chemical etching and/or lift-off of the rim and/or laser ablation.</p><p id="p0033" num="0033"><figref idrefs="f0002">Fig. 6</figref> schematically shows the structure of <figref idrefs="f0002">Fig. 5</figref> after removal of the mask 16.</p><p id="p0034" num="0034">As schematically shown in <figref idrefs="f0002">Fig. 7</figref>, the method of manufacturing a hetero-junction solar cell 1 in according with the present invention ends with forming a front grid metallization 21. In some cases, in an additional step, a back electrode 22 is formed by a metallization of the back side of the conductive back coating 15.</p><p id="p0035" num="0035"><figref idrefs="f0003">Fig. 8</figref> corresponds to <figref idrefs="f0002">Fig. 7</figref> with added charges illustrating the charge distribution at the front side, on the back side and on the edge 19 of the hetero-junction solar cell 1, wherein in the example shown the semiconductor substrate 11 is n-doped, the at least one front layer 12 is p-doped and the at least one back layer 13 is n-doped.</p><p id="p0036" num="0036"><figref idrefs="f0003">Fig. 9</figref> schematically shows the stack of layers 11, 12, 13 present on the edge 19 of the hetero-junction solar cell 1 of <figref idrefs="f0003">Fig 8</figref>. The horizontal structure n/(i)p/(i)n provided by the n-doped semiconductor substrate 11, the p-doped at least one front layer 12 (emitter) and the n-doped at least one back layer 13 (back surface field) acts as two diodes in opposition blocking a current flow in lateral direction. If the at least one back layer 13 would be formed prior to forming of the at least one front layer 12, that would lead to a shunt.</p></description><claims mxw-id="PCLM56981941" lang="EN" load-source="patent-office"><!-- EPO <DP n="11"> --><claim id="c-en-0001" num="0001"><claim-text>Method of manufacturing a hetero-junction solar cell (1), the solar cell (1) comprising a front side for an incidence of light into the solar cell (1) and a back side opposite to the front side, the method including the steps of
<claim-text>- providing a doped and textured semiconductor substrate (11), said semiconductor substrate (11) having a front surface (17) and a back surface opposite (18) to each other and an edge (19) surrounding the semiconductor substrate (11);</claim-text>
<claim-text>- forming at least one front layer (12) on the front surface (17) of the semiconductor substrate (11), said at least one front layer (12) containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase;</claim-text>
<claim-text>- forming at least one back layer (13) on the back surface (18) of the semiconductor substrate (11), said at least one back layer (13) containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase;</claim-text>
<claim-text>- forming an electrically conductive anti-reflection coating (14) on the at least one front layer (12), said anti-reflection coating (14) covering the whole surface of the at least one front layer (12) and being at least partially transparent to the light irradiating into the solar cell (1);</claim-text>
<claim-text>- forming an electrically conductive back coating (15) on the at least one back layer (13); and</claim-text>
<claim-text>- forming a front grid metallization (21) on the anti-reflection coating (14); <b>characterized in that</b><br/>
the conductive back coating (15) is formed on the surface of the at least one back layer (13) with a distance to the edge (19) of the semiconductor substrate (11), leaving a merging region consisting of a margin area of the surface of the at least one back layer (13) and the edge (19) of the semiconductor substrate (11) free from the conductive back coating (15), wherein there is no electrical contact between the conductive back coating (15) and the conductive anti-reflection coating (14) at all during the whole process of formation of the conductive back coating (15).</claim-text><!-- EPO <DP n="12"> --></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>Method of claim 1, <b>characterized in that</b> the at least one front layer (12) is formed prior to forming of the at least one back layer (13).</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>Method of claim 1 or 2, <b>characterized in that</b> the conductive back coating (15) is formed with a distance of 5 µm to 10 mm from the edge (19) of the semiconductor substrate (11).</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>Method of claim 3, <b>characterized in that</b> the conductive back coating (15) is formed with a distance of 30 µm to 3 mm from the edge (19) of the semiconductor substrate (11).</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>Method of at least one of the preceding claims, <b>characterized in that</b> the conductive back coating (15) is deposited on the surface of the at least one back layer (13) through a shadow mask (16) having a opening (20) being adapted to the dimensions of the semiconductor substrate (11), but smaller, and having a cover region around this opening (20) covering at least the margin area of the surface of the at least one back layer (13) during deposition.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>Method of at least one of the preceding claims, <b>characterized in that</b> the conductive back coating (15) is deposited on the whole surface of the at least one back layer (13), followed by a removal of a rim of the conductive back coating (15).</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>Method of claim 6, <b>characterized in that</b> the removal of the rim of the conductive back coating (15) is done by chemical etching and/or lift-off and/or laser ablation of the rim of the conductive back coating (15).</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>Hetero-junction solar cell (1) with a front side for an incidence of light into the solar cell (1) and a back side opposite to the front side, the solar cell (1) comprising:
<claim-text>- a doped and textured semiconductor substrate (11), said semiconductor substrate (11) having a front surface (17) and a back surface (18) opposite to each other and an edge (19) surrounding the semiconductor substrate (11);</claim-text>
<claim-text>- at least one front layer (12) formed on the front surface (17) of the semiconductor substrate (11), said at least one front layer (12) containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase;<!-- EPO <DP n="13"> --></claim-text>
<claim-text>- at least one back layer (13) formed on the back surface (18) of the semiconductor substrate (11), said at least one back layer (13) containing semiconductor atoms or molecules being arranged in amorphous and/or microcrystalline and/or oxide and/or carbide phase;</claim-text>
<claim-text>- an electrically conductive anti-reflection coating (14) formed on the at least one front layer (12), said anti-reflection coating (14) covering the whole surface of the at least one front layer (12) and being at least partially transparent to the light irradiating into the solar cell (1);</claim-text>
<claim-text>- an electrically conductive back coating (15) formed on the at least one back layer (13); and</claim-text>
<claim-text>- a front grid metallization formed on the anti-reflection coating (14); <b>characterized in that</b><br/>
the conductive back coating (15) is formed on the surface of the at least one back layer (13) with a distance to the edge (19) of the semiconductor substrate (11), leaving a merging region consisting of a margin area of the surface of the at least one back layer (13) and the edge (19) of the semiconductor substrate (11) free from the conductive back coating (15), wherein there is no electrical contact between the conductive back coating (15) and the conductive anti-reflection-coating (14) at all.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>Hetero-junction solar cell of claim 8, <b>characterized in that</b> the at least one back layer (13) overlaps the at least one front layer (12).</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>Hetero-junction solar cell at least of one of the claims 8 or 9, <b>characterized in that</b> the conductive back coating (15) has a distance of 5 µm to 10 mm from the edge (19) of the semiconductor substrate (11).</claim-text></claim></claims><drawings mxw-id="PDW16670339" load-source="patent-office"><!-- EPO <DP n="14"> --><figure id="f0001" num="1,2,3,4"><img id="if0001" file="imgf0001.tif" wi="151" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="15"> --><figure id="f0002" num="5,6,7"><img id="if0002" file="imgf0002.tif" wi="153" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="16"> --><figure id="f0003" num="8,9"><img id="if0003" file="imgf0003.tif" wi="155" he="178" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="162" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="160" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="160" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
