# vhdlProject6
Design a VHDL entity and architecture that executes the following function and writes the result to a register with asynchronous reset.
F = XYZ + XYZ' + X'Y'Z'
Check the correctness of your design with a testbench.
Perform simulation using VIVADO and deliver the waveforms.
