#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Aug 22 03:25:10 2020
# Process ID: 13956
# Current directory: C:/Users/Campo/Documents/VGA-Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9652 C:\Users\Campo\Documents\VGA-Controller\VGA-Controller.xpr
# Log file: C:/Users/Campo/Documents/VGA-Controller/vivado.log
# Journal file: C:/Users/Campo/Documents/VGA-Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.223 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xelab -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.223 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.223 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xelab -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.223 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.223 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Aug 22 03:35:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Aug 22 03:35:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug 22 03:36:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB48C1A
set_property PROGRAM.FILE {C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol active, assumed default net type wire [C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xelab -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sim_1/new/top_tb.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol active, assumed default net type wire [C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
"xelab -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 221ce5daad1944a2b1861854bb20791a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.sync_gen
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2281.133 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sat Aug 22 04:27:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug 22 04:47:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project vga C:/Users/Campo/Desktop/vga_example/vga -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files -norecurse {C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses.v C:/Users/Campo/Desktop/vga_example/Test_Pattern_Gen.v C:/Users/Campo/Desktop/vga_example/VGA_Sync_Porch.v C:/Users/Campo/Desktop/vga_example/Sync_To_Count.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Pattern_Gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_Pattern_Gen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Sync_To_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_To_Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Test_Pattern_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Pattern_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xelab -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Pattern_Gen_behav xil_defaultlib.Test_Pattern_Gen xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Pattern_Gen_behav xil_defaultlib.Test_Pattern_Gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sync_To_Count
Compiling module xil_defaultlib.Test_Pattern_Gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Pattern_Gen_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/xsim.dir/Test_Pattern_Gen_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/xsim.dir/Test_Pattern_Gen_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Aug 22 15:08:57 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 22 15:08:57 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Pattern_Gen_behav -key {Behavioral:sim_1:Functional:Test_Pattern_Gen} -tclbatch {Test_Pattern_Gen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Test_Pattern_Gen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Pattern_Gen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2289.266 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Sync_Pulses_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Sync_Pulses_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses_TB
INFO: [VRFC 10-2458] undeclared symbol w_HSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:24]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:25]
INFO: [VRFC 10-2458] undeclared symbol w_HSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:42]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xelab -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VGA_Sync_Pulses(TOTAL_COLS=10,TO...
Compiling module xil_defaultlib.Sync_To_Count(TOTAL_COLS=10,TOTA...
Compiling module xil_defaultlib.Test_Pattern_Gen(TOTAL_COLS=10,T...
Compiling module xil_defaultlib.VGA_Sync_Pulses_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_Sync_Pulses_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/xsim.dir/VGA_Sync_Pulses_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/xsim.dir/VGA_Sync_Pulses_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Aug 22 15:09:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 22 15:09:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.125 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2348.125 ; gain = 0.000
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Sync_Pulses_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Sync_Pulses_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Sync_To_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_To_Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Test_Pattern_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Pattern_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses_TB
INFO: [VRFC 10-2458] undeclared symbol w_HSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:24]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:25]
INFO: [VRFC 10-2458] undeclared symbol w_HSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:42]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xelab -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VGA_Sync_Pulses(TOTAL_COLS=10,TO...
Compiling module xil_defaultlib.Sync_To_Count(TOTAL_COLS=10,TOTA...
Compiling module xil_defaultlib.Test_Pattern_Gen(TOTAL_COLS=10,T...
Compiling module xil_defaultlib.VGA_Sync_Pulses_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_Sync_Pulses_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2348.125 ; gain = 0.000
run all
run 0.017 s
run 0.017 s
run 0.017 s
run all
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Sync_Pulses_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_Sync_Pulses_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Sync_To_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_To_Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/Test_Pattern_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Pattern_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sync_Pulses_TB
INFO: [VRFC 10-2458] undeclared symbol w_HSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:24]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_Start, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:25]
INFO: [VRFC 10-2458] undeclared symbol w_HSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:42]
INFO: [VRFC 10-2458] undeclared symbol w_VSync_TP, assumed default net type wire [C:/Users/Campo/Desktop/vga_example/VGA_Sync_Pulses_TB.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim'
"xelab -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23435925b3af4a68b68cb4021007ab24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_Sync_Pulses_TB_behav xil_defaultlib.VGA_Sync_Pulses_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Campo/Desktop/vga_example/vga/vga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VGA_Sync_Pulses(TOTAL_COLS=10,TO...
Compiling module xil_defaultlib.Sync_To_Count(TOTAL_COLS=10,TOTA...
Compiling module xil_defaultlib.Test_Pattern_Gen(TOTAL_COLS=10,T...
Compiling module xil_defaultlib.VGA_Sync_Pulses_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_Sync_Pulses_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2348.125 ; gain = 0.000
run all
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
run 0.017 s
file mkdir C:/Users/Campo/Desktop/vga_example/vga/vga.srcs/constrs_1
file mkdir C:/Users/Campo/Desktop/vga_example/vga/vga.srcs/constrs_1/new
close [ open C:/Users/Campo/Desktop/vga_example/vga/vga.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/Users/Campo/Desktop/vga_example/vga/vga.srcs/constrs_1/new/constr.xdc
launch_runs synth_1 -jobs 6
[Sat Aug 22 15:18:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Aug 22 15:22:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Aug 22 15:23:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Aug 22 15:23:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Aug 22 15:24:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Aug 22 15:25:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Aug 22 15:26:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Aug 22 15:26:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug 22 15:27:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/Campo/Desktop/vga_example/vga/vga.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3599.445 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3599.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3599.445 ; gain = 259.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 15:29:25 2020...
