#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 14 12:25:01 2025
# Process ID         : 4396
# Current directory  : C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19788 C:\Users\C27Charles.Liermann\Documents\ECE281\ICE_ICE_BABY\ece281-ice4\stoplight.xpr
# Log file           : C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/vivado.log
# Journal file       : C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4\vivado.jou
# Running On         : C27-5CG31326RQ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics     
# CPU Frequency      : 2695 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16442 MB
# Swap memory        : 13421 MB
# Total Virtual      : 29864 MB
# Available Virtual  : 4123 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.586 ; gain = 74.684
update_compile_order -fileset sources_1
set_property top top_basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 14 12:26:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_basys3'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_basys3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/src/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/src/top_basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_basys3'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_basys3_behav xil_defaultlib.top_basys3 -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_basys3_behav xil_defaultlib.top_basys3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture countcompare of entity xil_defaultlib.clock_divider [\clock_divider(k_div=50000000)\]
Compiling architecture top_basys3_arch of entity xil_defaultlib.top_basys3
Built simulation snapshot top_basys3_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_basys3_behav -key {Behavioral:sim_1:Functional:top_basys3} -tclbatch {top_basys3.tcl} -view {C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight_fsm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight_fsm_tb_behav.wcfg
WARNING: Simulation object /stoplight_fsm_tb/w_C was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_reset was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_clk was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_stoplight was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_stoplight[2] was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_stoplight[1] was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/w_stoplight[0] was not found in the design.
WARNING: Simulation object /stoplight_fsm_tb/k_clk_period was not found in the design.
source top_basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.219 ; gain = 27.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1177.219 ; gain = 37.789
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.srcs/utils_1/imports/synth_1/top_basys3.dcp with file C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/synth_1/top_basys3.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 14 12:28:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/synth_1/runme.log
[Fri Mar 14 12:28:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.680 ; gain = 5.461
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2A31A
set_property PROGRAM.FILE {C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2A31A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 12:41:36 2025...
