5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ifdef1.vcd) 2 -o (ifdef1.cdd) 2 -v (ifdef1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ifdef1.v 3 27 1 
2 1 13 13 13 160019 1 0 21008 0 0 1 16 1 0
2 2 13 13 13 f0012 1 0 21004 0 0 1 16 0 0
2 3 13 13 13 b0012 3 1a 100c 1 2 1 18 0 1 1 1 0 0
2 4 13 13 13 b000b 2 1 100c 0 0 1 1 b
2 5 13 13 13 b0019 3 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 13 13 13 70007 0 1 1410 0 0 1 1 a
2 7 13 13 13 70019 3 35 e 5 6
1 a 1 10 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 11 70005 1 0 0 0 1 17 0 1 0 1 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 ifdef1.v 15 25 1 
