

 Static entries in elaborated design under "asic_system.u0_asic_top":
	 Annotated by SDF "../netlist/asic_top_CTS_MAX.sdf.gz":

	 No. of Pathdelays   = 1573449  Annotated = 99.61%
	 No. of Tchecks      = 729693  Annotated = 100.00%

	                                    Total            Annotated           Percentage
	 IOPATH                           1573449              1567309                99.61%
	 INTERCONNECT                          --              1078639                   --

	 Path Delays Summary of above

	 SETUPHOLD                         249011               249011               100.00%
	 WIDTH                             231663               231663               100.00%
	 PERIOD                                 8                    8               100.00%

	 Timing checks Summary of above


 OverAll Static entries in elaborated design:
	 No. of Pathdelays   = 1573449  Annotated = 99.61%
	 No. of Tchecks      = 729693  Annotated = 100.00%

	                                    Total            Annotated           Percentage
	 IOPATH                           1573449              1567309                99.61%
	 INTERCONNECT                          --              1078639                   --

	 Path Delays Summary of above

	 SETUPHOLD                         249011               249011               100.00%
	 WIDTH                             231663               231663               100.00%
	 PERIOD                                 8                    8               100.00%

	 Timing checks Summary of above



# ***************************** Design Not Annotated ***************************** #

	 Module Name: LVT_DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.s_out_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: LVT_DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: LVT_DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_sync_n_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_7_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_6_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_5_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_4_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_3_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_2_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_1_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.merged_strb_0_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.cross_boundary_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_itb_address_format.busy_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_itb_address_format.fixed_overflow_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_axi_to_itb.aready_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.wr_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.wr_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.bottom_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (QN : 1'b1)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr_mask_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.rf_pop_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ier_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ier_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ier_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ier_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.rx_reset_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.tx_reset_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.mcr_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.mcr_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.mcr_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.mcr_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.mcr_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.scratch_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dl_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.tf_push_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.start_dlc_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.dlc_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.enable_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr1_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr7_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr3_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr2_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr4_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr0_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.block_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.rls_int_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.thre_int_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ms_int_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ti_int_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.iir_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.iir_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.iir_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.delayed_modem_signals_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr0r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr1r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr2r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr3r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr4r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr7r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ms_int_pnd_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.rls_int_pnd_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.thre_int_pnd_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.ti_int_pnd_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msr_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rstate_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rcounter16_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rstate_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rstate_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rbit_counter_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rbit_counter_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rbit_counter_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rcounter16_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rcounter16_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rcounter16_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rshift_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rparity_error_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_data_in_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_push_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rf_push_q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rframing_error_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rparity_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rparity_xor_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.rstate_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.bottom_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.bottom_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.bottom_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.count_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.top_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.top_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.count_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.count_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.count_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.count_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_15__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_15__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_15__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_14__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_14__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_14__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_13__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_13__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_13__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_12__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_12__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_12__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_11__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_11__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_11__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_10__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_10__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_10__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_9__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_9__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_9__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_8__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_8__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_8__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_7__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_7__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_7__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_6__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_6__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_6__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_5__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_5__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_5__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_4__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_4__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_4__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_3__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_3__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_3__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_2__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_2__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_2__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_1__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_1__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_1__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_0__2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_0__1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.fifo_reg_0__0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.overrun_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.top_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.counter_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.counter_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.counter_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.counter_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.counter_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.bit_counter_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.bit_counter_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.bit_counter_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.shift_out_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.parity_xor_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.bit_out_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.tf_pop_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.tstate_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.tstate_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.tstate_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.count_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.count_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.count_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.count_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.count_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.bottom_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.bottom_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.top_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.top_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.top_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.top_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PREADY_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_27_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_26_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_25_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_24_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_27_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_26_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_25_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.PRDATA_reg_24_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.IRQ_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.ctrl_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.tip_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.cnt_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_127_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_126_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_125_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_124_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_123_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_122_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_121_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_120_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_119_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_118_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_117_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_116_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_115_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_114_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_113_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_112_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_111_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_110_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_109_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_108_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_107_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_106_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_105_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_104_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_103_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_102_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_101_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_100_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_99_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_98_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_97_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_96_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_95_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_94_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_93_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_92_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_91_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_90_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_89_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_88_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_87_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_86_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_85_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_84_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_83_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_82_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_81_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_80_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_79_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_78_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_77_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_76_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_75_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_74_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_73_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_72_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_71_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_70_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_69_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_68_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_67_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_66_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_65_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_64_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_63_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_62_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_61_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_60_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_59_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_58_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_57_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_56_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_55_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_54_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_53_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_52_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_51_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_50_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_49_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_48_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_47_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_46_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_45_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_44_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_43_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_42_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_41_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_40_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_39_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_38_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_37_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_36_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_35_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_34_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_33_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_32_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_27_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_26_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_25_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_24_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.shift.data_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.neg_edge_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.pos_edge_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3_1.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3_1.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3_1.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.ResetCatchAndSync_d3.AsyncResetSynchronizerShiftReg_w1_d3_i0.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.u_T_401_5_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.u_T_401_0_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink_1.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncQueueSink.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_4.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_3.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_2.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink_1.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.valid_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.widx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncQueueSink.ridx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.b2c_data_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.b2c_data_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.mem_0_c_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_6.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_5.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_4.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_3.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_2.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource_1.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync_2.sink_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync_2.sink_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync_2.sink_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync_1.sink_extend.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync.source_valid.sync_3.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync.source_valid.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync.source_valid.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.AsyncValidSync.source_valid.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_gray.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_gray.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_gray.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_gray.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ready_reg.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_2.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_2.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_2.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_2.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_1.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_1.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_1.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_1.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_0.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_0.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_0.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.ridx_gray.sync_0.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_bin.reg_3.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_bin.reg_2.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_bin.reg_1.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.rx.AsyncQueueSource.widx_bin.reg_0.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.n_response_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.fixed_mask_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.n_response_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.n_response_reg_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.n_response_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.n_response_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.size_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.size_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.bypass_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.downsize_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.downsize_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.downsize_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_mask_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_mask_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_mask_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_mask_end_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_mask_end_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.valid_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_read_channel.u_downsize_rd_cam_slice_0.addr_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.beat_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.aw_busy_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.avalid_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.aready_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.beat_reg_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.beat_reg_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.beat_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.beat_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.awsize_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.awsize_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.awburst_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.downsize_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.addr_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.addr_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.addr_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_downsize_write_mux.stall_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_d_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_5_ib_m.u_a_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.rd_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.rd_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.rd_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.rd_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.wr_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.wr_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.wr_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.wr_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.reg_mask_r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.reg_mask_w_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_b_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_bin_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.wpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_r_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_ar_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_aw_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.wpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.lwpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.lwpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.lwpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.lwpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_lwr_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_lwr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_lwr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_lwr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_r_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_r_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_r_fifo_rd.rpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_r_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_ar_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_ar_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_ar_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_aw_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_aw_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_master_1_ib_s.u_aw_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_d_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_a_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_w_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_len_count_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_len_count_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_size_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_size_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_burst_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_len_count_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_len_count_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_len_count_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.last_beat_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_id_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_id_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_id_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwrite_i_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_27_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_26_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_25_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_24_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.pwdata_i_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.wbeat_used_apb_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.wbeat_used_axi_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.abeat_used_apb_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.abeat_used_axi_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.psel_i_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.psel_i_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.paddr_i_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_last_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_pwrite_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_id_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_id_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_id_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.data_avail_apb_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_31_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_30_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_29_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_28_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_27_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_26_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_25_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_24_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_23_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_22_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_21_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_20_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.apb_prdata_reg_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.data_avail_axi_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.bridge_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.axi_region_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.penable_i_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.psel_i_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_5.u_apb_m.u_axi_resp_ouput_buffer.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_0.u_b_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_0.u_w_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_ar_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_a_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_read_control.rbeat_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_read_control.rbeat_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_read_control.busy_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_response_block.bchannel_ready_i_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_response_block.u_downsize_resp_cam_slice_0.n_response_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_response_block.u_downsize_resp_cam_slice_0.valid_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_merge_buffer.strb_skid_valid_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.addr_mask_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.wlast_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.size_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.size_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.bypass_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.addr_mask_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.addr_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.addr_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.wfifo_valid_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.busy_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_downsize_axi_write_control.merge_clear_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_axi_to_itb.avalid_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_axi_to_itb.awrite_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_b_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.wpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_w_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_bin_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_r_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_ar_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.wpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.wpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.wpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_cdc_launch_wr_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_0_ib_s.u_aw_fifo_wr.u_sync_rd_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.wr_enable_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_bin_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_bin_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.lrpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.lrpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.lrpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.wr_avail_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_gry_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_gry_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.rpntr_gry_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.lrpntr_gry_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_lptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_cdc_launch_rd_ptr_gry.out_async_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_3.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_2.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_1.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.d_sync1_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_master_1_ib_m.u_w_fifo_rd.u_sync_wr_ptr_gry.u_cdc_capt_sync_ptr_0.q_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.b_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.aw_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.w_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.reads_left_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.ar_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.r_state_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.reads_left_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.reads_left_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.reads_left_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.reads_left_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_bid_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_bid_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_bid_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_rid_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_rid_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_default_slave_ds_2.i_rid_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer2_bus.u_nic400_switch0_add_sel_ml2_bus.u_nic400_switch0_maskcntl_ml2_bus.rd_cnt_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer2_bus.u_nic400_switch0_add_sel_ml2_bus.u_nic400_switch0_maskcntl_ml2_bus.wr_cnt_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer2_bus.u_nic400_switch0_add_sel_ml2_bus.u_nic400_switch0_maskcntl_ml2_bus.mask_w_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer2_bus.u_nic400_switch0_add_sel_ml2_bus.u_nic400_switch0_maskcntl_ml2_bus.mask_r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer1_bus.u_nic400_switch0_add_sel_ml1_bus.u_nic400_switch0_maskcntl_ml1_bus.rd_cnt_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer1_bus.u_nic400_switch0_add_sel_ml1_bus.u_nic400_switch0_maskcntl_ml1_bus.wr_cnt_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer1_bus.u_nic400_switch0_add_sel_ml1_bus.u_nic400_switch0_maskcntl_ml1_bus.mask_w_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer1_bus.u_nic400_switch0_add_sel_ml1_bus.u_nic400_switch0_maskcntl_ml1_bus.mask_r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.rd_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.rd_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.rd_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.rd_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.wr_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.wr_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.wr_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.wr_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.mask_w_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.mask_r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.tt_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.resp_stall_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.reg_tt_en_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.reg_tt_en_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.reg_tt_en_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.aready_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.resp_stall_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.add_stall_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.asel_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_reg_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_reg_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.tt_reg_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.valid_add_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.valid_add_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.reg_tt_en_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.reg_tt_en_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.reg_tt_en_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_w_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_aw_slave_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.rd_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.rd_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.rd_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.wr_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.reg_mask_w_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.reg_mask_r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_rd_ss_cdas.tt_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_rd_ss_cdas.tt_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_rd_ss_cdas.tt_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.aready_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.asel_reg_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.tt_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.tt_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.tt_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_amib_master_1.u_w_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_s1_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rstc_s1_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_19_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_18_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_17_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_16_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_15_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_14_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_13_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_12_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_11_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_10_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_8_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rst_cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.rstc_sync_n_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV1, 	Instance Name: asic_system.u0_asic_top.u0_rcg.cn_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.bottom_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.fifo_rx.top_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.fifo_tx.bottom_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.clk_out_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_amib_slave_0.u_r_master_port_chan_slice.u_rev_regd_slice.buffer_full_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_ib_slave_5_ib_s.u_d_fifo_rd.rpntr_bin_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DRNQHDV2, 	Instance Name: asic_system.u0_asic_top.u0_rcg.cn_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge RDN => (Q : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.msi_reset_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lcr_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr5_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr6_d_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.iir_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr5r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.lsr6r_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.fcr_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.fcr_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_b_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_9_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.receiver.counter_t_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.i_uart_sync_flops.flop_0_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.i_uart_sync_flops.sync_dat_o_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_uart_apb.Uregs.transmitter.stx_o_tmp_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_0_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_1_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_2_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_3_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_4_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_5_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_6_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_spi_flash.u0_spi_top.clgen.cnt_reg_7_
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.tx.AsyncResetReg.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_ChiplinkBridge.chiplink.AsyncResetReg.q_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c1.u_ib_slave_0_ib_m.u_maskcntl.wr_cnt_empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer2_bus.u_nic400_switch0_add_sel_ml2_bus.u_nic400_switch0_maskcntl_ml2_bus.wr_cnt_empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer1_bus.u_nic400_switch0_add_sel_ml1_bus.u_nic400_switch0_maskcntl_ml1_bus.wr_cnt_empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_map_bus.u_nic400_switch0_ml_mlayer0_bus.u_nic400_switch0_add_sel_ml0_bus.u_nic400_switch0_maskcntl_ml0_bus.wr_cnt_empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_rd_ss_tt_4_3m_bus.empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_busmatrix_switch0.u_nic400_switch0_ml_build_bus.u_nic400_switch0_ml_blayer_0_bus.u_nic400_switch0_wr_ss_tt_4_3m_bus.empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_maskcntl.wr_cnt_empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_rd_ss_cdas.empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);

	 Module Name: DSNHDV1, 	Instance Name: asic_system.u0_asic_top.u0_soc_top.u0_nic400_bus.u_cd_c0.u_asib_master_0.u_asib_master_0_wr_ss_cdas.empty_reg
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (Q : 1'b1)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b0) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b0))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);
		 if (((CK === 1'b1) && (D === 1'b1))) (negedge SDN => (QN : 1'b0)) = (1.0000000000000000, 1.0000000000000000);