#----------------------------------------------------------
# RISC-V Assembly
#----------------------------------------------------------
#--------------------------------------

    li sp, 0xFFFC  
    addi t0, x0, 6
    addi t1, x0, 7


    jal sp, done
    push t1
    push t2
    halt

done:
    addi t2, x0, 8
    jalr x3, 0(sp)
    
