# Becoming a Verification Engineer

Documenting my journey of learning digital design and verification, one project at a time.

---

## ğŸ‘‹ About Me

Hello! I'm **Venkata Shanmukha Sri Sudha Renduchintala**.

I'm currently pursuing my Master's degree in Electrical and Computer Engineering at the University of Florida, specializing in Digital Design and Hardware Verification.  
With a CGPA of **3.74/4**, coursework in **VLSI**, **Reconfigurable Computing**, **Hardware Security**, and hands-on project experience, I am passionate about growing into a strong Verification Engineer.

This repository captures my learning journey, milestones, and certifications as I work towards my goal.

---

## ğŸ“š Background

- **Education**:
  - M.S. in Electrical and Computer Engineering, University of Florida (2023â€“2025)
  - B.Tech in Electronics and Communication Engineering, GNITS (JNTUH), India (2017â€“2021)

- **Professional Experience**:
  - Analyst at Deloitte Consulting â€“ Automated testing using Selenium-Java (2021â€“2023)

- **Technical Skills**:
  - **HDL/HVL**: Verilog, SystemVerilog, UVM, VHDL
  - **Languages**: Python, C/C++, Java, TCL
  - **EDA Tools**: ModelSim, Xcelium, JasperGold, Vivado, Synopsys VCS/DC

- **Certifications**:
  - Cadence Certified â€“ SystemVerilog Accelerated Verification with UVM
  - SystemVerilog Advanced Register Modeling Using UVM

---

## ğŸ› ï¸ My Project Journey

Here, I document the projects that helped me grow my knowledge step-by-step:

### ğŸŒ± Phase 0: First Steps in Verification (Undergraduate Exploration)
- [AXI Memory Protocol Verification](./00_First_Steps_in_Verification/AXI_Memory_Verification)
- [UART Protocol Verification](./00_First_Steps_in_Verification/UART_Protocol_Verification)

### ğŸ§© Phase 1: Foundation (Building Digital Systems)
- [High-Speed Convolution Accelerator on FPGA](./01_Foundation/HighSpeed_Convolution_Accelerator)

### ğŸ§  Phase 2: System Thinking (Analyzing System Performance)
- [CPU-GPU Performance Analysis](./02_System_Thinking/CPU_GPU_Performance_Analysis)

### ğŸ§¹ Phase 3: Formal Discipline (Ensuring Correctness)
- [AES-128 Formal Verification](./03_Formal_Discipline/AES128_Formal_Verification)

### ğŸ¤– Phase 4: Intelligence Enhancement (Applying ML in Hardware)
- [ML-Based Transistor Power Prediction](./04_Intelligence_Enhancement/ML_Based_Transistor_Power_Prediction)

---

## ğŸ¯ Current Focus Areas

- Deepening my understanding of UVM and Formal Verification methodologies
- Improving Constrained Random Verification (CRV) and Coverage Analysis skills
- Building reusable, scalable, and efficient verification environments
- Preparing for ASIC/SoC Design Verification opportunities

---

## ğŸ“¬ Let's Connect

- [Email](mailto:rvssrisudha@gmail.com)
- [LinkedIn](https://www.linkedin.com/in/r-v-s-sri-sudha)
- [GitHub](https://github.com/rvssrisudha)

---

Thank you for visiting my page!  
I'm excited to keep learning, building, and growing. ğŸš€
