{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665151875967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665151875967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 11:11:15 2022 " "Processing started: Fri Oct 07 11:11:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665151875967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151875967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151875967 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll1.qip " "Tcl Script File pll1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll1.qip " "set_global_assignment -name QIP_FILE pll1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1665151876092 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1665151876092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665151876242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665151876242 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE2_115_IR.v " "Can't analyze file -- file DE2_115_IR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1665151883524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data InfraRed.v(6) " "Verilog HDL Declaration information at InfraRed.v(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "InfraRed.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/InfraRed.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665151883525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infrared.v 1 1 " "Found 1 design units, including 1 entities, in source file infrared.v" { { "Info" "ISGN_ENTITY_NAME" "1 InfraRed " "Found entity 1: InfraRed" {  } { { "InfraRed.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/InfraRed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665151883527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665151883528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665151883528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B4 b4 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B4\" differs only in case from object \"b4\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665151883528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.v 1 1 " "Found 1 design units, including 1 entities, in source file calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculadora " "Found entity 1: Calculadora" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculadora " "Elaborating entity \"Calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665151883582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(7) " "Verilog HDL assignment warning at Calculadora.v(7): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(82) " "Verilog HDL assignment warning at Calculadora.v(82): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(87) " "Verilog HDL assignment warning at Calculadora.v(87): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(90) " "Verilog HDL assignment warning at Calculadora.v(90): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(93) " "Verilog HDL assignment warning at Calculadora.v(93): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(96) " "Verilog HDL assignment warning at Calculadora.v(96): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(101) " "Verilog HDL assignment warning at Calculadora.v(101): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(104) " "Verilog HDL assignment warning at Calculadora.v(104): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(107) " "Verilog HDL assignment warning at Calculadora.v(107): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(110) " "Verilog HDL assignment warning at Calculadora.v(110): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(115) " "Verilog HDL assignment warning at Calculadora.v(115): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883583 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(118) " "Verilog HDL assignment warning at Calculadora.v(118): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(121) " "Verilog HDL assignment warning at Calculadora.v(121): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(124) " "Verilog HDL assignment warning at Calculadora.v(124): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(129) " "Verilog HDL assignment warning at Calculadora.v(129): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(132) " "Verilog HDL assignment warning at Calculadora.v(132): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(135) " "Verilog HDL assignment warning at Calculadora.v(135): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(138) " "Verilog HDL assignment warning at Calculadora.v(138): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 "|Calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Seletor:select " "Elaborating entity \"Seletor\" for hierarchy \"Seletor:select\"" {  } { { "Calculadora.v" "select" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151883584 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado Seletor.v(13) " "Verilog HDL Always Construct warning at Seletor.v(13): variable \"Estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(22) " "Verilog HDL assignment warning at Seletor.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(23) " "Verilog HDL assignment warning at Seletor.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(34) " "Verilog HDL assignment warning at Seletor.v(34): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(35) " "Verilog HDL assignment warning at Seletor.v(35): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Num1 Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"Num1\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1Dec Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N1Dec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1Uni Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N1Uni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Num2 Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"Num2\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2Dec Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N2Dec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2Uni Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N2Uni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(62) " "Verilog HDL Always Construct warning at Seletor.v(62): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(62) " "Verilog HDL Always Construct warning at Seletor.v(62): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(64) " "Verilog HDL assignment warning at Seletor.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(65) " "Verilog HDL assignment warning at Seletor.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(66) " "Verilog HDL assignment warning at Seletor.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(70) " "Verilog HDL Always Construct warning at Seletor.v(70): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883586 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(70) " "Verilog HDL Always Construct warning at Seletor.v(70): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(72) " "Verilog HDL Always Construct warning at Seletor.v(72): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(72) " "Verilog HDL Always Construct warning at Seletor.v(72): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(76) " "Verilog HDL Always Construct warning at Seletor.v(76): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(76) " "Verilog HDL Always Construct warning at Seletor.v(76): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(78) " "Verilog HDL assignment warning at Seletor.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(79) " "Verilog HDL assignment warning at Seletor.v(79): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(82) " "Verilog HDL Always Construct warning at Seletor.v(82): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(82) " "Verilog HDL Always Construct warning at Seletor.v(82): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(83) " "Verilog HDL assignment warning at Seletor.v(83): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(84) " "Verilog HDL assignment warning at Seletor.v(84): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(85) " "Verilog HDL assignment warning at Seletor.v(85): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(86) " "Verilog HDL assignment warning at Seletor.v(86): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Seletor.v(48) " "Verilog HDL Case Statement warning at Seletor.v(48): incomplete case statement has no default case item" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperMil Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperMil\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperCent Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperCent\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperDec Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperDec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperUni Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperUni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"Resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[0\] Seletor.v(47) " "Inferred latch for \"OperUni\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[1\] Seletor.v(47) " "Inferred latch for \"OperUni\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[2\] Seletor.v(47) " "Inferred latch for \"OperUni\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[3\] Seletor.v(47) " "Inferred latch for \"OperUni\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[0\] Seletor.v(47) " "Inferred latch for \"OperDec\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[1\] Seletor.v(47) " "Inferred latch for \"OperDec\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[2\] Seletor.v(47) " "Inferred latch for \"OperDec\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[3\] Seletor.v(47) " "Inferred latch for \"OperDec\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[0\] Seletor.v(47) " "Inferred latch for \"OperCent\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[1\] Seletor.v(47) " "Inferred latch for \"OperCent\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[2\] Seletor.v(47) " "Inferred latch for \"OperCent\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[3\] Seletor.v(47) " "Inferred latch for \"OperCent\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[0\] Seletor.v(47) " "Inferred latch for \"OperMil\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883587 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[1\] Seletor.v(47) " "Inferred latch for \"OperMil\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[2\] Seletor.v(47) " "Inferred latch for \"OperMil\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[3\] Seletor.v(47) " "Inferred latch for \"OperMil\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[0\] Seletor.v(39) " "Inferred latch for \"N2Uni\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[1\] Seletor.v(39) " "Inferred latch for \"N2Uni\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[2\] Seletor.v(39) " "Inferred latch for \"N2Uni\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[3\] Seletor.v(39) " "Inferred latch for \"N2Uni\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[0\] Seletor.v(39) " "Inferred latch for \"N2Dec\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[1\] Seletor.v(39) " "Inferred latch for \"N2Dec\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[2\] Seletor.v(39) " "Inferred latch for \"N2Dec\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[3\] Seletor.v(39) " "Inferred latch for \"N2Dec\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[0\] Seletor.v(39) " "Inferred latch for \"Num2\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[1\] Seletor.v(39) " "Inferred latch for \"Num2\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[2\] Seletor.v(39) " "Inferred latch for \"Num2\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[3\] Seletor.v(39) " "Inferred latch for \"Num2\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[4\] Seletor.v(39) " "Inferred latch for \"Num2\[4\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[5\] Seletor.v(39) " "Inferred latch for \"Num2\[5\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[6\] Seletor.v(39) " "Inferred latch for \"Num2\[6\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[0\] Seletor.v(39) " "Inferred latch for \"N1Uni\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[1\] Seletor.v(39) " "Inferred latch for \"N1Uni\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[2\] Seletor.v(39) " "Inferred latch for \"N1Uni\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[3\] Seletor.v(39) " "Inferred latch for \"N1Uni\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[0\] Seletor.v(39) " "Inferred latch for \"N1Dec\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[1\] Seletor.v(39) " "Inferred latch for \"N1Dec\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[2\] Seletor.v(39) " "Inferred latch for \"N1Dec\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[3\] Seletor.v(39) " "Inferred latch for \"N1Dec\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[0\] Seletor.v(39) " "Inferred latch for \"Num1\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[1\] Seletor.v(39) " "Inferred latch for \"Num1\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[2\] Seletor.v(39) " "Inferred latch for \"Num1\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[3\] Seletor.v(39) " "Inferred latch for \"Num1\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[4\] Seletor.v(39) " "Inferred latch for \"Num1\[4\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[5\] Seletor.v(39) " "Inferred latch for \"Num1\[5\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[6\] Seletor.v(39) " "Inferred latch for \"Num1\[6\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883589 "|Calculadora|Seletor:select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Seletor:select\|Display:MilR " "Elaborating entity \"Display\" for hierarchy \"Seletor:select\|Display:MilR\"" {  } { { "Seletor.v" "MilR" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151883590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InfraRed InfraRed:IR " "Elaborating entity \"InfraRed\" for hierarchy \"InfraRed:IR\"" {  } { { "Calculadora.v" "IR" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151883592 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div0\"" {  } { { "Seletor.v" "Div0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod0\"" {  } { { "Seletor.v" "Mod0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div1\"" {  } { { "Seletor.v" "Div1" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod1\"" {  } { { "Seletor.v" "Mod1" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Seletor:select\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Seletor:select\|Mult0\"" {  } { { "Seletor.v" "Mult0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div5\"" {  } { { "Seletor.v" "Div5" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div2\"" {  } { { "Seletor.v" "Div2" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod5\"" {  } { { "Seletor.v" "Mod5" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div6\"" {  } { { "Seletor.v" "Div6" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod2\"" {  } { { "Seletor.v" "Mod2" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div3\"" {  } { { "Seletor.v" "Div3" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div4\"" {  } { { "Seletor.v" "Div4" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod6\"" {  } { { "Seletor.v" "Mod6" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div7\"" {  } { { "Seletor.v" "Div7" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod3\"" {  } { { "Seletor.v" "Mod3" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod4\"" {  } { { "Seletor.v" "Mod4" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod7\"" {  } { { "Seletor.v" "Mod7" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665151883902 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665151883902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151883935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div0 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151883935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151883935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151883935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151883935 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151883935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151883990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151883990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod0 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884073 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_mult:Mult0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_mult:Mult0 " "Instantiated megafunction \"Seletor:select\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884139 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div5\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div5 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884181 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div2\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div2 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884271 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod5\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod5 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884348 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div6\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div6 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884389 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod2\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod2 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884453 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div4\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div4 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884497 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod6\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod6 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884567 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod4\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151884647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod4 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665151884647 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665151884647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665151884691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151884691 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665151885051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[0\] " "Latch Seletor:select\|OperMil\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[1\] " "Latch Seletor:select\|OperMil\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[2\] " "Latch Seletor:select\|OperMil\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[3\] " "Latch Seletor:select\|OperMil\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[0\] " "Latch Seletor:select\|OperCent\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[1\] " "Latch Seletor:select\|OperCent\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Estado\[0\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[2\] " "Latch Seletor:select\|OperCent\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[3\] " "Latch Seletor:select\|OperCent\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Estado\[0\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885074 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[0\] " "Latch Seletor:select\|OperDec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[1\] " "Latch Seletor:select\|OperDec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[2\] " "Latch Seletor:select\|OperDec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[3\] " "Latch Seletor:select\|OperDec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[3\] " "Latch Seletor:select\|OperUni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[2\] " "Latch Seletor:select\|OperUni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[1\] " "Latch Seletor:select\|OperUni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[0\] " "Latch Seletor:select\|OperUni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665151885075 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665151885075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665151885555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.map.smsg " "Generated suppressed messages file C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151886213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665151886345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665151886345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1573 " "Implemented 1573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665151886423 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665151886423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1496 " "Implemented 1496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665151886423 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1665151886423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665151886423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665151886443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 11:11:26 2022 " "Processing ended: Fri Oct 07 11:11:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665151886443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665151886443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665151886443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665151886443 ""}
