##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for bleUart1_IntClock
		4.3::Critical Path Report for puttyUart1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
		5.3::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
		5.4::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency: 55.63 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: bleUart1_IntClock    | Frequency: 47.55 MHz  | Target: 0.31 MHz   | 
Clock: puttyUart1_IntClock  | Frequency: 55.63 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            bleUart1_IntClock    41666.7          25001       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            puttyUart1_IntClock  41666.7          23689       N/A              N/A         N/A              N/A         N/A              N/A         
bleUart1_IntClock    bleUart1_IntClock    3.25e+006        3228970     N/A              N/A         N/A              N/A         N/A              N/A         
puttyUart1_IntClock  puttyUart1_IntClock  3.25e+006        3232769     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase       
------------  ------------  ---------------------  
Tx_1(0)_PAD   31122         puttyUart1_IntClock:R  
bleTx(0)_PAD  30591         bleUart1_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.63 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     6283   8292  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11642  23689  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2865  14507  23689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for bleUart1_IntClock
***********************************************
Clock: bleUart1_IntClock
Frequency: 47.55 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15670
-------------------------------------   ----- 
End-of-path arrival time (ps)           15670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    8176   9426  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  12776  3228970  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2894  15670  3228970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for puttyUart1_IntClock
*************************************************
Clock: puttyUart1_IntClock
Frequency: 55.63 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     6283   8292  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11642  23689  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2865  14507  23689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13196
-------------------------------------   ----- 
End-of-path arrival time (ps)           13196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  25001  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell6      5054   7539  25001  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell6      3350  10889  25001  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2307  13196  25001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     6283   8292  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11642  23689  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2865  14507  23689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15670
-------------------------------------   ----- 
End-of-path arrival time (ps)           15670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    8176   9426  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  12776  3228970  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2894  15670  3228970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                      macrocell34     1250   1250  3232769  RISE       1
\puttyUart1:BUART:counter_load_not\/main_0           macrocell10     4150   5400  3232769  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell10     3350   8750  3232769  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  11041  3232769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell14     6283   8292  23689  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell14     3350  11642  23689  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2865  14507  23689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13196
-------------------------------------   ----- 
End-of-path arrival time (ps)           13196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  25001  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell6      5054   7539  25001  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell6      3350  10889  25001  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2307  13196  25001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_last\/main_0
Capture Clock  : \bleUart1:BUART:rx_last\/clock_0
Path slack     : 29078p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9079
-------------------------------------   ---- 
End-of-path arrival time (ps)           9079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                      iocell1       2485   2485  25001  RISE       1
\bleUart1:BUART:rx_last\/main_0  macrocell32   6594   9079  29078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  25001  RISE       1
\bleUart1:BUART:rx_state_2\/main_0  macrocell26   6130   8615  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_status_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                          iocell1       2485   2485  25001  RISE       1
\bleUart1:BUART:rx_status_3\/main_0  macrocell31   6130   8615  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 29555p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  25001  RISE       1
\bleUart1:BUART:rx_state_0\/main_0  macrocell23   6117   8602  29555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_1\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 29865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:pollcount_1\/main_3  macrocell45   6283   8292  29865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_0\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 29865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:pollcount_0\/main_2  macrocell46   6283   8292  29865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30618p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  25001  RISE       1
MODIN1_1/main_0  macrocell29   5054   7539  30618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30618p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  25001  RISE       1
MODIN1_0/main_0  macrocell30   5054   7539  30618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_0\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_state_0\/main_9  macrocell39   5453   7462  30694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_last\/main_0
Capture Clock  : \puttyUart1:BUART:rx_last\/clock_0
Path slack     : 30705p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_last\/main_0  macrocell48   5443   7452  30705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_2\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 30846p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_state_2\/main_8  macrocell42   5302   7311  30846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_status_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 30846p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  23689  RISE       1
\puttyUart1:BUART:rx_status_3\/main_6  macrocell47   5302   7311  30846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15670
-------------------------------------   ----- 
End-of-path arrival time (ps)           15670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q            macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/main_1  macrocell5    8176   9426  3228970  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell5    3350  12776  3228970  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2894  15670  3228970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11085
-------------------------------------   ----- 
End-of-path arrival time (ps)           11085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:counter_load_not\/main_2           macrocell2      4644   4834  3232725  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell2      3350   8184  3232725  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  11085  3232725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                      macrocell34     1250   1250  3232769  RISE       1
\puttyUart1:BUART:counter_load_not\/main_0           macrocell10     4150   5400  3232769  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell10     3350   8750  3232769  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  11041  3232769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233867p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell13   3921   5171  3233867  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell13   3350   8521  3233867  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    2252  10773  3233867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \puttyUart1:BUART:sTX:TxSts\/clock
Path slack     : 3234220p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15280
-------------------------------------   ----- 
End-of-path arrival time (ps)           15280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3234220  RISE       1
\puttyUart1:BUART:tx_status_0\/main_3                 macrocell11     5422   9002  3234220  RISE       1
\puttyUart1:BUART:tx_status_0\/q                      macrocell11     3350  12352  3234220  RISE       1
\puttyUart1:BUART:sTX:TxSts\/status_0                 statusicell3    2927  15280  3234220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3236055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3236055  RISE       1
\bleUart1:BUART:rx_status_4\/main_1                 macrocell7      2308   5888  3236055  RISE       1
\bleUart1:BUART:rx_status_4\/q                      macrocell7      3350   9238  3236055  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_4                 statusicell2    4207  13445  3236055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3236502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_state_2\/main_2  macrocell26   8738   9988  3236502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3236502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q               macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_1  macrocell28   8738   9988  3236502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3236502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q        macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_status_3\/main_2  macrocell31   8738   9988  3236502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3236881p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12619
-------------------------------------   ----- 
End-of-path arrival time (ps)           12619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3236881  RISE       1
\puttyUart1:BUART:rx_status_4\/main_1                 macrocell15     2831   6411  3236881  RISE       1
\puttyUart1:BUART:rx_status_4\/q                      macrocell15     3350   9761  3236881  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_4                 statusicell4    2858  12619  3236881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                macrocell34     1250   1250  3232769  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5805   7055  3236935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \bleUart1:BUART:sTX:TxSts\/clock
Path slack     : 3236991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12509
-------------------------------------   ----- 
End-of-path arrival time (ps)           12509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236991  RISE       1
\bleUart1:BUART:tx_status_0\/main_3                 macrocell3      3265   6845  3236991  RISE       1
\bleUart1:BUART:tx_status_0\/q                      macrocell3      3350  10195  3236991  RISE       1
\bleUart1:BUART:sTX:TxSts\/status_0                 statusicell1    2314  12509  3236991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3237064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9426
-------------------------------------   ---- 
End-of-path arrival time (ps)           9426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_state_0\/main_2  macrocell23   8176   9426  3237064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3237064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9426
-------------------------------------   ---- 
End-of-path arrival time (ps)           9426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q         macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_1  macrocell24   8176   9426  3237064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3237064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9426
-------------------------------------   ---- 
End-of-path arrival time (ps)           9426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell23   1250   1250  3228970  RISE       1
\bleUart1:BUART:rx_state_3\/main_1  macrocell25   8176   9426  3237064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6594   6784  3237206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:tx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3237488p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3234220  RISE       1
\puttyUart1:BUART:tx_state_0\/main_3                  macrocell35     5422   9002  3237488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237656p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  3233867  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5084   6334  3237656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237671p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                macrocell35     1250   1250  3233326  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5069   6319  3237671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q                macrocell23     1250   1250  3228970  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4835   6085  3237905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \puttyUart1:BUART:txn\/main_3
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3238429p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3238429  RISE       1
\puttyUart1:BUART:txn\/main_3                macrocell33     3691   8061  3238429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3238603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_state_2\/main_0    macrocell42   6637   7887  3238603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_0  macrocell44   6637   7887  3238603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238603p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_status_3\/main_0   macrocell47   6637   7887  3238603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238606p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  3233506  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4134   5384  3238606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:tx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7688
-------------------------------------   ---- 
End-of-path arrival time (ps)           7688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236991  RISE       1
\bleUart1:BUART:tx_state_0\/main_3                  macrocell19     4108   7688  3238802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238836p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  3238836  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3904   5154  3238836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239156p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                macrocell19     1250   1250  3232735  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3584   4834  3239156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:txn\/main_1
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239449p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q  macrocell34   1250   1250  3232769  RISE       1
\puttyUart1:BUART:txn\/main_1    macrocell33   5791   7041  3239449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                macrocell18     1250   1250  3233108  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3214   4464  3239526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3239579p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:tx_state_0\/main_2               macrocell19     6721   6911  3239579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3239579p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:tx_bitclk\/main_2                macrocell21     6721   6911  3239579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3239593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:tx_state_1\/main_2               macrocell18     6707   6897  3239593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \bleUart1:BUART:txn\/main_3
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3239808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239808  RISE       1
\bleUart1:BUART:txn\/main_3                macrocell17     2312   6682  3239808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239914p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q                macrocell39     1250   1250  3234976  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2826   4076  3239914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3240113p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235209  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3687   3877  3240113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  3240116  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2624   3874  3240116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:txn\/main_2
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240162p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q  macrocell35   1250   1250  3233326  RISE       1
\puttyUart1:BUART:txn\/main_2    macrocell33   5078   6328  3240162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_0\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240169p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240169  RISE       1
\bleUart1:BUART:rx_state_0\/main_8         macrocell23   4381   6321  3240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240169p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240169  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_5       macrocell24   4381   6321  3240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240169p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240169  RISE       1
\bleUart1:BUART:rx_state_3\/main_5         macrocell25   4381   6321  3240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3240116  RISE       1
\bleUart1:BUART:rx_state_2\/main_3   macrocell26   4854   6104  3240386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3240116  RISE       1
\bleUart1:BUART:rx_status_3\/main_3  macrocell31   4854   6104  3240386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3240425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3232735  RISE       1
\bleUart1:BUART:tx_state_0\/main_1  macrocell19   4815   6065  3240425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3240425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q      macrocell19   1250   1250  3232735  RISE       1
\bleUart1:BUART:tx_bitclk\/main_1  macrocell21   4815   6065  3240425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_2\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240169  RISE       1
\bleUart1:BUART:rx_state_2\/main_7         macrocell26   3828   5768  3240722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240786p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238836  RISE       1
\puttyUart1:BUART:rx_state_0\/main_2   macrocell39   4454   5704  3240786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240786p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  3238836  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_2  macrocell40   4454   5704  3240786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240786p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238836  RISE       1
\puttyUart1:BUART:rx_state_3\/main_2   macrocell41   4454   5704  3240786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3240116  RISE       1
\bleUart1:BUART:rx_state_0\/main_3   macrocell23   4297   5547  3240943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  3240116  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_2  macrocell24   4297   5547  3240943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  3240116  RISE       1
\bleUart1:BUART:rx_state_3\/main_2   macrocell25   4297   5547  3240943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:txn\/main_2
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3240985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q  macrocell19   1250   1250  3232735  RISE       1
\bleUart1:BUART:txn\/main_2    macrocell17   4255   5505  3240985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3240985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3232735  RISE       1
\bleUart1:BUART:tx_state_1\/main_1  macrocell18   4255   5505  3240985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_state_2\/main_1    macrocell26   4200   5450  3241040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_0  macrocell28   4200   5450  3241040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_status_3\/main_1   macrocell31   4200   5450  3241040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_state_2\/main_5  macrocell26   4179   5429  3241061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q               macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_3  macrocell28   4179   5429  3241061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q        macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_status_3\/main_5  macrocell31   4179   5429  3241061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241087p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3233326  RISE       1
\puttyUart1:BUART:tx_state_1\/main_1  macrocell34   4153   5403  3241087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241087p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3233326  RISE       1
\puttyUart1:BUART:tx_state_0\/main_1  macrocell35   4153   5403  3241087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232769  RISE       1
\puttyUart1:BUART:tx_state_1\/main_0  macrocell34   4151   5401  3241089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232769  RISE       1
\puttyUart1:BUART:tx_state_0\/main_0  macrocell35   4151   5401  3241089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell34   1250   1250  3232769  RISE       1
\puttyUart1:BUART:tx_state_2\/main_0  macrocell36   4150   5400  3241090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q      macrocell34   1250   1250  3232769  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_0  macrocell37   4150   5400  3241090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_state_0\/main_0    macrocell39   3921   5171  3241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_0  macrocell40   3921   5171  3241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  3233867  RISE       1
\puttyUart1:BUART:rx_state_3\/main_0    macrocell41   3921   5171  3241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_2\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241489  RISE       1
\bleUart1:BUART:rx_state_2\/main_9         macrocell26   3061   5001  3241489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_2\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241490  RISE       1
\bleUart1:BUART:rx_state_2\/main_8         macrocell26   3060   5000  3241490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_0\/main_10
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241489  RISE       1
\bleUart1:BUART:rx_state_0\/main_10        macrocell23   3048   4988  3241502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241489  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_7       macrocell24   3048   4988  3241502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241489  RISE       1
\bleUart1:BUART:rx_state_3\/main_7         macrocell25   3048   4988  3241502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_0\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241490  RISE       1
\bleUart1:BUART:rx_state_0\/main_9         macrocell23   3047   4987  3241503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241490  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_6       macrocell24   3047   4987  3241503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241490  RISE       1
\bleUart1:BUART:rx_state_3\/main_6         macrocell25   3047   4987  3241503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_state_0\/main_1    macrocell23   3640   4890  3241600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_0  macrocell24   3640   4890  3241600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  3233506  RISE       1
\bleUart1:BUART:rx_state_3\/main_0    macrocell25   3640   4890  3241600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_state_0\/main_5  macrocell23   3622   4872  3241618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q         macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_4  macrocell24   3622   4872  3241618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell26   1250   1250  3233524  RISE       1
\bleUart1:BUART:rx_state_3\/main_4  macrocell25   3622   4872  3241618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241648p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell35   1250   1250  3233326  RISE       1
\puttyUart1:BUART:tx_state_2\/main_1  macrocell36   3592   4842  3241648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241648p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q      macrocell35   1250   1250  3233326  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_1  macrocell37   3592   4842  3241648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \bleUart1:BUART:rx_status_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  3236988  RISE       1
\bleUart1:BUART:rx_status_3\/main_7  macrocell31   3585   4835  3241655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3232725  RISE       1
\bleUart1:BUART:tx_state_2\/main_2               macrocell20     4644   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell19   1250   1250  3232735  RISE       1
\bleUart1:BUART:tx_state_2\/main_1  macrocell20   3574   4824  3241666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \bleUart1:BUART:rx_state_0\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241674p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  3236988  RISE       1
\bleUart1:BUART:rx_state_0\/main_7  macrocell23   3566   4816  3241674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:txn\/main_4
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241678p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q  macrocell36   1250   1250  3234006  RISE       1
\puttyUart1:BUART:txn\/main_4    macrocell33   3562   4812  3241678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \bleUart1:BUART:rx_status_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241692p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  3237003  RISE       1
\bleUart1:BUART:rx_status_3\/main_6  macrocell31   3548   4798  3241692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241706  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_0   macrocell43   2844   4784  3241706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_1\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241706  RISE       1
\puttyUart1:BUART:pollcount_1\/main_0        macrocell45   2844   4784  3241706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_0\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241706  RISE       1
\puttyUart1:BUART:pollcount_0\/main_0        macrocell46   2844   4784  3241706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238836  RISE       1
\puttyUart1:BUART:rx_state_2\/main_2   macrocell42   3532   4782  3241708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  3238836  RISE       1
\puttyUart1:BUART:rx_status_3\/main_2  macrocell47   3532   4782  3241708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241708  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_1   macrocell43   2842   4782  3241708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_1\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241708  RISE       1
\puttyUart1:BUART:pollcount_1\/main_1        macrocell45   2842   4782  3241708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_0\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241708  RISE       1
\puttyUart1:BUART:pollcount_0\/main_1        macrocell46   2842   4782  3241708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \bleUart1:BUART:rx_state_0\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241716p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  3237003  RISE       1
\bleUart1:BUART:rx_state_0\/main_6  macrocell23   3524   4774  3241716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241716p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241716  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_2   macrocell43   2834   4774  3241716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q      macrocell45   1250   1250  3236436  RISE       1
\puttyUart1:BUART:rx_state_0\/main_8  macrocell39   3518   4768  3241722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:txn\/main_6
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241730p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q  macrocell37   1250   1250  3241730  RISE       1
\puttyUart1:BUART:txn\/main_6   macrocell33   3510   4760  3241730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_2\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241840  RISE       1
\puttyUart1:BUART:rx_state_2\/main_7         macrocell42   2710   4650  3241840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_0\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241840  RISE       1
\puttyUart1:BUART:rx_state_0\/main_7         macrocell39   2707   4647  3241843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241840  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_7       macrocell40   2707   4647  3241843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241840  RISE       1
\puttyUart1:BUART:rx_state_3\/main_7         macrocell41   2707   4647  3241843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_0\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241847  RISE       1
\puttyUart1:BUART:rx_state_0\/main_6         macrocell39   2703   4643  3241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241847  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_6       macrocell40   2703   4643  3241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241847  RISE       1
\puttyUart1:BUART:rx_state_3\/main_6         macrocell41   2703   4643  3241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_2\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241847  RISE       1
\puttyUart1:BUART:rx_state_2\/main_6         macrocell42   2692   4632  3241858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241875p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell45   1250   1250  3236436  RISE       1
\puttyUart1:BUART:rx_status_3\/main_5  macrocell47   3365   4615  3241875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_10
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241888p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236776  RISE       1
\puttyUart1:BUART:rx_state_0\/main_10  macrocell39   3352   4602  3241888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241900p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236776  RISE       1
\puttyUart1:BUART:rx_status_3\/main_7  macrocell47   3340   4590  3241900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:txn\/main_5
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241957  RISE       1
\bleUart1:BUART:txn\/main_5                      macrocell17     4343   4533  3241957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241957  RISE       1
\bleUart1:BUART:tx_state_1\/main_4               macrocell18     4343   4533  3241957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241993  RISE       1
\puttyUart1:BUART:rx_state_0\/main_5         macrocell39   2557   4497  3241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241993  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_5       macrocell40   2557   4497  3241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241993  RISE       1
\puttyUart1:BUART:rx_state_3\/main_5         macrocell41   2557   4497  3241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241993  RISE       1
\puttyUart1:BUART:rx_state_2\/main_5         macrocell42   2549   4489  3242001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233108  RISE       1
\bleUart1:BUART:tx_state_0\/main_0  macrocell19   3208   4458  3242032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q      macrocell18   1250   1250  3233108  RISE       1
\bleUart1:BUART:tx_bitclk\/main_0  macrocell21   3208   4458  3242032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:txn\/main_1
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q  macrocell18   1250   1250  3233108  RISE       1
\bleUart1:BUART:txn\/main_1    macrocell17   3202   4452  3242038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233108  RISE       1
\bleUart1:BUART:tx_state_1\/main_0  macrocell18   3202   4452  3242038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell18   1250   1250  3233108  RISE       1
\bleUart1:BUART:tx_state_2\/main_0  macrocell20   3201   4451  3242039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:txn\/main_4
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q  macrocell20   1250   1250  3233387  RISE       1
\bleUart1:BUART:txn\/main_4    macrocell17   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3233387  RISE       1
\bleUart1:BUART:tx_state_1\/main_3  macrocell18   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242167p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3233387  RISE       1
\bleUart1:BUART:tx_state_0\/main_4  macrocell19   3073   4323  3242167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242167p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q      macrocell20   1250   1250  3233387  RISE       1
\bleUart1:BUART:tx_bitclk\/main_3  macrocell21   3073   4323  3242167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3242238  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_2   macrocell27   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_1   macrocell27   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
MODIN1_1/main_2                            macrocell29   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3242240  RISE       1
MODIN1_0/main_2                            macrocell30   2310   4250  3242240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242241  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_0   macrocell27   2309   4249  3242241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242241  RISE       1
MODIN1_1/main_1                            macrocell29   2309   4249  3242241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3242241  RISE       1
MODIN1_0/main_1                            macrocell30   2309   4249  3242241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell20   1250   1250  3233387  RISE       1
\bleUart1:BUART:tx_state_2\/main_3  macrocell20   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242323p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3242323  RISE       1
\bleUart1:BUART:tx_state_0\/main_5  macrocell19   2917   4167  3242323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3242323  RISE       1
\bleUart1:BUART:tx_state_2\/main_5  macrocell20   2916   4166  3242324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:txn\/main_6
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q  macrocell21   1250   1250  3242323  RISE       1
\bleUart1:BUART:txn\/main_6   macrocell17   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell21   1250   1250  3242323  RISE       1
\bleUart1:BUART:tx_state_1\/main_5  macrocell18   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3234006  RISE       1
\puttyUart1:BUART:tx_state_2\/main_3  macrocell36   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q      macrocell36   1250   1250  3234006  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_3  macrocell37   2913   4163  3242327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3234006  RISE       1
\puttyUart1:BUART:tx_state_1\/main_3  macrocell34   2911   4161  3242329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell36   1250   1250  3234006  RISE       1
\puttyUart1:BUART:tx_state_0\/main_4  macrocell35   2911   4161  3242329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_last\/q          macrocell32   1250   1250  3242333  RISE       1
\bleUart1:BUART:rx_state_2\/main_6  macrocell26   2907   4157  3242333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_status_3\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3242372p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_status_3\/q       macrocell47    1250   1250  3242372  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_3  statusicell4   5878   7128  3242372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_status_3\/q
Path End       : \bleUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3242411p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_status_3\/q       macrocell31    1250   1250  3242411  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_3  statusicell2   5839   7089  3242411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_state_2\/main_1  macrocell42   2824   4074  3242416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q               macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_1  macrocell44   2824   4074  3242416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q        macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_status_3\/main_1  macrocell47   2824   4074  3242416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242428p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_state_0\/main_1  macrocell39   2812   4062  3242428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242428p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q         macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_1  macrocell40   2812   4062  3242428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242428p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell39   1250   1250  3234976  RISE       1
\puttyUart1:BUART:rx_state_3\/main_1  macrocell41   2812   4062  3242428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242497p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3241957  RISE       1
\bleUart1:BUART:tx_state_2\/main_4               macrocell20     3803   3993  3242497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242526p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_state_2\/main_3  macrocell42   2714   3964  3242526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242526p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q               macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_2  macrocell44   2714   3964  3242526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242526p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q        macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_status_3\/main_3  macrocell47   2714   3964  3242526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_state_0\/main_3  macrocell39   2704   3954  3242536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q         macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_3  macrocell40   2704   3954  3242536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell41   1250   1250  3235084  RISE       1
\puttyUart1:BUART:rx_state_3\/main_3  macrocell41   2704   3954  3242536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_load_fifo\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_load_fifo\/q            macrocell24     1250   1250  3237607  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3084   4334  3242536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  3236988  RISE       1
MODIN1_1/main_4  macrocell29   2635   3885  3242605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3242605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  3236988  RISE       1
MODIN1_0/main_3  macrocell30   2635   3885  3242605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell45   1250   1250  3236436  RISE       1
\puttyUart1:BUART:pollcount_1\/main_2  macrocell45   2628   3878  3242612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3242620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  3237003  RISE       1
MODIN1_1/main_3  macrocell29   2620   3870  3242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_state_0\/main_4  macrocell23   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q         macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_3  macrocell24   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_state_3\/main_3  macrocell25   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:txn\/q
Path End       : \bleUart1:BUART:txn\/main_0
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:txn\/q       macrocell17   1250   1250  3242644  RISE       1
\bleUart1:BUART:txn\/main_0  macrocell17   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_state_2\/main_4  macrocell26   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q               macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_2  macrocell28   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q        macrocell25   1250   1250  3234549  RISE       1
\bleUart1:BUART:rx_status_3\/main_4  macrocell31   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3241730  RISE       1
\puttyUart1:BUART:tx_state_1\/main_5  macrocell34   2586   3836  3242654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3241730  RISE       1
\puttyUart1:BUART:tx_state_0\/main_5  macrocell35   2586   3836  3242654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell37   1250   1250  3241730  RISE       1
\puttyUart1:BUART:tx_state_2\/main_5  macrocell36   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242699p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_state_2\/main_4  macrocell42   2541   3791  3242699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242699p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q               macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_3  macrocell44   2541   3791  3242699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell44         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242699p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q        macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_status_3\/main_4  macrocell47   2541   3791  3242699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242701p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_state_0\/main_4  macrocell39   2539   3789  3242701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242701p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q         macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_4  macrocell40   2539   3789  3242701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242701p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell42   1250   1250  3235249  RISE       1
\puttyUart1:BUART:rx_state_3\/main_4  macrocell41   2539   3789  3242701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:txn\/main_5
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3741
-------------------------------------   ---- 
End-of-path arrival time (ps)           3741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3242749  RISE       1
\puttyUart1:BUART:txn\/main_5                      macrocell33     3551   3741  3242749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:txn\/q
Path End       : \puttyUart1:BUART:txn\/main_0
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:txn\/q       macrocell33   1250   1250  3242945  RISE       1
\puttyUart1:BUART:txn\/main_0  macrocell33   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell33         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_4
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236776  RISE       1
\puttyUart1:BUART:pollcount_1\/main_4  macrocell45   2289   3539  3242951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_0\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3242951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell46   1250   1250  3236776  RISE       1
\puttyUart1:BUART:pollcount_0\/main_3  macrocell46   2289   3539  3242951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_last\/q          macrocell48   1250   1250  3242998  RISE       1
\puttyUart1:BUART:rx_state_2\/main_9  macrocell42   2242   3492  3242998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3243371p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q            macrocell40     1250   1250  3238895  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2249   3499  3243371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243506p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235209  RISE       1
\puttyUart1:BUART:tx_state_1\/main_2               macrocell34     2794   2984  3243506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3243506p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235209  RISE       1
\puttyUart1:BUART:tx_state_0\/main_2               macrocell35     2794   2984  3243506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2960
-------------------------------------   ---- 
End-of-path arrival time (ps)           2960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235209  RISE       1
\puttyUart1:BUART:tx_state_2\/main_2               macrocell36     2770   2960  3243530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3243530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2960
-------------------------------------   ---- 
End-of-path arrival time (ps)           2960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3235209  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_2                macrocell37     2770   2960  3243530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3243674p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3242749  RISE       1
\puttyUart1:BUART:tx_state_1\/main_4               macrocell34     2626   2816  3243674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3243687p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2803
-------------------------------------   ---- 
End-of-path arrival time (ps)           2803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3242749  RISE       1
\puttyUart1:BUART:tx_state_2\/main_4               macrocell36     2613   2803  3243687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell36         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

