Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Codes/Verilog/Heirchy/Heirchy.srcs/sim_1/new/tb_hierarchy.v" Line 36
