<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: Interrupt Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__isouart__macros__interrupt__masks.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Interrupt Masks<div class="ingroups"><a class="el" href="group__group__isouart.html">IsoUART      (Isolated UART)</a> &raquo; <a class="el" href="group__group__isouart__macros.html">Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3315982fa3a31eb7f70a4420bc7d411"><td class="memItemLeft" align="right" valign="top"><a id="gae3315982fa3a31eb7f70a4420bc7d411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gae3315982fa3a31eb7f70a4420bc7d411">CY_ISOUART_INTR_WAKE_HIGH</a>&#160;&#160;&#160;(ISOUART_INTR_WAKE_HIGH_Msk)</td></tr>
<tr class="memdesc:gae3315982fa3a31eb7f70a4420bc7d411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Event on High Interface. <br /></td></tr>
<tr class="separator:gae3315982fa3a31eb7f70a4420bc7d411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02aeb963d6f7fc0f9dbb4f43cafdf8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa02aeb963d6f7fc0f9dbb4f43cafdf8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gaa02aeb963d6f7fc0f9dbb4f43cafdf8a">CY_ISOUART_INTR_WAKE_LOW</a>&#160;&#160;&#160;(ISOUART_INTR_WAKE_LOW_Msk)</td></tr>
<tr class="memdesc:gaa02aeb963d6f7fc0f9dbb4f43cafdf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Event on Low Interface. <br /></td></tr>
<tr class="separator:gaa02aeb963d6f7fc0f9dbb4f43cafdf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a4a41f854c4c754dcdd826459a2e1f"><td class="memItemLeft" align="right" valign="top"><a id="ga90a4a41f854c4c754dcdd826459a2e1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga90a4a41f854c4c754dcdd826459a2e1f">CY_ISOUART_INTR_WDOG_CNT_TIMEOUT</a>&#160;&#160;&#160;(ISOUART_INTR_WDOG_CNT_TIMEOUT_Msk)</td></tr>
<tr class="memdesc:ga90a4a41f854c4c754dcdd826459a2e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout of the watchdog counter, indicating that the interface is going to sleep mode. <br /></td></tr>
<tr class="separator:ga90a4a41f854c4c754dcdd826459a2e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77970793d7ece80533a1625724537f7"><td class="memItemLeft" align="right" valign="top"><a id="gae77970793d7ece80533a1625724537f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gae77970793d7ece80533a1625724537f7">CY_ISOUART_INTR_EMM</a>&#160;&#160;&#160;(ISOUART_INTR_EMM_Msk)</td></tr>
<tr class="memdesc:gae77970793d7ece80533a1625724537f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Emergency signal was transmitted by another part in the chain. <br /></td></tr>
<tr class="separator:gae77970793d7ece80533a1625724537f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b55198c798b7fd0a64555894025492e"><td class="memItemLeft" align="right" valign="top"><a id="ga4b55198c798b7fd0a64555894025492e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga4b55198c798b7fd0a64555894025492e">CY_ISOUART_INTR_REQUEST</a>&#160;&#160;&#160;(ISOUART_INTR_REQUEST_Msk)</td></tr>
<tr class="memdesc:ga4b55198c798b7fd0a64555894025492e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The host completed a request, with clean CRC (whether or not it was addressed to us) <br /></td></tr>
<tr class="separator:ga4b55198c798b7fd0a64555894025492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95c4376c45206694e08bc9ab5aaddb"><td class="memItemLeft" align="right" valign="top"><a id="gabc95c4376c45206694e08bc9ab5aaddb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gabc95c4376c45206694e08bc9ab5aaddb">CY_ISOUART_INTR_REQUEST_MATCH</a>&#160;&#160;&#160;(ISOUART_INTR_REQUEST_MATCH_Msk)</td></tr>
<tr class="memdesc:gabc95c4376c45206694e08bc9ab5aaddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The host completed a request, with device ID matching ours, with clean CRC. <br /></td></tr>
<tr class="separator:gabc95c4376c45206694e08bc9ab5aaddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae684f93a3de4c055da78b15e43517369"><td class="memItemLeft" align="right" valign="top"><a id="gae684f93a3de4c055da78b15e43517369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gae684f93a3de4c055da78b15e43517369">CY_ISOUART_INTR_BC_WRITE</a>&#160;&#160;&#160;(ISOUART_INTR_BC_WRITE_Msk)</td></tr>
<tr class="memdesc:gae684f93a3de4c055da78b15e43517369"><td class="mdescLeft">&#160;</td><td class="mdescRight">The host completed a BC_WRITE request. <br /></td></tr>
<tr class="separator:gae684f93a3de4c055da78b15e43517369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae8ef9b095f39bc09b32edf4402a653"><td class="memItemLeft" align="right" valign="top"><a id="ga7ae8ef9b095f39bc09b32edf4402a653"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga7ae8ef9b095f39bc09b32edf4402a653">CY_ISOUART_INTR_BC_READ</a>&#160;&#160;&#160;(ISOUART_INTR_BC_READ_Msk)</td></tr>
<tr class="memdesc:ga7ae8ef9b095f39bc09b32edf4402a653"><td class="mdescLeft">&#160;</td><td class="mdescRight">The host completed a BC_READ request. <br /></td></tr>
<tr class="separator:ga7ae8ef9b095f39bc09b32edf4402a653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c8d6979efbbb440a0b026ab2cefb2d"><td class="memItemLeft" align="right" valign="top"><a id="ga92c8d6979efbbb440a0b026ab2cefb2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga92c8d6979efbbb440a0b026ab2cefb2d">CY_ISOUART_INTR_FRAME_ERR</a>&#160;&#160;&#160;(ISOUART_INTR_FRAME_ERR_Msk)</td></tr>
<tr class="memdesc:ga92c8d6979efbbb440a0b026ab2cefb2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing communication error. <br /></td></tr>
<tr class="separator:ga92c8d6979efbbb440a0b026ab2cefb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d6fd2c94e3f0103e01b4e302056e3b"><td class="memItemLeft" align="right" valign="top"><a id="ga18d6fd2c94e3f0103e01b4e302056e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga18d6fd2c94e3f0103e01b4e302056e3b">CY_ISOUART_INTR_CRC_ERR</a>&#160;&#160;&#160;(ISOUART_INTR_CRC_ERR_Msk)</td></tr>
<tr class="memdesc:ga18d6fd2c94e3f0103e01b4e302056e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error. <br /></td></tr>
<tr class="separator:ga18d6fd2c94e3f0103e01b4e302056e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9982e3cd55c37f522a3cb9837ea92d1"><td class="memItemLeft" align="right" valign="top"><a id="gaf9982e3cd55c37f522a3cb9837ea92d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gaf9982e3cd55c37f522a3cb9837ea92d1">CY_ISOUART_INTR_REG_ACCESS_P</a>&#160;&#160;&#160;(ISOUART_INTR_REG_ACCESS_P_Msk)</td></tr>
<tr class="memdesc:gaf9982e3cd55c37f522a3cb9837ea92d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Primary register specific access interrupt. <br /></td></tr>
<tr class="separator:gaf9982e3cd55c37f522a3cb9837ea92d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae429edba89a00e563fe1cad0fb9f2a54"><td class="memItemLeft" align="right" valign="top"><a id="gae429edba89a00e563fe1cad0fb9f2a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gae429edba89a00e563fe1cad0fb9f2a54">CY_ISOUART_INTR_REG_ACCESS_S</a>&#160;&#160;&#160;(ISOUART_INTR_REG_ACCESS_S_Msk)</td></tr>
<tr class="memdesc:gae429edba89a00e563fe1cad0fb9f2a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary register specific access interrupt. <br /></td></tr>
<tr class="separator:gae429edba89a00e563fe1cad0fb9f2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7892fd4a07d6d25f253aba86f32c29"><td class="memItemLeft" align="right" valign="top"><a id="gabf7892fd4a07d6d25f253aba86f32c29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gabf7892fd4a07d6d25f253aba86f32c29">CY_ISOUART_INTR_UVD</a>&#160;&#160;&#160;(ISOUART_INTR_UVD_Msk)</td></tr>
<tr class="memdesc:gabf7892fd4a07d6d25f253aba86f32c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Under Voltage Detection. <br /></td></tr>
<tr class="separator:gabf7892fd4a07d6d25f253aba86f32c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33def37a7fe16d53ca954eb77adf40c"><td class="memItemLeft" align="right" valign="top"><a id="gad33def37a7fe16d53ca954eb77adf40c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gad33def37a7fe16d53ca954eb77adf40c">CY_ISOUART_INTR_ECC_ERR</a>&#160;&#160;&#160;(ISOUART_INTR_ECC_ERR_Msk)</td></tr>
<tr class="memdesc:gad33def37a7fe16d53ca954eb77adf40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC Error. <br /></td></tr>
<tr class="separator:gad33def37a7fe16d53ca954eb77adf40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68811370040b571f6a5fcc9cf551334"><td class="memItemLeft" align="right" valign="top"><a id="gac68811370040b571f6a5fcc9cf551334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gac68811370040b571f6a5fcc9cf551334">CY_ISOUART_INTR_WRITE_COMPLETE</a>&#160;&#160;&#160;(ISOUART_INTR_WRITE_COMPLETE_Msk)</td></tr>
<tr class="memdesc:gac68811370040b571f6a5fcc9cf551334"><td class="mdescLeft">&#160;</td><td class="mdescRight">A master transaction completed. <br /></td></tr>
<tr class="separator:gac68811370040b571f6a5fcc9cf551334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348b62bed7f47685f3f46a479cd046f7"><td class="memItemLeft" align="right" valign="top"><a id="ga348b62bed7f47685f3f46a479cd046f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga348b62bed7f47685f3f46a479cd046f7">CY_ISOUART_INTR_MASTER_LOW_FRAME_RECEIVED</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_LOW_FRAME_RECEIVED_Msk)</td></tr>
<tr class="memdesc:ga348b62bed7f47685f3f46a479cd046f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A frame was received at the LOW interface while not in SLAVE mode (Master mode only) <br /></td></tr>
<tr class="separator:ga348b62bed7f47685f3f46a479cd046f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722385db158afeffe0815ca4f4714d51"><td class="memItemLeft" align="right" valign="top"><a id="ga722385db158afeffe0815ca4f4714d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga722385db158afeffe0815ca4f4714d51">CY_ISOUART_INTR_MASTER_HIGH_FRAME_RECEIVED</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_HIGH_FRAME_RECEIVED_Msk)</td></tr>
<tr class="memdesc:ga722385db158afeffe0815ca4f4714d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">A frame was received at the HIGH interface while not in SLAVE mode (Master mode only) <br /></td></tr>
<tr class="separator:ga722385db158afeffe0815ca4f4714d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3b00545aee1d8a31375a8a38a722ea"><td class="memItemLeft" align="right" valign="top"><a id="ga4b3b00545aee1d8a31375a8a38a722ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga4b3b00545aee1d8a31375a8a38a722ea">CY_ISOUART_INTR_MASTER_LOW_SRAM_FULL</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_LOW_SRAM_FULL_Msk)</td></tr>
<tr class="memdesc:ga4b3b00545aee1d8a31375a8a38a722ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The LOW interface filled the allocated local SRAM (Master mode only) <br /></td></tr>
<tr class="separator:ga4b3b00545aee1d8a31375a8a38a722ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead2fc7ec0adc084d152275f3da2ab48"><td class="memItemLeft" align="right" valign="top"><a id="gaead2fc7ec0adc084d152275f3da2ab48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gaead2fc7ec0adc084d152275f3da2ab48">CY_ISOUART_INTR_MASTER_HIGH_SRAM_FULL</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_HIGH_SRAM_FULL_Msk)</td></tr>
<tr class="memdesc:gaead2fc7ec0adc084d152275f3da2ab48"><td class="mdescLeft">&#160;</td><td class="mdescRight">The HIGH interface filled the allocated local SRAM (Master mode only) <br /></td></tr>
<tr class="separator:gaead2fc7ec0adc084d152275f3da2ab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7184eb3e300de9877304a211c172932"><td class="memItemLeft" align="right" valign="top"><a id="gac7184eb3e300de9877304a211c172932"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gac7184eb3e300de9877304a211c172932">CY_ISOUART_INTR_MASTER_INTERNAL_ERROR</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_INTERNAL_ERROR_Msk)</td></tr>
<tr class="memdesc:gac7184eb3e300de9877304a211c172932"><td class="mdescLeft">&#160;</td><td class="mdescRight">An internal error such as configuration problem occurred (Master mode only) <br /></td></tr>
<tr class="separator:gac7184eb3e300de9877304a211c172932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b3079466d7278d6fd17441441fce5f"><td class="memItemLeft" align="right" valign="top"><a id="gac6b3079466d7278d6fd17441441fce5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gac6b3079466d7278d6fd17441441fce5f">CY_ISOUART_INTR_MASTER_CRC_ERROR</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_CRC_ERROR_Msk)</td></tr>
<tr class="memdesc:gac6b3079466d7278d6fd17441441fce5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A CRC value from slave didn't match expected value (Master mode only) <br /></td></tr>
<tr class="separator:gac6b3079466d7278d6fd17441441fce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87ab2ab45ab8b6ee3515543e982d925"><td class="memItemLeft" align="right" valign="top"><a id="gaf87ab2ab45ab8b6ee3515543e982d925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#gaf87ab2ab45ab8b6ee3515543e982d925">CY_ISOUART_INTR_MASTER_SLAVE_STATUS_ERROR</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_SLAVE_STATUS_ERROR_Msk)</td></tr>
<tr class="memdesc:gaf87ab2ab45ab8b6ee3515543e982d925"><td class="mdescLeft">&#160;</td><td class="mdescRight">The slave returned a reply frame with status error bit set (Master mode only) <br /></td></tr>
<tr class="separator:gaf87ab2ab45ab8b6ee3515543e982d925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43869b6e95d6de3c75bfe48711775bd6"><td class="memItemLeft" align="right" valign="top"><a id="ga43869b6e95d6de3c75bfe48711775bd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga43869b6e95d6de3c75bfe48711775bd6">CY_ISOUART_INTR_MASTER_SLAVE_ACCESS_ERROR</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_SLAVE_ACCESS_ERROR_Msk)</td></tr>
<tr class="memdesc:ga43869b6e95d6de3c75bfe48711775bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The slave returned a reply frame with access error bit set (Master mode only) <br /></td></tr>
<tr class="separator:ga43869b6e95d6de3c75bfe48711775bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b1f4084ebb2178e6c3c0898229ea94"><td class="memItemLeft" align="right" valign="top"><a id="ga83b1f4084ebb2178e6c3c0898229ea94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga83b1f4084ebb2178e6c3c0898229ea94">CY_ISOUART_INTR_MASTER_SLAVE_ADDRESS_ERROR</a>&#160;&#160;&#160;(ISOUART_INTR_MASTER_SLAVE_ADDRESS_ERROR_Msk)</td></tr>
<tr class="memdesc:ga83b1f4084ebb2178e6c3c0898229ea94"><td class="mdescLeft">&#160;</td><td class="mdescRight">The slave returned a reply frame with address error bit set (Master mode only) <br /></td></tr>
<tr class="separator:ga83b1f4084ebb2178e6c3c0898229ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0080ee96dc0069a688646e0cb3b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga1df0080ee96dc0069a688646e0cb3b60">CY_ISOUART_INTR_MASTER_ALL</a></td></tr>
<tr class="memdesc:ga1df0080ee96dc0069a688646e0cb3b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master-specific interrupt masks combined.  <a href="#ga1df0080ee96dc0069a688646e0cb3b60">More...</a><br /></td></tr>
<tr class="separator:ga1df0080ee96dc0069a688646e0cb3b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7c964567c21185fb4ea0744bdc8f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__isouart__macros__interrupt__masks.html#ga9a7c964567c21185fb4ea0744bdc8f68">CY_ISOUART_INTR_MASK_ALL</a></td></tr>
<tr class="memdesc:ga9a7c964567c21185fb4ea0744bdc8f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combined iso UART interrupt mask.  <a href="#ga9a7c964567c21185fb4ea0744bdc8f68">More...</a><br /></td></tr>
<tr class="separator:ga9a7c964567c21185fb4ea0744bdc8f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1df0080ee96dc0069a688646e0cb3b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df0080ee96dc0069a688646e0cb3b60">&#9670;&nbsp;</a></span>CY_ISOUART_INTR_MASTER_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_ISOUART_INTR_MASTER_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__group__isouart__macros__interrupt__masks.html#ga348b62bed7f47685f3f46a479cd046f7">CY_ISOUART_INTR_MASTER_LOW_FRAME_RECEIVED</a>  | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_HIGH_FRAME_RECEIVED | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_LOW_SRAM_FULL       | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_HIGH_SRAM_FULL      | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_INTERNAL_ERROR      | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_CRC_ERROR           | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_SLAVE_STATUS_ERROR  | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_SLAVE_ACCESS_ERROR  | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_SLAVE_ADDRESS_ERROR)</div><div class="ttc" id="group__group__isouart__macros__interrupt__masks_html_ga348b62bed7f47685f3f46a479cd046f7"><div class="ttname"><a href="group__group__isouart__macros__interrupt__masks.html#ga348b62bed7f47685f3f46a479cd046f7">CY_ISOUART_INTR_MASTER_LOW_FRAME_RECEIVED</a></div><div class="ttdeci">#define CY_ISOUART_INTR_MASTER_LOW_FRAME_RECEIVED</div><div class="ttdoc">A frame was received at the LOW interface while not in SLAVE mode (Master mode only) ...</div><div class="ttdef"><b>Definition:</b> cy_isouart.h:402</div></div>
</div><!-- fragment -->
<p>Master-specific interrupt masks combined. </p>

</div>
</div>
<a id="ga9a7c964567c21185fb4ea0744bdc8f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a7c964567c21185fb4ea0744bdc8f68">&#9670;&nbsp;</a></span>CY_ISOUART_INTR_MASK_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_ISOUART_INTR_MASK_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__group__isouart__macros__interrupt__masks.html#gae3315982fa3a31eb7f70a4420bc7d411">CY_ISOUART_INTR_WAKE_HIGH</a>                  | \</div><div class="line">                                                      CY_ISOUART_INTR_WAKE_LOW                   | \</div><div class="line">                                                      CY_ISOUART_INTR_WDOG_CNT_TIMEOUT           | \</div><div class="line">                                                      CY_ISOUART_INTR_EMM                        | \</div><div class="line">                                                      CY_ISOUART_INTR_REQUEST                    | \</div><div class="line">                                                      CY_ISOUART_INTR_REQUEST_MATCH              | \</div><div class="line">                                                      CY_ISOUART_INTR_BC_WRITE                   | \</div><div class="line">                                                      CY_ISOUART_INTR_BC_READ                    | \</div><div class="line">                                                      CY_ISOUART_INTR_FRAME_ERR                  | \</div><div class="line">                                                      CY_ISOUART_INTR_CRC_ERR                    | \</div><div class="line">                                                      CY_ISOUART_INTR_REG_ACCESS_P               | \</div><div class="line">                                                      CY_ISOUART_INTR_REG_ACCESS_S               | \</div><div class="line">                                                      CY_ISOUART_INTR_UVD                        | \</div><div class="line">                                                      CY_ISOUART_INTR_ECC_ERR                    | \</div><div class="line">                                                      CY_ISOUART_INTR_WRITE_COMPLETE             | \</div><div class="line">                                                      CY_ISOUART_INTR_MASTER_ALL)</div><div class="ttc" id="group__group__isouart__macros__interrupt__masks_html_gae3315982fa3a31eb7f70a4420bc7d411"><div class="ttname"><a href="group__group__isouart__macros__interrupt__masks.html#gae3315982fa3a31eb7f70a4420bc7d411">CY_ISOUART_INTR_WAKE_HIGH</a></div><div class="ttdeci">#define CY_ISOUART_INTR_WAKE_HIGH</div><div class="ttdoc">Wakeup Event on High Interface. </div><div class="ttdef"><b>Definition:</b> cy_isouart.h:386</div></div>
</div><!-- fragment -->
<p>Combined iso UART interrupt mask. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
