

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 19 12:13:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab42
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.380 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Row_fu_132  |matrixmul_Pipeline_Row  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    361|    376|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     98|    -|
|Register         |        -|   -|     80|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    441|    474|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+----+-----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+----+-----+-----+-----+
    |grp_matrixmul_Pipeline_Row_fu_132  |matrixmul_Pipeline_Row  |        0|   6|  361|  376|    0|
    +-----------------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                              |                        |        0|   6|  361|  376|    0|
    +-----------------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  42|          8|    1|          8|
    |b_address0  |  31|          6|    4|         24|
    |b_address1  |  25|          5|    4|         20|
    +------------+----+-----------+-----+-----------+
    |Total       |  98|         19|    9|         52|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  7|   0|    7|          0|
    |b_load_1_reg_181                                |  8|   0|    8|          0|
    |b_load_2_reg_186                                |  8|   0|    8|          0|
    |b_load_3_reg_201                                |  8|   0|    8|          0|
    |b_load_4_reg_206                                |  8|   0|    8|          0|
    |b_load_5_reg_221                                |  8|   0|    8|          0|
    |b_load_6_reg_226                                |  8|   0|    8|          0|
    |b_load_7_reg_231                                |  8|   0|    8|          0|
    |b_load_8_reg_236                                |  8|   0|    8|          0|
    |b_load_reg_166                                  |  8|   0|    8|          0|
    |grp_matrixmul_Pipeline_Row_fu_132_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 80|   0|   80|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
|res_address1  |  out|    4|   ap_memory|           res|         array|
|res_ce1       |  out|    1|   ap_memory|           res|         array|
|res_we1       |  out|    1|   ap_memory|           res|         array|
|res_d1        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

