Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 30 10:56:21 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.788        0.000                      0                 7412        0.030        0.000                      0                 7412        4.020        0.000                       0                  2700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.788        0.000                      0                 7149        0.030        0.000                      0                 7149        4.020        0.000                       0                  2700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.066        0.000                      0                  263        0.741        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 4.946ns (54.757%)  route 4.087ns (45.243%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.545    11.703    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[30]
    SLICE_X23Y41         LUT4 (Prop_lut4_I0_O)        0.303    12.006 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1/O
                         net (fo=1, routed)           0.000    12.006    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1_n_0
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.494    12.686    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.031    12.794    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 4.878ns (53.868%)  route 4.177ns (46.132%))
  Logic Levels:           20  (CARRY4=16 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.052 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.636    11.687    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2_n_1
    SLICE_X23Y41         LUT2 (Prop_lut2_I1_O)        0.341    12.028 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1/O
                         net (fo=1, routed)           0.000    12.028    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1_n_0
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.494    12.686    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.075    12.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.830ns (54.701%)  route 4.000ns (45.299%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.046 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.458    11.504    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[29]
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.299    11.803 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1/O
                         net (fo=1, routed)           0.000    11.803    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1_n_0
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.494    12.686    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)        0.029    12.792    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 4.832ns (54.892%)  route 3.971ns (45.108%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.044 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.429    11.473    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[26]
    SLICE_X23Y40         LUT5 (Prop_lut5_I0_O)        0.303    11.776 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1/O
                         net (fo=1, routed)           0.000    11.776    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.031    12.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 4.622ns (52.513%)  route 4.180ns (47.487%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.835 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.638    11.473    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[23]
    SLICE_X27Y39         LUT5 (Prop_lut5_I0_O)        0.302    11.775 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[23]_i_1/O
                         net (fo=1, routed)           0.000    11.775    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[23]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.497    12.689    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.032    12.798    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.814ns (54.732%)  route 3.982ns (45.268%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.023 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.440    11.463    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[28]
    SLICE_X23Y40         LUT5 (Prop_lut5_I0_O)        0.306    11.769 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1/O
                         net (fo=1, routed)           0.000    11.769    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.032    12.794    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 4.718ns (53.895%)  route 4.036ns (46.105%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.930 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.494    11.424    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[22]
    SLICE_X27Y39         LUT5 (Prop_lut5_I0_O)        0.303    11.727 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[22]_i_1/O
                         net (fo=1, routed)           0.000    11.727    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[22]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.497    12.689    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[22]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.031    12.797    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 4.716ns (54.127%)  route 3.997ns (45.873%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.932 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.455    11.387    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[25]
    SLICE_X23Y40         LUT5 (Prop_lut5_I0_O)        0.299    11.686 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1/O
                         net (fo=1, routed)           0.000    11.686    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.031    12.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 4.788ns (54.728%)  route 3.961ns (45.272%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.954     4.445    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X32Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.569 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.569    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.082 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.199 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.199    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.316 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.316    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.433 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.433    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.550 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.550    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.667 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.667    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__5_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.982 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__6/O[3]
                         net (fo=35, routed)          0.947     6.929    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i30_in[31]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.307     7.236 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.236    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.637 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.056     8.693    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4
    SLICE_X29Y33         LUT3 (Prop_lut3_I1_O)        0.124     8.817 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3/O
                         net (fo=1, routed)           0.474     9.291    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.871 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.871    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.985    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.099    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.213    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.327    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.889 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.530    11.419    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i1[30]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.303    11.722 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[30]_i_1/O
                         net (fo=1, routed)           0.000    11.722    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[30]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.497    12.689    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    12.845    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 4.736ns (54.492%)  route 3.955ns (45.508%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.665     2.973    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         1.090     4.581    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.705 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.705    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.238 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.355 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.355    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.472 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.472    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.589 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.589    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.706 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.706    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.823 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.146 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.858     7.004    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.306     7.310 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.310    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.842 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.075     8.917    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X24Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.041 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.519     9.560    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.140 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.254    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.368    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.482    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.710    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.949 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.413    11.362    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[27]
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.302    11.664 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1/O
                         net (fo=1, routed)           0.000    11.664    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029    12.791    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  1.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.352%)  route 0.150ns (37.648%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.553     0.894    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y31         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           0.150     1.184    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[3]
    SLICE_X21Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.229 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     1.229    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X21Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.291 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.291    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X21Y30         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.820     1.190    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.105     1.261    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.396%)  route 0.189ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.189     1.224    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X8Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X8Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.006     1.181    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.162%)  route 0.238ns (62.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[27]/Q
                         net (fo=7, routed)           0.238     1.268    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[27]
    SLICE_X21Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.817     1.187    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[27]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y22         FDCE (Hold_fdce_C_D)         0.070     1.223    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.105     1.170    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y51          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y51          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.218     1.284    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.558     0.899    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y30          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.156    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y30          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.824     1.194    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y30          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.912    
    SLICE_X8Y30          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.095    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.819%)  route 0.253ns (64.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.552     0.893    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y19         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[15]/Q
                         net (fo=7, routed)           0.253     1.286    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[15]
    SLICE_X20Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.822     1.192    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         FDCE (Hold_fdce_C_D)         0.063     1.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.740%)  route 0.184ns (42.260%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.555     0.896    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y33         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.184     1.220    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1[13]
    SLICE_X22Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.265 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[13]_i_3/O
                         net (fo=1, routed)           0.000     1.265    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[13]_i_3_n_0
    SLICE_X22Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     1.330 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.330    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X22Y34         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.822     1.192    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.105     1.263    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.197%)  route 0.260ns (64.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.586     0.927    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.260     1.327    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X3Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.066     1.259    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.729%)  route 0.184ns (42.271%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.556     0.896    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y31         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=3, routed)           0.184     1.221    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg1[2]
    SLICE_X22Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.266 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.000     1.266    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X22Y30         MUXF7 (Prop_muxf7_I1_O)      0.065     1.331 r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X22Y30         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.818     1.188    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y30         FDRE                                         r  Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.105     1.259    Test_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y5     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X17Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X17Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y30    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y32    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y32    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y32    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y32    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.593     9.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y23         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y23         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.319    12.341    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.469     9.151    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y23         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y23         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[60]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405    12.255    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[60]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.469     9.151    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y23         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y23         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[61]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405    12.255    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[61]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.469     9.151    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y23         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y23         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[62]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405    12.255    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[62]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.469     9.151    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y23         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y23         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[63]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405    12.255    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[63]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/integral_i0_carry_i_8/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.469     9.151    Test_i/PID_0/PID_v1_0_S00_AXI_inst/reset_i
    SLICE_X12Y23         FDCE                                         f  Test_i/PID_0/integral_i0_carry_i_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.492    12.684    Test_i/PID_0/s00_axi_aclk
    SLICE_X12Y23         FDCE                                         r  Test_i/PID_0/integral_i0_carry_i_8/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X12Y23         FDCE (Recov_fdce_C_CLR)     -0.319    12.341    Test_i/PID_0/integral_i0_carry_i_8
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.580ns (9.619%)  route 5.450ns (90.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.323     9.005    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.256    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[56]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.580ns (9.619%)  route 5.450ns (90.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.323     9.005    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.256    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[57]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.580ns (9.619%)  route 5.450ns (90.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.323     9.005    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.256    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[58]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.580ns (9.619%)  route 5.450ns (90.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.667     2.975    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y10         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=9, routed)           1.127     4.558    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X25Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.682 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         4.323     9.005    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y22         FDCE (Recov_fdce_C_CLR)     -0.405    12.256    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.050%)  route 0.477ns (71.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.185     1.561    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y13         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y13         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.050%)  route 0.477ns (71.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.185     1.561    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y13         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y13         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.050%)  route 0.477ns (71.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.185     1.561    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y13         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y13         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.050%)  route 0.477ns (71.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.185     1.561    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y13         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y13         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.050%)  route 0.477ns (71.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.185     1.561    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y13         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y13         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.934%)  route 0.796ns (81.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.504     1.880    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.822     1.192    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.934%)  route 0.796ns (81.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.504     1.880    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.822     1.192    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.934%)  route 0.796ns (81.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.504     1.880    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X20Y17         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.822     1.192    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y17         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.081%)  route 0.586ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.294     1.670    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X22Y14         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y14         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X22Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.081%)  route 0.586ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.557     0.898    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.292     1.330    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=263, routed)         0.294     1.670    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X22Y14         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2704, routed)        0.823     1.193    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y14         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X22Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.850    





