Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/Documents/GitHub Files/301/lab5/regfile_diagnostic_isim_beh.exe -prj Y:/Documents/GitHub Files/301/lab5/regfile_diagnostic_beh.prj work.regfile_diagnostic work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Documents/GitHub Files/301/lab5/reg16.v" into library work
Analyzing Verilog file "Y:/Documents/GitHub Files/301/lab5/dec_3to8.v" into library work
Analyzing Verilog file "Y:/Documents/GitHub Files/301/lab5/register_file.v" into library work
Analyzing Verilog file "Y:/Documents/GitHub Files/301/lab5/regfile_diagnostic.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dec_3to8
Compiling module reg16
Compiling module register_file
Compiling module regfile_diagnostic
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable Y:/Documents/GitHub Files/301/lab5/regfile_diagnostic_isim_beh.exe
Fuse Memory Usage: 27496 KB
Fuse CPU Usage: 498 ms
