INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/assignment9/assignment9.srcs/sources_1/imports/new/singlessd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity singlessd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/assignment9/assignment9.srcs/sources_1/imports/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/2019CS10375_2019CS50661_8/trans.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/2019CS10375_2019CS50661_8/rec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rec
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/assignment9/assignment9.srcs/sources_1/new/btn_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/imports/vivado/assignment9/assignment9.srcs/sources_1/new/bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/new/master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master
