var __index = {"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"index.html","title":"CPU Microarchitecture Diagrams","text":"<p>Microarchitecture diagrams of several CPUs.</p>"},{"location":"firestorm.html","title":"Apple Firestorm in Apple M1","text":"<p> Qualcomm Oryon CPUFrontendBackendMemory<p>Drawn by Jiajie Chen @jiegec</p> <p>Based on data from Dougall Johnson, JamesAslan, Anandtech</p> Branch PredictorL1 IC8-way Decode8-way RenameCoalesced ROBIntegerMemoryVector and FPL1 DCL22048-entry L0 BTB, 1 cycle latency192KB L1 IC as L1 BTB, 3 cycle latency50-entry RAS192KB L1 ICInteger Register File12-entry Dispatch Queue #124-entry Scheduler #1Pipe #126-entry Scheduler #2Pipe #216-entry Scheduler #3Pipe #312-entry Dispatch Queue #212-entry Scheduler #4Pipe #428-entry Scheduler #5Pipe #528-entry Scheduler #6Pipe #610-entry Dispatch Queue #348-entry Scheduler #7Pipe #7Pipe #8Pipe #9pipe10LSU128b Vector Register File12-entry Dispatch Queue #436-entry Scheduler #8pipe1136-entry Scheduler #9pipe1236-entry Scheduler #10pipe1336-entry Scheduler #11pipe14256-entry L1 DTLB128KB 8-way L1DC3072-entry L2 TLB12MB L2 Cache per 4-Core clusterALUFLAGSB/BL/ADRMOV NZCVMRSALUFLAGSB/Bl/ADRMOV NZCVPTRAUTHBR/BLRALUFLAGSFROM FPALUFROM FPALUMULDIVALUMULMADDBFMCRCSTOREAMXLOADSTOREAMXLOADLOAD130-entry Load Queue60-entry Store QueueFP/SIMDFP/SIMDFP/SIMDFCSELTO INTFP/SIMDFCSELTO INTDIV?RECPSQRT/SHAJCVTZS </p> <p>References:</p> <ul> <li>Apple Microarchitecture Research by Dougall Johnson</li> <li>\u4e0d\u4e3a\u4eba\u77e5\u7684\u89d2\u843d\uff0cApple M2 \u7684\u5c0f\u5c0f\u52aa\u529b\uff08\u5176\u4e00\uff09 - JamesAslan</li> <li>Apple Announces The Apple Silicon M1: Ditching x86 - What to Expect, Based on A14 - Anandtech</li> </ul>"},{"location":"oryon.html","title":"Qualcomm Oryon","text":"<p> Qualcomm Oryon CPUFrontendBackendMemory<p>Drawn by Jiajie Chen @jiegec</p> <p>Based on data from Chips and Cheese, Anandtech and Qualcomm</p> Branch PredictorFetch QueueL1 ICInstruction Queue8-way DecodeUOP Queue8-way Rename680-entry ROBIntegerMemoryVector and FPL1 DCL26MB System Level CacheLPDDR5x 8448 MT/s, 8x 16b2048-entry L0 BTB, 1 cycle latency192KB 6-way L1 IC as L1 BTB, 3 cycle latency2048-entry Indirect Target Buffer48-entry RAS256-entry 8-way ITLB, 1 cycle latency192KB 6-way L1 IC384 + 32-entry Integer Register File20-entry Scheduler #1Pipe #120-entry Scheduler #2Pipe #220-entry Scheduler #3Pipe #320-entry Scheduler #4Pipe #420-entry Scheduler #5Pipe #520-entry Scheduler #6Pipe #616-entry Scheduler #7Pipe #716-entry Scheduler #8Pipe #816-entry Scheduler #9Pipe #916-entry Scheduler #10pipe10LSU384 + 32-entry 128b Vector Register File48-entry Scheduler #11pipe1148-entry Scheduler #12pipe1248-entry Scheduler #13pipe1348-entry Scheduler #14pipe14224-entry 7-way L1 DTLB, 1 cycle latency96KB 6-way L1DC, 56-entry MSHR8192-entry 8-way L2 TLB12MB 12-way L2 Cache per 4-Core ClusterALUDirect BranchIndirect BranchALUDirect BranchALUCryptoCRCALUALUINT MULI2VALUINT MULINT DIVI2VAGULoadStoreAGULoadStoreAGULoadStoreAGULoadStore192-entry Load Queue56-entry Store Queue128b ALUNEONV2I128b ALUNEONV2I128b ALUNEON128b ALUNEONFDIVFSQRT </p> <p>References:</p> <ul> <li>Qualcomm\u2019s Oryon Core: A Long Time in the Making - Chips and Cheese</li> <li>The Qualcomm Snapdragon X Architecture Deep Dive: Getting To Know Oryon and Adreno X1 - Anandtech</li> <li>Snapdragon X Series - Architecture Overview</li> </ul>"}]}