# SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
# SPDX-License-Identifier: Apache-2.0

import datetime
import os
import time
from enum import Enum, IntEnum
from pathlib import Path

from helpers.chip_architecture import ChipArchitecture, get_chip_architecture
from helpers.hardware_controller import HardwareController
from ttexalens.context import Context
from ttexalens.coordinate import OnChipCoordinate
from ttexalens.debug_tensix import TensixDebug
from ttexalens.hardware.risc_debug import CallstackEntry
from ttexalens.tt_exalens_lib import (
    ParsedElfFile,
    TTException,
    arc_msg,
    callstack,
    check_context,
    convert_coordinate,
    parse_elf,
    read_from_device,
    read_word_from_device,
    write_words_to_device,
)

from .llk_params import Mailbox
from .target_config import TestTargetConfig

# Constant - indicates the TRISC kernel run status
KERNEL_COMPLETE = 1  # Kernel completed its run


class BootMode(Enum):
    BRISC = "brisc"
    TRISC = "trisc"
    EXALENS = "exalens"
    DEFAULT = "default"


CHIP_DEFAULT_BOOT_MODES = {
    ChipArchitecture.WORMHOLE: BootMode.BRISC,
    ChipArchitecture.BLACKHOLE: BootMode.BRISC,
    ChipArchitecture.QUASAR: BootMode.TRISC,
}


# Constant - indicates that the RISC core doesn't exist on the chip
INVALID_CORE = -1


class RiscCore(IntEnum):
    BRISC = INVALID_CORE if get_chip_architecture() == ChipArchitecture.QUASAR else 11
    TRISC0 = 11 if get_chip_architecture() == ChipArchitecture.QUASAR else 12
    TRISC1 = 12 if get_chip_architecture() == ChipArchitecture.QUASAR else 13
    TRISC2 = 13 if get_chip_architecture() == ChipArchitecture.QUASAR else 14
    TRISC3 = 14 if get_chip_architecture() == ChipArchitecture.QUASAR else INVALID_CORE

    def __str__(self):
        return self.name.lower()


# Constant - list of all valid cores on the chip
ALL_CORES = [core for core in RiscCore if core != INVALID_CORE]


def get_register_store(location="0,0", device_id=0, neo_id=0):
    CHIP_ARCH = get_chip_architecture()
    context = check_context()
    device = context.devices[device_id]
    chip_coordinate = OnChipCoordinate.create(location, device=device)
    noc_block = device.get_block(chip_coordinate)
    if CHIP_ARCH == ChipArchitecture.QUASAR:
        match neo_id:
            case 0:
                register_store = noc_block.neo0.register_store
            case 1:
                register_store = noc_block.neo1.register_store
            case 2:
                register_store = noc_block.neo2.register_store
            case 3:
                register_store = noc_block.neo3.register_store
            case _:
                raise ValueError(f"Invalid neo_id {neo_id} for Quasar architecture")
    else:
        if neo_id != 0:
            raise ValueError(f"Invalid non zero neo_id for non Quasar architecture")
        register_store = noc_block.get_register_store()
    return register_store


def get_soft_reset_mask(cores: list[RiscCore]):
    if INVALID_CORE in cores:
        raise ValueError("Attempting to reset a core that doesn't exist on this chip")
    return sum(1 << core.value for core in cores)


def set_tensix_soft_reset(
    value, cores: list[RiscCore] = ALL_CORES, location="0,0", device_id=0
):
    soft_reset = get_register_store(location, device_id).read_register(
        "RISCV_DEBUG_REG_SOFT_RESET_0"
    )
    if value:
        soft_reset |= get_soft_reset_mask(cores)
    else:
        soft_reset &= ~get_soft_reset_mask(cores)
    get_register_store(location, device_id).write_register(
        "RISCV_DEBUG_REG_SOFT_RESET_0", soft_reset
    )


def exalens_device_setup(chip_arch, location="0,0", device_id=0):
    context = check_context()
    device = context.devices[device_id]
    chip_coordinate = OnChipCoordinate.create(location, device=device)
    debug_tensix = TensixDebug(chip_coordinate, device_id, context)
    ops = debug_tensix.device.instructions

    if chip_arch == ChipArchitecture.BLACKHOLE:
        get_register_store(location, device_id).write_register(
            "RISCV_DEBUG_REG_DEST_CG_CTRL", 0
        )
        debug_tensix.inject_instruction(ops.TT_OP_ZEROACC(3, 0, 0, 1, 0), 0)
    else:
        debug_tensix.inject_instruction(ops.TT_OP_ZEROACC(3, 0, 0), 0)

    debug_tensix.inject_instruction(ops.TT_OP_SFPENCC(3, 0, 0, 10), 0)
    debug_tensix.inject_instruction(ops.TT_OP_NOP(), 0)

    debug_tensix.inject_instruction(ops.TT_OP_SFPCONFIG(0, 11, 1), 0)

    debug_tensix.inject_instruction(ops.TT_OP_SEMINIT(1, 0, 2), 0)
    debug_tensix.inject_instruction(ops.TT_OP_SEMINIT(1, 0, 7), 0)
    debug_tensix.inject_instruction(ops.TT_OP_SEMINIT(1, 0, 4), 0)


def is_assert_hit(risc_name, core_loc="0,0", device_id=0):
    # check if the core is stuck on an EBREAK instruction

    context = check_context()
    device = context.devices[device_id]
    coordinate = convert_coordinate(core_loc, device_id, context)
    block = device.get_block(coordinate)
    risc_debug = block.get_risc_debug(risc_name)

    return risc_debug.is_ebreak_hit()


def _print_callstack(risc_name: str, callstack: list[CallstackEntry]):
    print(f"====== ASSERT HIT ON RISC CORE {risc_name.upper()} =======")

    LLK_HOME = Path(os.environ.get("LLK_HOME"))
    TESTS_DIR = LLK_HOME / "tests"

    for idx, entry in enumerate(callstack):
        # Format PC hex like Rust does

        pc = f"0x{entry.pc:016x}" if entry.pc is not None else "0x????????????????"
        file_path = (TESTS_DIR / Path(entry.file)).resolve()

        # first line: idx, pc, function
        print(f"{idx:>4}: {pc} - {entry.function_name}")

        # second line: file, line, column
        print(f"{' '*25}| at {file_path}:{entry.line}:{entry.column}")


def handle_if_assert_hit(elfs: list[str], core_loc="0,0", device_id=0):
    trisc_cores = [RiscCore.TRISC0, RiscCore.TRISC1, RiscCore.TRISC2]
    assertion_hits = []

    for core in trisc_cores:
        risc_name = str(core)
        if is_assert_hit(risc_name, core_loc=core_loc, device_id=device_id):
            _print_callstack(
                risc_name,
                callstack(core_loc, elfs, risc_name=risc_name, device_id=device_id),
            )
            assertion_hits.append(risc_name)

    HardwareController().reset_card()

    if assertion_hits:
        raise AssertionError(
            f"Assert was hit on device on cores: {', '.join(assertion_hits)}"
        )


def wait_for_tensix_operations_finished(elfs, core_loc="0,0", timeout=5, max_backoff=5):
    """
    Polls a value from the device with an exponential backoff timer and fails if it doesn't read 1 within the timeout.

    Args:
        location: The location of the core to poll.
        mailbox_addr: The mailbox address to read from.
        timeout: Maximum time to wait (in seconds) before timing out. Default is 30 seconds. If running on a simulator it is 600 seconds.
        max_backoff: Maximum backoff time (in seconds) between polls. Default is 5 seconds.
    """

    mailboxes = {Mailbox.Unpacker, Mailbox.Math, Mailbox.Packer}

    test_target = TestTargetConfig()
    timeout = 600 if test_target.run_simulator else timeout

    start_time = time.time()
    backoff = 0.1  # Initial backoff time in seconds

    completed = set()
    end_time = start_time + timeout
    while time.time() < end_time:
        for mailbox in mailboxes - completed:
            if read_word_from_device(core_loc, mailbox.value) == KERNEL_COMPLETE:
                completed.add(mailbox)

        if completed == mailboxes:
            return

        # Disable any waiting if running on simulator
        # this makes simulator tests run ever so slightly faster
        if not test_target.run_simulator:
            time.sleep(backoff)
            backoff = min(backoff * 2, max_backoff)  # Exponential backoff with a cap

    handle_if_assert_hit(
        elfs,
        core_loc=core_loc,
    )

    trisc_hangs = [mailbox.name for mailbox in (mailboxes - completed)]
    raise TimeoutError(
        f"Timeout reached: waited {timeout} seconds for {', '.join(trisc_hangs)}"
    )


def reset_mailboxes(location: str = "0,0"):
    """Reset all core mailboxes before each test."""
    reset_value = 0  # Constant - indicates the TRISC kernel run status
    for mailbox in [Mailbox.Packer, Mailbox.Math, Mailbox.Unpacker]:
        write_words_to_device(location=location, addr=mailbox.value, data=reset_value)


def pull_coverage_stream_from_tensix(
    location: str | OnChipCoordinate,
    elf: str | ParsedElfFile,
    stream_path: str,
    device_id: int = 0,
    context: Context | None = None,
) -> None:

    coordinate = convert_coordinate(location, device_id, context)
    context = coordinate.context
    if isinstance(elf, str):
        elf = parse_elf(elf, context)

    COVERAGE_REGION_START_SYM = "__coverage_start"

    coverage_start = elf.symbols[COVERAGE_REGION_START_SYM].value
    if not coverage_start:
        raise TTException(f"{COVERAGE_REGION_START_SYM} not found")

    length = read_word_from_device(location, addr=coverage_start)

    data = read_from_device(location, coverage_start + 4, num_bytes=length - 4)
    with open(stream_path, "wb") as f:
        f.write(data)


def _send_arc_message(message_type: str, device_id: int):
    """Helper to send ARC messages with better abstraction."""
    ARC_COMMON_PREFIX = 0xAA00
    message_codes = {"GO_BUSY": 0x52, "GO_IDLE": 0x54}

    arc_msg(
        device_id=device_id,
        msg_code=ARC_COMMON_PREFIX | message_codes[message_type],
        wait_for_done=True,
        args=[0, 0],
        timeout=datetime.timedelta(seconds=10),
    )
