/*
 * Copyright (c) 2008 Travis Geiselbrecht
 * Copyright (c) 2010 Telechips, Inc.
 * Copyright (c) 2013 Cleinsoft, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files
 * (the "Software"), to deal in the Software without restriction,
 * including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#include <debug.h>
#include <reg.h>
#include <dev/uart.h>
#include <platform/iomap.h>
#include <target/debugconfig.h>
#include <dev/gpio.h>
#include <platform/gpio.h>
#include <platform/reg_physical.h>
#include <daudio_ver.h>

#ifndef BITCSET
#define BITCSET(X, CMASK, SMASK)	( (X) = ((((unsigned int)(X)) & ~((unsigned int)(CMASK))) | ((unsigned int)(SMASK))) )
#endif

struct uart_stat {
	addr_t base;
	int ch;
};

static struct uart_stat uart[] = {
	{ TCC_UART0_BASE, 0 },
	{ TCC_UART1_BASE, 1 },
	{ TCC_UART2_BASE, 2 },
	{ TCC_UART3_BASE, 3 },
	{ TCC_UART4_BASE, 4 },
	{ TCC_UART5_BASE, 5 },
	{ TCC_UART6_BASE, 6 },
	{ TCC_UART7_BASE, 7 },
};

#define uart_reg_write(p, a, v)	writel(v, uart[p].base + (a))
#define uart_reg_read(p, a)		readl(uart[p].base + (a))

#define UART_RBR	0x00		/* receiver buffer register */
#define UART_THR	0x00		/* transmitter holding register */
#define UART_DLL	0x00		/* divisor latch (LSB) */
#define UART_IER	0x04		/* interrupt enable register */
#define UART_DLM	0x04		/* divisor latch (MSB) */
#define UART_IIR	0x08		/* interrupt ident. register */
#define UART_FCR	0x08		/* FIFO control register */
#define UART_LCR	0x0C		/* line control register */
#define UART_MCR	0x10		/* MODEM control register */
#define UART_LSR	0x14		/* line status register */
#define UART_MSR	0x18		/* MODEM status register */
#define UART_SCR	0x1C		/* scratch register */
#define UART_AFT	0x20		/* AFC trigger level register */
#define UART_SIER	0x50		/* interrupt enable register */

#define LCR_WLS_MSK	0x03		/* character length select mask */
#define LCR_WLS_5	0x00		/* 5 bit character length */
#define LCR_WLS_6	0x01		/* 6 bit character length */
#define LCR_WLS_7	0x02		/* 7 bit character length */
#define LCR_WLS_8	0x03		/* 8 bit character length */
#define LCR_STB		0x04		/* Number of stop Bits, off = 1, on = 1.5 or 2) */
#define LCR_PEN		0x08		/* Parity eneble */
#define LCR_EPS		0x10		/* Even Parity Select */
#define LCR_STKP	0x20		/* Stick Parity */
#define LCR_SBRK	0x40		/* Set Break */
#define LCR_BKSE	0x80		/* Bank select enable */

#define FCR_FIFO_EN	0x01		/* FIFO enable */
#define FCR_RXFR	0x02		/* receiver FIFO reset */
#define FCR_TXFR	0x04		/* transmitter FIFO reset */

#define MCR_RTS		0x02

#define LSR_DR		0x01
#define LSR_THRE	0x20		/* transmitter holding register empty */
#define LSR_TEMT	0x40		/* transmitter empty */

struct uart_port_map_type {
	unsigned int	id;
	unsigned int	tx_port;
	unsigned int	rx_port;
	unsigned int	cts_port;
	unsigned int	rts_port;
	unsigned int	fn_sel;
};

#define NC_PORT	0xFFFFFFFF

static struct uart_port_map_type uart_port_map[] = {
	/*  txd          rxd           cts         rts        fn_sel */
#if defined(CONFIG_CHIP_TCC8930)

#if (DAUDIO_HW_REV == 0x20140220)	//DAUDIO 3rd board
	{3 , TCC_GPD(13) , TCC_GPD(14), NC_PORT    , NC_PORT    , GPIO_FN(4) },  // UT_TXD(3)	SIRIUS
	{6 , TCC_GPB(11) , TCC_GPD(12), NC_PORT    , NC_PORT    , GPIO_FN(10)},  // UT_TXD(6)	GPS
	{7 , TCC_GPB(19) , TCC_GPB(20), NC_PORT    , NC_PORT    , GPIO_FN(10)},  // UT_TXD(7)	FM1288
	{8 , TCC_GPB(25) , TCC_GPB(26), NC_PORT    , NC_PORT    , GPIO_FN(10)},  // UT_TXD(8)	MICOM
	{14, TCC_GPF(13) , TCC_GPF(14), TCC_GPF(15), TCC_GPF(16), GPIO_FN(9) },  // UT_TXD(14)	BT
	{16, TCC_GPF(30) , TCC_GPF(31), NC_PORT    , NC_PORT    , GPIO_FN(9) },  // UT_TXD(16)	DEBUG

#elif (DAUDIO_HW_REV == 0x20131007)	//DAUDIO 2nd board
	{3 , TCC_GPD(13) , TCC_GPD(14), NC_PORT    , NC_PORT    , GPIO_FN(4) },  // UT_TXD(3)  SIRIUS
	{8 , TCC_GPB(25) , TCC_GPB(26), NC_PORT    , NC_PORT    , GPIO_FN(10)},  // UT_TXD(8)  MICOM
	{14, TCC_GPF(13) , TCC_GPF(14), TCC_GPF(15), TCC_GPF(16), GPIO_FN(9) },  // UT_TXD(14) BT
	{16, TCC_GPF(30) , TCC_GPF(31), NC_PORT    , NC_PORT    , GPIO_FN(9) },  // UT_TXD(16) DEBUG
	{20, TCC_GPG(12) , TCC_GPG(13), NC_PORT    , NC_PORT    , GPIO_FN(5) },  // UT_TXD(20) GPS

#else //DAUDIO 1st board

	{0 , TCC_GPA(26), TCC_GPA(27), NC_PORT	  , NC_PORT	   , GPIO_FN(4) },	// UT_TXD(0)
//	{1 , TCC_GPA(28), TCC_GPA(29), TCC_GPA(20), TCC_GPA(21), GPIO_FN(4) },	// UT_TXD(1)
//	{1 , TCC_GPA(13), TCC_GPA(14), NC_PORT    , NC_PORT    , GPIO_FN(7) },	// UT_TXD(1)
//	{2 , TCC_GPA(24), TCC_GPA(25), TCC_GPA(23), TCC_GPA(22), GPIO_FN(5) },	// UT_TXD(2)
	{2 , TCC_GPD(4) , TCC_GPD(5) , NC_PORT    , NC_PORT    , GPIO_FN(7) },	// UT_TXD(2)
//	{3 , TCC_GPD(11), TCC_GPD(12), TCC_GPD(14), TCC_GPD(13), GPIO_FN(7) },	// UT_TXD(3)
//	{3 , TCC_GPD(22), TCC_GPD(23), TCC_GPD(25), TCC_GPD(24), GPIO_FN(14)},	// UT_TXD(3)
	{3 , TCC_GPD(13), TCC_GPD(14), NC_PORT    , NC_PORT    , GPIO_FN(4) },	// UT_TXD(3)
//	{4 , TCC_GPD(17), TCC_GPD(18), TCC_GPD(20), TCC_GPD(19), GPIO_FN(7) },	// UT_TXD(4)
//	{5 , TCC_GPB(7) , TCC_GPB(8) , TCC_GPB(10), TCC_GPB(9) , GPIO_FN(10)},	// UT_TXD(5)
//	{6 , TCC_GPB(11), TCC_GPB(12), TCC_GPB(14), TCC_GPB(13), GPIO_FN(10)},	// UT_TXD(6)
	{7 , TCC_GPB(19), TCC_GPB(20), NC_PORT	  , NC_PORT	   , GPIO_FN(10)},	// UT_TXD(7)
//	{8 , TCC_GPB(25), TCC_GPB(26), TCC_GPB(28), TCC_GPB(27), GPIO_FN(10)},	// UT_TXD(8)
//	{9 , TCC_GPC(14), TCC_GPC(15), TCC_GPC(17), TCC_GPC(16), GPIO_FN(6) },	// UT_TXD(9)
//	{10, TCC_GPC(22), TCC_GPC(23), TCC_GPC(25), TCC_GPC(24), GPIO_FN(6) },	// UT_TXD(10)
//	{10, TCC_GPC(1) , TCC_GPC(2) , NC_PORT    , NC_PORT    , GPIO_FN(6) },	// UT_TXD(10)
//	{11, TCC_GPC(28), TCC_GPC(29), TCC_GPC(31), TCC_GPC(30), GPIO_FN(6) },	// UT_TXD(11)
//	{11, TCC_GPC(16), TCC_GPC(17), NC_PORT    , NC_PORT    , GPIO_FN(7) },	// UT_TXD(11)
//	{11, TCC_GPC(10), TCC_GPC(11), NC_PORT    , NC_PORT    , GPIO_FN(15)},	// UT_TXD(11)
//	{12, TCC_GPE(13), TCC_GPE(14), TCC_GPE(16), TCC_GPE(15), GPIO_FN(5) },	// UT_TXD(12)
//	{12, TCC_GPE(11), TCC_GPE(12), NC_PORT    , NC_PORT    , GPIO_FN(5) },	// UT_TXD(12)
//	{12, TCC_GPE(15), TCC_GPE(16), NC_PORT    , NC_PORT    , GPIO_FN(9) },	// UT_TXD(12)
//	{12, TCC_GPE(20), TCC_GPE(18), NC_PORT    , NC_PORT    , GPIO_FN(15)},	// UT_TXD(12)
//	{13, TCC_GPE(30), TCC_GPE(31), TCC_GPE(29), TCC_GPE(28), GPIO_FN(5) },	// UT_TXD(13)
//	{13, TCC_GPE(28), TCC_GPE(29), NC_PORT    , NC_PORT    , GPIO_FN(6) },	// UT_TXD(13)
//	{14, TCC_GPF(13), TCC_GPF(14), TCC_GPF(16), TCC_GPF(15), GPIO_FN(9) },	// UT_TXD(14)
//	{14, TCC_GPF(25), TCC_GPF(26), NC_PORT    , NC_PORT    , GPIO_FN(15)},	// UT_TXD(14)
//	{15, TCC_GPF(17), TCC_GPF(18), TCC_GPF(20), TCC_GPF(19), GPIO_FN(9) },	// UT_TXD(15)
	{16, TCC_GPF(30), TCC_GPF(31), NC_PORT    , NC_PORT    , GPIO_FN(9) },	// UT_TXD(16)
//	{17, TCC_GPG(11), TCC_GPG(12), TCC_GPG(14), TCC_GPG(13), GPIO_FN(3) },	// UT_TXD(17)
//	{18, TCC_GPG(15), TCC_GPG(16), NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(18)
//	{19, TCC_GPG(17), TCC_GPG(19), NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(19)
//	{20, TCC_GPG(10), TCC_GPG(9) , TCC_GPG(7) , TCC_GPG(8) , GPIO_FN(3) },	// UT_TXD(20)
//	{20, TCC_GPG(14), TCC_GPG(13), NC_PORT    , NC_PORT    , GPIO_FN(5) },	// UT_TXD(20)
//	{21, TCC_GPG(6) , TCC_GPG(5) , NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(21)
//	{21, TCC_GPG(14), TCC_GPG(13), NC_PORT    , NC_PORT    , GPIO_FN(6) },	// UT_TXD(21)
//	{22, TCC_GPHDMI(2), TCC_GPHDMI(3), TCC_GPHDMI(1), TCC_GPHDMI(0), GPIO_FN(3) },	// UT_TXD(22)
//	{23, TCC_GPADC(4) , TCC_GPADC(5) , TCC_GPADC(2) , TCC_GPADC(3) , GPIO_FN(2) },	// UT_TXD(23)

#endif

#elif defined(CONFIG_CHIP_TCC8935S) || defined(CONFIG_CHIP_TCC8933S) || defined(CONFIG_CHIP_TCC8937S)
	{0 , TCC_GPA(7),  TCC_GPA(8),  TCC_GPA(9), TCC_GPA(10) , GPIO_FN(7) },	// UT_TXD(0)
	{1 , TCC_GPA(13), TCC_GPA(14), TCC_GPA(15), TCC_GPA(16), GPIO_FN(7) },	// UT_TXD(1)
	{2 , TCC_GPD(4) , TCC_GPD(5) , TCC_GPD(6) , TCC_GPD(7) , GPIO_FN(7) },	// UT_TXD(2)
	{3 , TCC_GPD(11), TCC_GPD(12), TCC_GPD(13), TCC_GPD(14), GPIO_FN(7)},	// UT_TXD(3)
	{4 , TCC_GPD(17), TCC_GPD(18), TCC_GPD(19), TCC_GPD(20), GPIO_FN(7)},	// UT_TXD(4)	
	{5 , TCC_GPB(0) , TCC_GPB(1) , TCC_GPB(2), TCC_GPB(3) , GPIO_FN(10)},	// UT_TXD(5)
	{6 , TCC_GPB(11), TCC_GPB(12), TCC_GPB(13), TCC_GPB(14), GPIO_FN(10)},	// UT_TXD(6)
	{7 , TCC_GPB(19), TCC_GPB(20), TCC_GPB(21), TCC_GPB(22), GPIO_FN(10)},	// UT_TXD(7)
	{8 , TCC_GPB(25), TCC_GPB(26), TCC_GPB(27), TCC_GPB(28), GPIO_FN(10)},	// UT_TXD(8)
	{11, TCC_GPC(0),  TCC_GPC(1),  TCC_GPC(2) ,  TCC_GPC(3), GPIO_FN(6) },	// UT_TXD(10)
	{12, TCC_GPC(10),  TCC_GPC(11),  TCC_GPC(12) ,  TCC_GPC(13), GPIO_FN(6) },	// UT_TXD(11)
	{13, TCC_GPE(12), TCC_GPE(13), TCC_GPE(14), TCC_GPE(15), GPIO_FN(5) },	// UT_TXD(12)
	#if defined(TARGET_TCC8930ST_EVM)
	{14, TCC_GPF(25), TCC_GPF(26), NC_PORT    , NC_PORT    , GPIO_FN(15)},	// UT_TXD(14)
	#else
	{14, TCC_GPF(11), TCC_GPF(12), TCC_GPF(13), TCC_GPF(14), GPIO_FN(9)},	// UT_TXD(14)
	{15, TCC_GPF(25), TCC_GPF(26), TCC_GPF(27), TCC_GPF(28), GPIO_FN(9)},	// UT_TXD(16)	
	#endif
	#if defined(TARGET_TCC8930ST_EVM)
	{16, TCC_GPF(25), TCC_GPF(26), NC_PORT    , NC_PORT    , GPIO_FN(9)},   // UT_TXD(14)
	#endif
	{17, TCC_GPG(0), TCC_GPG(1), TCC_GPG(2), TCC_GPG(3), GPIO_FN(3) },	// UT_TXD(17)
	{18, TCC_GPG(4), TCC_GPG(5), TCC_GPG(6), TCC_GPG(7), GPIO_FN(3) },	// UT_TXD(18)	
	{19, TCC_GPG(8), TCC_GPG(9), TCC_GPG(10), TCC_GPG(11), GPIO_FN(3) },	// UT_TXD(19)	
	{20, TCC_GPG(15), TCC_GPG(14), TCC_GPG(13), TCC_GPG(12), GPIO_FN(3) },	// UT_TXD(20)	
	{21, TCC_GPG(19), TCC_GPG(18), TCC_GPG(17), TCC_GPG(16), GPIO_FN(3) },	// UT_TXD(21)	
	{22,TCC_GPHDMI(0), TCC_GPHDMI(1), TCC_GPHDMI(2), TCC_GPHDMI(3), GPIO_FN(3) },	// UT_TXD(22)
	{23,TCC_GPADC(2), TCC_GPADC(3),  NC_PORT , NC_PORT, GPIO_FN(2) },	// UT_TXD(23)
#elif defined(CONFIG_CHIP_TCC8935) || defined(CONFIG_CHIP_TCC8933)
	{1 , TCC_GPA(13), TCC_GPA(14), NC_PORT    , NC_PORT    , GPIO_FN(7) },	// UT_TXD(1)
	{2 , TCC_GPD(4) , TCC_GPD(5) , TCC_GPD(7) , TCC_GPD(6) , GPIO_FN(7) },	// UT_TXD(2)
	{3 , TCC_GPD(11), TCC_GPD(12), TCC_GPD(13), TCC_GPD(14), GPIO_FN(14)},	// UT_TXD(3)
	{5 , TCC_GPB(7) , TCC_GPB(8) , TCC_GPB(10), TCC_GPB(9) , GPIO_FN(10)},	// UT_TXD(5)
	{6 , TCC_GPB(11), TCC_GPB(12), TCC_GPB(14), TCC_GPB(13), GPIO_FN(10)},	// UT_TXD(6)
	{7 , TCC_GPB(19), TCC_GPB(20), TCC_GPB(22), TCC_GPB(21), GPIO_FN(10)},	// UT_TXD(7)
	{8 , TCC_GPB(25), TCC_GPB(26), TCC_GPB(28), TCC_GPB(27), GPIO_FN(10)},	// UT_TXD(8)
	{11, TCC_GPC(1),  TCC_GPC(20),  NC_PORT    , NC_PORT    , GPIO_FN(6) },	// UT_TXD(10)
//	{11, TCC_GPC(10), TCC_GPC(11), NC_PORT    , NC_PORT    , GPIO_FN(15) },	// UT_TXD(11)
//	{11, TCC_GPC(16), TCC_GPC(17), NC_PORT    , NC_PORT    , GPIO_FN(7) },	// UT_TXD(11)
//	{12, TCC_GPE(13), TCC_GPE(14), TCC_GPE(15), TCC_GPE(16), GPIO_FN(5) },	// UT_TXD(12)
	{12, TCC_GPE(20), TCC_GPE(18), NC_PORT    , NC_PORT    , GPIO_FN(15) },	// UT_TXD(12)
//	{12, TCC_GPE(15), TCC_GPE(16), NC_PORT    , NC_PORT    , GPIO_FN(9)},	// UT_TXD(12)
	{13, TCC_GPE(28), TCC_GPE(27), NC_PORT    , NC_PORT    , GPIO_FN(6)},	// UT_TXD(13)
	#if defined(TARGET_TCC8930ST_EVM)
	{14, TCC_GPF(25), TCC_GPF(26), NC_PORT    , NC_PORT    , GPIO_FN(15)},	// UT_TXD(14)
	#else
	{14, TCC_GPF(13), TCC_GPF(14), TCC_GPF(15), TCC_GPF(16), GPIO_FN(9)},	// UT_TXD(14)
	#endif
	#if defined(TARGET_TCC8930ST_EVM)
	{16, TCC_GPF(25), TCC_GPF(26), NC_PORT    , NC_PORT    , GPIO_FN(9)},   // UT_TXD(14)
	#endif
	{17, TCC_GPG(11), TCC_GPG(12), TCC_GPG(14), TCC_GPG(13), GPIO_FN(3) },	// UT_TXD(17)
	{18, TCC_GPG(15), TCC_GPG(16), NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(18)
	{19, TCC_GPG(17), TCC_GPG(19), NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(19)
	{20, TCC_GPG(15), TCC_GPG(14), TCC_GPG(12), TCC_GPG(13), GPIO_FN(15)},	// UT_TXD(20)
//	{20, TCC_GPG(19), TCC_GPG(18), TCC_GPG(16), TCC_GPG(17), GPIO_FN(15)},	// UT_TXD(20)
//	{20, TCC_GPG(10), TCC_GPG(9) , TCC_GPG(7) , TCC_GPG(8) , GPIO_FN(3) },	// UT_TXD(20)
//	{20, TCC_GPG(14), TCC_GPG(13), NC_PORT    , NC_PORT    , GPIO_FN(5) },	// UT_TXD(20)
	{21, TCC_GPG(5) , TCC_GPG(6) , NC_PORT    , NC_PORT    , GPIO_FN(3) },	// UT_TXD(21)
//	{21,TCC_GPG(14), TCC_GPG(13), NC_PORT    , NC_PORT    , GPIO_FN(6) },	// UT_TXD(21)
	{22,TCC_GPHDMI(2), TCC_GPHDMI(3), TCC_GPHDMI(0), TCC_GPHDMI(1), GPIO_FN(3) },	// UT_TXD(22)
	{23,TCC_GPADC(4), TCC_GPADC(5), TCC_GPADC(3), TCC_GPADC(2), GPIO_FN(2) },	// UT_TXD(23)

#endif
};

#define ARRAY_SIZE(a)	(sizeof(a) / sizeof((a)[0]))
#define NUM_UART_PORT	ARRAY_SIZE(uart_port_map)

#if defined(TARGET_BOARD_DAUDIO)
static struct uart_port_map_type daudio_uart_port_map[] =
{
	{21, TCC_GPG(5) , TCC_GPG(6) , NC_PORT    , NC_PORT    , GPIO_FN(3) },  //EX_CDP_UART
};

static void uart_set_port_mux_daudio(unsigned int ch, unsigned int port)
{
	unsigned int idx = 0;
	int size = ARRAY_SIZE(daudio_uart_port_map);
	PUARTPORTCFG pUARTPORTCFG = (PUARTPORTCFG)HwUART_PORTCFG_BASE;

	for (idx = 0; idx < size; idx++) {
		if (daudio_uart_port_map[idx].id == port)
			break;
	}

	if (idx >= size)
		return;

	if (ch < 4)
		BITCSET(pUARTPORTCFG->PCFG0.nREG, 0xFF << (ch * 8), port << (ch * 8));
	else if (ch < 8)
		BITCSET(pUARTPORTCFG->PCFG1.nREG, 0xFF << ((ch - 4) * 8), port << ((ch - 4) * 8));

	if (ch == DEBUG_UART) {
		gpio_config(daudio_uart_port_map[idx].tx_port, daudio_uart_port_map[idx].fn_sel);	// TX
		gpio_config(daudio_uart_port_map[idx].rx_port, daudio_uart_port_map[idx].fn_sel);	// RX
	}
}
#endif

static void uart_set_port_mux(unsigned int ch, unsigned int port)
{
	unsigned int idx;
	PUARTPORTCFG pUARTPORTCFG = (PUARTPORTCFG)HwUART_PORTCFG_BASE;

	for (idx = 0; idx < NUM_UART_PORT; idx++) {
		if (uart_port_map[idx].id == port)
			break;
	}

	if (idx >= NUM_UART_PORT)
		return;

	if (ch < 4)
		BITCSET(pUARTPORTCFG->PCFG0.nREG, 0xFF<<(ch*8), port<<(ch*8));
	else if (ch < 8)
		BITCSET(pUARTPORTCFG->PCFG1.nREG, 0xFF<<((ch-4)*8), port<<((ch-4)*8));

	if (ch == DEBUG_UART) {
		gpio_config(uart_port_map[idx].tx_port, uart_port_map[idx].fn_sel);	// TX
		gpio_config(uart_port_map[idx].rx_port, uart_port_map[idx].fn_sel);	// RX
	}
}

static void uart_set_gpio(void)
{
	PUARTPORTCFG pUARTPORTCFG = (PUARTPORTCFG)HwUART_PORTCFG_BASE;

	//Bruce, should be initialized to not used port.
	pUARTPORTCFG->PCFG0.nREG = 0xFFFFFFFF;
	pUARTPORTCFG->PCFG1.nREG = 0xFFFFFFFF;

#if defined(TARGET_BOARD_DAUDIO)
	unsigned char main_ver = get_daudio_main_ver();
#endif

#if defined(TARGET_TCC8930ST_EVM)
	#if defined(CONFIG_CHIP_TCC8930)
		uart_set_port_mux(0, 16);
	#elif defined(CONFIG_CHIP_TCC8935) || defined(CONFIG_CHIP_TCC8933)
		#if defined(CONFIG_CHIP_TCC8935S)
			uart_set_port_mux(0, 16);
		#else
			uart_set_port_mux(0, 14);
		#endif
	#endif
#else
	#if defined(CONFIG_CHIP_TCC8930)
		#if (DAUDIO_HW_REV == 0x20140220)
			uart_set_port_mux(0, 16);	//DEBUG
			uart_set_port_mux(1, 14);	//BT
			uart_set_port_mux(2, 8);	//MICOM
			uart_set_port_mux(3, 6);	//GPS
			uart_set_port_mux(4, 3);	//SIRIUS
			uart_set_port_mux(5, 7);	//FM1288

			switch (main_ver)
			{
				case DAUDIO_BOARD_6TH:
				case DAUDIO_BOARD_5TH:
				default:
					uart_set_port_mux_daudio(6, 21);	//EX_CDP
					break;
			}

		#elif (DAUDIO_HW_REV == 0x20131007)
			uart_set_port_mux(0, 16);	//DEBUG
			uart_set_port_mux(1, 14);	//BT
			uart_set_port_mux(2, 8);	//MICOM
			uart_set_port_mux(3, 20);	//GPS
			uart_set_port_mux(4, 3);	//SIRIUS
		#else
			uart_set_port_mux(0, 16);
			uart_set_port_mux(1, 7);
			uart_set_port_mux(2, 2);
			uart_set_port_mux(3, 3);
			uart_set_port_mux(4, 0);
		#endif
	#elif defined(CONFIG_CHIP_TCC8935S) || defined(CONFIG_CHIP_TCC8933S) || defined(CONFIG_CHIP_TCC8937S)
		uart_set_port_mux(0, 2);
		uart_set_port_mux(1, 20);
	#elif defined(CONFIG_CHIP_TCC8935) || defined(CONFIG_CHIP_TCC8933)
		uart_set_port_mux(0, 2);
		uart_set_port_mux(1, 20);
		//uart_set_port_mux(3, 12); // for GPS
		                            // need mounting R129,R133 and removing R126, R124
	#elif defined(TARGET_M805_893X_EVM)
	#endif
#endif
}

static void uart_init_port(int port, uint baud)
{
	uint16_t baud_divisor = (UART_CLK / 16 / baud);

	uart_reg_write(port, UART_LCR, LCR_EPS | LCR_STB | LCR_WLS_8);	/* 8 data, 1 stop, no parity */
	uart_reg_write(port, UART_IER, 0);
	uart_reg_write(port, UART_LCR, LCR_BKSE | LCR_EPS | LCR_STB | LCR_WLS_8);	/* 8 data, 1 stop, no parity */
	uart_reg_write(port, UART_DLL, baud_divisor & 0xff);
	uart_reg_write(port, UART_DLM, (baud_divisor >> 8) & 0xff);
	uart_reg_write(port, UART_FCR, FCR_FIFO_EN | FCR_RXFR | FCR_TXFR | Hw4 | Hw5);
	uart_reg_write(port, UART_LCR, LCR_EPS | LCR_STB | LCR_WLS_8);	/* 8 data, 1 stop, no parity */
}

int uart_putc(int port, char c )
{
	/* wait for the last char to get out */
	while (!(uart_reg_read(port, UART_LSR) & LSR_THRE))
		;
	uart_reg_write(port, UART_THR, c);
	return 0;
}

int uart_getc(int port, bool wait)  /* returns -1 if no data available */
{
	if (wait) {
		/* wait for data to show up in the rx fifo */
		while (!(uart_reg_read(port, UART_LSR) & LSR_DR))
			;
	} else {
		if (!(uart_reg_read(port, UART_LSR) & LSR_DR))
			return -1;
	}
	return uart_reg_read(port, UART_RBR);
}

void uart_flush_tx(int port)
{
	/* wait for the last char to get out */
	while (!(uart_reg_read(port, UART_LSR) & LSR_TEMT))
		;
}

void uart_flush_rx(int port)
{
	/* empty the rx fifo */
	while (uart_reg_read(port, UART_LSR) & LSR_DR) {
		volatile char c = uart_reg_read(port, UART_RBR);
		(void)c;
	}
}

void uart_init_early(void)
{
	uart_set_gpio();

	uart_init_port(DEBUG_UART, 115200);
}

void uart_init(void)
{
	uart_flush_rx(DEBUG_UART);
}
