m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
Xaltera_xcvr_native_a10_functions_h
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1576766060
!i10b 1
!s100 [>XY>TdjdXUl[Pn:6DaLC1
IPCGZEMb_X]VTJ>zFJYU0K3
VPCGZEMb_X]VTJ>zFJYU0K3
S1
dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
w1524483522
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/sim/altera_xcvr_native_a10_functions_h.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/sim/altera_xcvr_native_a10_functions_h.sv
L0 19
OL;L;10.6d;65
r1
!s85 0
31
!s108 1576766060.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/sim/altera_xcvr_native_a10_functions_h.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/sim/altera_xcvr_native_a10_functions_h.sv|-work|altera_common_sv_packages|
!i113 0
o-sv -work altera_common_sv_packages
tCvgOpt 0
