{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "e3dba847-561e-4c85-858e-d8ecca5a339f",
   "metadata": {},
   "source": [
    "# V2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2d76b073",
   "metadata": {},
   "outputs": [],
   "source": [
    "system_i/tdc_2ch_0/U0/tdc1/b1_gen[0].b1_buffer_inst"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4c30c241-b905-48c4-9424-129c2903b17c",
   "metadata": {},
   "outputs": [],
   "source": [
    "OUTPUT_FILE = \"tdc_placement.xdc\"\n",
    "\n",
    "IDX_TDC_2CH = 0\n",
    "COMMON_PATH = f\"system_i/tdc_2ch_{IDX_TDC_2CH}/U0\"\n",
    "\n",
    "SLICE_X0=36\n",
    "SLICE_Y0=51\n",
    "\n",
    "# ----------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
    "# generate a list of names for input LUT tree and sampling registers\n",
    "def eval_f(f_string, local_dict):\n",
    "    return eval(f'f\"\"\"{f_string}\"\"\"', globals() ,local_dict)\n",
    "    \n",
    "b0 = \"b0_gen/lut1_i\"\n",
    "b1 = \"b1_gen[{ib1}].b1_buffer_inst/lut1_i\"\n",
    "b2 = \"b2_gen[{ib2}].b2_buffer_inst/lut1_i\"\n",
    "b3 = \"b3_gen[{ib3}].b3_buffer_inst/lut1_i\"\n",
    "list_Bluts =[eval_f(b3 ,{\"ib3\":0}),\n",
    "             eval_f(b2 ,{\"ib2\":0}),\n",
    "             eval_f(b3 ,{\"ib3\":1}),\n",
    "             eval_f(b1 ,{\"ib1\":0}),\n",
    "             eval_f(b3 ,{\"ib3\":2}),\n",
    "             eval_f(b2 ,{\"ib2\":1}),\n",
    "             eval_f(b3 ,{\"ib3\":3}),\n",
    "             eval_f(b0 ,{\"ib0\":0}),\n",
    "             eval_f(b3 ,{\"ib3\":4}),\n",
    "             eval_f(b2 ,{\"ib2\":2}),\n",
    "             eval_f(b3 ,{\"ib3\":5}),\n",
    "             eval_f(b1 ,{\"ib1\":1}),\n",
    "             eval_f(b3 ,{\"ib3\":6}),\n",
    "             eval_f(b2 ,{\"ib2\":3}),\n",
    "             eval_f(b3 ,{\"ib3\":7}),]\n",
    "\n",
    "Sregs = \"sampler_gen[{iS1}].fine_samples_S_reg[{iS2}]\"\n",
    "list_Sregs = [eval(f'f\"\"\"{Sregs}\"\"\"', globals() ,{\"iS1\":i, \"iS2\":i}) for i in range(8)] + [eval(f'f\"\"\"{Sregs}\"\"\"', globals() ,{\"iS1\":i, \"iS2\":i+8}) for i in range(8)]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "b7bdfc82-27af-4801-b495-f03d209d7443",
   "metadata": {},
   "outputs": [],
   "source": [
    "constraint_str = f\"\"\"\n",
    "## False path\n",
    "# hit signal\n",
    "set_false_path -from [get_cells -hierarchical *hit_signal*]\n",
    "set_false_path -from [get_cells -hierarchical *hit_signal_extended_reg*]\n",
    "# reset signal\n",
    "set_false_path -from [get_ports {COMMON_PATH}/tdc1/rst_n]\n",
    "set_false_path -from [get_ports {COMMON_PATH}/tdc2/rst_n]\n",
    "#  input signal\n",
    "set_false_path -from [get_pins -hierarchical *hit_detected_edge_reg/C] -to [get_pins -hierarchical *fine_samples_Q_reg*/CLR]\n",
    "\n",
    "## TDC1\n",
    "# Bus skew constraint for the LUT buffer tree\n",
    "set_bus_skew 0.1 -from [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/hit_signal_extended_reg/C\"}}] -to [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_S_reg[*]/D\"}}]\n",
    "\n",
    "# Bus skew for Alignment of 16 phases after the sampler\n",
    "set_bus_skew -from [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_S_reg[*]/C\"}}] -to [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_Q_reg[*]/D\"}}] 0.150\n",
    "# Together with max delay \n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_S_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_Q_reg[*]\"}}] 2 -datapath_only\n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_Q_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_C_reg[*]\"}}] 2 -datapath_only\n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*fine_samples_C_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*latched_fine_time_reg[*]\"}}] 1\n",
    "\n",
    "## TDC2\n",
    "# Bus skew constraint for the LUT buffer tree\n",
    "set_bus_skew 0.15 -from [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/hit_signal_extended_reg/C\"}}] -to [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_Q_reg[*]/D\"}}]\n",
    "\n",
    "# Bus skew for Alignment of 16 phases after the sampler\n",
    "set_bus_skew -from [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_S_reg[*]/C\"}}] -to [get_pins -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_Q_reg[*]/D\"}}] 0.150\n",
    "# Together with max delay \n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_S_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_Q_reg[*]\"}}] 2 -datapath_only\n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_Q_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_C_reg[*]\"}}] 2 -datapath_only\n",
    "set_max_delay -from [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*fine_samples_C_reg[*]\"}}] -to [get_cells -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*latched_fine_time_reg[*]\"}}] 1\n",
    "\n",
    "\n",
    "## Place the remaining logic in the nearby Pblock\n",
    "create_pblock Pblock_TDC{IDX_TDC_2CH}\n",
    "set_property IS_SOFT FALSE [get_pblocks Pblock_TDC{IDX_TDC_2CH}]\n",
    "resize_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}] -add {{SLICE_X{SLICE_X0-2}Y{SLICE_Y0}:SLICE_X{SLICE_X0+7}Y{SLICE_Y0+14}}}\n",
    "add_cells_to_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}] [get_cells -quiet -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc1/*\"}}] \n",
    "add_cells_to_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}] [get_cells -quiet -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/tdc2/*\"}}] \n",
    "\n",
    "\n",
    "create_pblock Pblock_TDC{IDX_TDC_2CH}_out\n",
    "set_property IS_SOFT FALSE [get_pblocks Pblock_TDC{IDX_TDC_2CH}_out]\n",
    "resize_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}_out] -add {{SLICE_X{SLICE_X0-8}Y{SLICE_Y0}:SLICE_X{SLICE_X0-3}Y{SLICE_Y0+14}}}\n",
    "add_cells_to_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}_out] [get_cells -quiet -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/fast_data_builder_inst/*\"}}] \n",
    "add_cells_to_pblock [get_pblocks Pblock_TDC{IDX_TDC_2CH}_out] [get_cells -quiet -hierarchical -filter {{NAME =~ \"{COMMON_PATH}/trigger/*\"}}] \n",
    "\n",
    "\"\"\"\n",
    "# print(constraint_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "11e0eb99-575e-489e-9d23-898f325070f1",
   "metadata": {},
   "outputs": [],
   "source": [
    "output_xdc = []\n",
    "x_gap = 4\n",
    "\n",
    "for iTDC in [1,2]:\n",
    "    header_i = eval_f(COMMON_PATH+\"/tdc{iTDC}/\", {\"iTDC\":iTDC})\n",
    "    \n",
    "    # Bx LUT buffers\n",
    "    for i in range(len(list_Bluts)):\n",
    "        output_xdc.append(f\"set_property DONT_TOUCH TRUE [get_cells {header_i+list_Bluts[i]}]\") # First, ensure the cell is not optimized away\n",
    "        output_xdc.append(f\"set_property LOC SLICE_X{SLICE_X0+2+x_gap*(iTDC-1)}Y{SLICE_Y0+i} [get_cells {header_i+list_Bluts[i]}]\") # Then, apply your LOC constraint\n",
    "    \n",
    "    \n",
    "    # [S]ampling regs \n",
    "    for i in range(8):\n",
    "        \n",
    "        output_xdc.append(f\"set_property DONT_TOUCH TRUE [get_cells {header_i+list_Sregs[i]}]\")\n",
    "        output_xdc.append(f\"set_property LOC SLICE_X{SLICE_X0+x_gap*(iTDC-1)}Y{SLICE_Y0+i*2} [get_cells {header_i+list_Sregs[i]}]\")\n",
    "        output_xdc.append(f\"set_property DONT_TOUCH TRUE [get_cells {header_i+list_Sregs[i+8]}]\")\n",
    "        output_xdc.append(f\"set_property LOC SLICE_X{SLICE_X0+1+x_gap*(iTDC-1)}Y{SLICE_Y0+i*2} [get_cells {header_i+list_Sregs[i+8]}]\")\n",
    "\n",
    "    output_xdc.append(\"\\n\")\n",
    "\n",
    "for line in output_xdc:\n",
    "    constraint_str += line+\"\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "e59943d7",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(OUTPUT_FILE, \"w\") as file:\n",
    "    file.write(constraint_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "df2424f5-a139-4307-bd67-0122f4cb57b7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "## False path\n",
      "# hit signal\n",
      "set_false_path -from [get_cells -hierarchical *hit_signal*]\n",
      "set_false_path -from [get_cells -hierarchical *hit_signal_extended_reg*]\n",
      "# reset signal\n",
      "set_false_path -from [get_ports fifo_readout_i/tdc_2ch_0/U0/tdc1/rst_n]\n",
      "set_false_path -from [get_ports fifo_readout_i/tdc_2ch_0/U0/tdc2/rst_n]\n",
      "#  input signal\n",
      "set_false_path -from [get_pins -hierarchical *hit_detected_edge_reg/C] -to [get_pins -hierarchical *fine_samples_Q_reg*/CLR]\n",
      "\n",
      "## TDC1\n",
      "# Bus skew constraint for the LUT buffer tree\n",
      "set_bus_skew 0.1 -from [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/hit_signal_extended_reg/C\"}] -to [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_S_reg[*]/D\"}]\n",
      "\n",
      "# Bus skew for Alignment of 16 phases after the sampler\n",
      "set_bus_skew -from [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_S_reg[*]/C\"}] -to [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_Q_reg[*]/D\"}] 0.150\n",
      "# Together with max delay \n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_S_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_Q_reg[*]\"}] 2 -datapath_only\n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_Q_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_C_reg[*]\"}] 2 -datapath_only\n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*fine_samples_C_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*latched_fine_time_reg[*]\"}] 1\n",
      "\n",
      "## TDC2\n",
      "# Bus skew constraint for the LUT buffer tree\n",
      "set_bus_skew 0.15 -from [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/hit_signal_extended_reg/C\"}] -to [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_Q_reg[*]/D\"}]\n",
      "\n",
      "# Bus skew for Alignment of 16 phases after the sampler\n",
      "set_bus_skew -from [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_S_reg[*]/C\"}] -to [get_pins -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_Q_reg[*]/D\"}] 0.150\n",
      "# Together with max delay \n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_S_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_Q_reg[*]\"}] 2 -datapath_only\n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_Q_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_C_reg[*]\"}] 2 -datapath_only\n",
      "set_max_delay -from [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*fine_samples_C_reg[*]\"}] -to [get_cells -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*latched_fine_time_reg[*]\"}] 1\n",
      "\n",
      "\n",
      "## Place the remaining logic in the nearby Pblock\n",
      "create_pblock Pblock_TDC0\n",
      "set_property IS_SOFT FALSE [get_pblocks Pblock_TDC0]\n",
      "resize_pblock [get_pblocks Pblock_TDC0] -add {SLICE_X34Y51:SLICE_X43Y65}\n",
      "add_cells_to_pblock [get_pblocks Pblock_TDC0] [get_cells -quiet -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc1/*\"}] \n",
      "add_cells_to_pblock [get_pblocks Pblock_TDC0] [get_cells -quiet -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/tdc2/*\"}] \n",
      "\n",
      "\n",
      "create_pblock Pblock_TDC0_out\n",
      "set_property IS_SOFT FALSE [get_pblocks Pblock_TDC0_out]\n",
      "resize_pblock [get_pblocks Pblock_TDC0_out] -add {SLICE_X28Y51:SLICE_X33Y65}\n",
      "add_cells_to_pblock [get_pblocks Pblock_TDC0_out] [get_cells -quiet -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/fast_data_builder_inst/*\"}] \n",
      "add_cells_to_pblock [get_pblocks Pblock_TDC0_out] [get_cells -quiet -hierarchical -filter {NAME =~ \"fifo_readout_i/tdc_2ch_0/U0/trigger/*\"}] \n",
      "\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[0].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[0].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[0].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y52 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[0].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[1].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[1].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b1_gen[0].b1_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y54 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b1_gen[0].b1_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[2].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[2].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[1].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y56 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[1].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[3].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[3].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b0_gen/lut1_i]\n",
      "set_property LOC SLICE_X41Y58 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b0_gen/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[4].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[4].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[2].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y60 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[2].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[5].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[5].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b1_gen[1].b1_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y62 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b1_gen[1].b1_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[6].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[6].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[3].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y64 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b2_gen[3].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[7].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X41Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1b3_gen[7].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[0].fine_samples_S_reg[0]]\n",
      "set_property LOC SLICE_X40Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[0].fine_samples_S_reg[0]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[0].fine_samples_S_reg[8]]\n",
      "set_property LOC SLICE_X41Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[0].fine_samples_S_reg[8]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[1].fine_samples_S_reg[1]]\n",
      "set_property LOC SLICE_X40Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[1].fine_samples_S_reg[1]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[1].fine_samples_S_reg[9]]\n",
      "set_property LOC SLICE_X41Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[1].fine_samples_S_reg[9]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[2].fine_samples_S_reg[2]]\n",
      "set_property LOC SLICE_X40Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[2].fine_samples_S_reg[2]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[2].fine_samples_S_reg[10]]\n",
      "set_property LOC SLICE_X41Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[2].fine_samples_S_reg[10]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[3].fine_samples_S_reg[3]]\n",
      "set_property LOC SLICE_X40Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[3].fine_samples_S_reg[3]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[3].fine_samples_S_reg[11]]\n",
      "set_property LOC SLICE_X41Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[3].fine_samples_S_reg[11]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[4].fine_samples_S_reg[4]]\n",
      "set_property LOC SLICE_X40Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[4].fine_samples_S_reg[4]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[4].fine_samples_S_reg[12]]\n",
      "set_property LOC SLICE_X41Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[4].fine_samples_S_reg[12]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[5].fine_samples_S_reg[5]]\n",
      "set_property LOC SLICE_X40Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[5].fine_samples_S_reg[5]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[5].fine_samples_S_reg[13]]\n",
      "set_property LOC SLICE_X41Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[5].fine_samples_S_reg[13]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[6].fine_samples_S_reg[6]]\n",
      "set_property LOC SLICE_X40Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[6].fine_samples_S_reg[6]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[6].fine_samples_S_reg[14]]\n",
      "set_property LOC SLICE_X41Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[6].fine_samples_S_reg[14]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[7].fine_samples_S_reg[7]]\n",
      "set_property LOC SLICE_X40Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[7].fine_samples_S_reg[7]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[7].fine_samples_S_reg[15]]\n",
      "set_property LOC SLICE_X41Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc1sampler_gen[7].fine_samples_S_reg[15]]\n",
      "\n",
      "\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[0].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[0].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[0].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y52 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[0].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[1].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[1].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b1_gen[0].b1_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y54 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b1_gen[0].b1_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[2].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[2].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[1].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y56 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[1].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[3].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[3].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b0_gen/lut1_i]\n",
      "set_property LOC SLICE_X43Y58 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b0_gen/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[4].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[4].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[2].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y60 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[2].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[5].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[5].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b1_gen[1].b1_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y62 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b1_gen[1].b1_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[6].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[6].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[3].b2_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y64 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b2_gen[3].b2_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[7].b3_buffer_inst/lut1_i]\n",
      "set_property LOC SLICE_X43Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2b3_gen[7].b3_buffer_inst/lut1_i]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[0].fine_samples_S_reg[0]]\n",
      "set_property LOC SLICE_X42Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[0].fine_samples_S_reg[0]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[0].fine_samples_S_reg[8]]\n",
      "set_property LOC SLICE_X43Y51 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[0].fine_samples_S_reg[8]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[1].fine_samples_S_reg[1]]\n",
      "set_property LOC SLICE_X42Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[1].fine_samples_S_reg[1]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[1].fine_samples_S_reg[9]]\n",
      "set_property LOC SLICE_X43Y53 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[1].fine_samples_S_reg[9]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[2].fine_samples_S_reg[2]]\n",
      "set_property LOC SLICE_X42Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[2].fine_samples_S_reg[2]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[2].fine_samples_S_reg[10]]\n",
      "set_property LOC SLICE_X43Y55 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[2].fine_samples_S_reg[10]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[3].fine_samples_S_reg[3]]\n",
      "set_property LOC SLICE_X42Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[3].fine_samples_S_reg[3]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[3].fine_samples_S_reg[11]]\n",
      "set_property LOC SLICE_X43Y57 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[3].fine_samples_S_reg[11]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[4].fine_samples_S_reg[4]]\n",
      "set_property LOC SLICE_X42Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[4].fine_samples_S_reg[4]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[4].fine_samples_S_reg[12]]\n",
      "set_property LOC SLICE_X43Y59 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[4].fine_samples_S_reg[12]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[5].fine_samples_S_reg[5]]\n",
      "set_property LOC SLICE_X42Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[5].fine_samples_S_reg[5]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[5].fine_samples_S_reg[13]]\n",
      "set_property LOC SLICE_X43Y61 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[5].fine_samples_S_reg[13]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[6].fine_samples_S_reg[6]]\n",
      "set_property LOC SLICE_X42Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[6].fine_samples_S_reg[6]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[6].fine_samples_S_reg[14]]\n",
      "set_property LOC SLICE_X43Y63 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[6].fine_samples_S_reg[14]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[7].fine_samples_S_reg[7]]\n",
      "set_property LOC SLICE_X42Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[7].fine_samples_S_reg[7]]\n",
      "set_property DONT_TOUCH TRUE [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[7].fine_samples_S_reg[15]]\n",
      "set_property LOC SLICE_X43Y65 [get_cells fifo_readout_i/tdc_2ch_0/U0tdc2sampler_gen[7].fine_samples_S_reg[15]]\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(constraint_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3347d03b-577a-43ff-8bba-578b848855fc",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
