INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/ASIC-PYNQ/LAB2/Filp-Flop_sync/sim/Flop_sync_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flop_sync_tb
