strict digraph "" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2f147c6210>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f147c6290>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2f147c6650>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2f147c6750>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6950>",
		fillcolor=cadetblue,
		label="29:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6950>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_21:AL"	[def_var="['next_state']",
		label="Leaf_21:AL"];
	"29:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c64d0>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c64d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f147c67d0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "29:BS"	[cond="['in']",
		label=in,
		lineno=28];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6810>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6810>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2f147c6b50>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2f147c6bd0>",
		clk_sens=False,
		fillcolor=gold,
		label="21:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6310>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f147c6310>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"24:IF" -> "25:BS"	[cond="['in']",
		label=in,
		lineno=24];
	"24:IF" -> "27:BS"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"31:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
}
