INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder/Decoder.srcs/sources_1/new/Decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder4_16/Decoder4_16.srcs/sources_1/new/Decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder4_16/Decoder4_16.srcs/sim_1/new/sim_Dec4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Dec4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder4_16/Decoder4_16.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
