# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:47 on Jul 08,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../moddo sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:27 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:30:27 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:28 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:30:28 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:28 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:30:28 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:28 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:30:28 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:30:28 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_36076\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftcw3wqr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcw3wqr
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 5000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 5250011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:39 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:35:39 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:39 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:35:39 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:39 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:35:39 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:39 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:35:39 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:37:53 on Jul 09,2022, Elapsed time: 0:07:25
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:37:53 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_33100\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlfti2qqyr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti2qqyr
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:52 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:38:52 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:52 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:38:52 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:53 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:38:53 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:53 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:38:53 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:38:59 on Jul 09,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:38:59 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_36556\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftcjm8c8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcjm8c8
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:40:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:40:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:40:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:41:00 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:41:02 on Jul 09,2022, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:41:02 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_10412\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/mag_approx_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlft2it9c9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2it9c9
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:57 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:52:57 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:57 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:52:57 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:57 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:52:58 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:58 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:52:58 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:53:00 on Jul 09,2022, Elapsed time: 0:11:58
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:53:00 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_29764\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftez10fi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftez10fi
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:56 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:54:56 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:56 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:54:56 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:56 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:54:56 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:56 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:54:56 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:54:58 on Jul 09,2022, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:54:58 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_37724\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlft27y7h6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft27y7h6
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 20:57:29 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 20:57:29 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:57:29 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:29 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 20:57:30 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 20:57:32 on Jul 09,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 20:57:32 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_35028\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftjibarh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjibarh
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:16 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:00:16 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:16 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:00:16 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:16 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:00:16 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:16 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:00:16 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:00:18 on Jul 09,2022, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:00:18 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_36588\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftmiwkw7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmiwkw7
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:47 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:02:47 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:02:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:02:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:02:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:02:50 on Jul 09,2022, Elapsed time: 0:02:32
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:02:50 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_18236\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlft0z2j16".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0z2j16
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:06:05 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:06:05 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:06:06 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:06 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:06:06 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:06:08 on Jul 09,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:06:08 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_20136\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftiqrv1j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiqrv1j
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:09:05 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:09:05 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:09:05 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:05 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:09:06 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:09:08 on Jul 09,2022, Elapsed time: 0:03:00
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:09:08 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_4772\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlft0d9255".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0d9255
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000010 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500011 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:36:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:36:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:36:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:59 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:36:59 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:37:07 on Jul 09,2022, Elapsed time: 0:27:59
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:37:07 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_35692\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftdf3e3k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdf3e3k
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(74)
#    Time: 10000015 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 74
# 
# wave zoom full
# 0 ns
# 10500016 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:35 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:38:35 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:35 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:38:35 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:35 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:38:35 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:35 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:38:36 on Jul 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:38:40 on Jul 09,2022, Elapsed time: 0:01:33
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:38:40 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_25716\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftgi043b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgi043b
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(73)
#    Time: 10000015 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 73
# 
# wave zoom full
# 0 ns
# 10500016 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:23 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:43:23 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:23 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:43:23 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:23 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:43:23 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:23 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:43:23 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:43:27 on Jul 09,2022, Elapsed time: 0:04:47
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:43:27 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_36776\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftfzd5y3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfzd5y3
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(75)
#    Time: 10000015 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 75
# 
# wave zoom full
# 0 ns
# 10500016 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Yehor/FPGA_Development/Intel/envelope_approximation/wrkspc/work".
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:47 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:45:47 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:45:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:45:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:48 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:45:48 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:45:50 on Jul 09,2022, Elapsed time: 0:02:23
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:45:50 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_29820\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlft67b585".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft67b585
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(75)
#    Time: 10000015 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 75
# 
# wave zoom full
# 0 ns
# 10500016 ns
# 
# 
# 
do sim.do
# if { [file exists work] } {
#     vdel -all
# }
# 
# set models_dir "../models"
# ../models
# 
# set design_dir "$models_dir/design" 
# ../models/design
# set verification_dir "$models_dir/verification"
# ../models/verification
# 
# Create working library
# vlib work
# 
# Compile all the Verilog sources in current folder into working library
# 
# vlog $design_dir/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:43 on Jul 09,2022
# vlog -reportprogress 300 ../models/design/envelope_approximation.v ../models/design/exp_integrator.v ../models/design/magnitude_approx.v 
# -- Compiling module envelope_approximation
# -- Compiling module exp_integrator
# -- Compiling module magnitude_approx
# 
# Top level modules:
# 	envelope_approximation
# End time: 21:48:43 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/test_package.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:43 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/test_package.sv 
# -- Compiling package test_package
# 
# Top level modules:
# 	--none--
# End time: 21:48:43 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/sv/*.sv 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:43 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/sv/clock_gen.sv ../models/verification/sv/sine_cos_gen.sv ../models/verification/sv/test_package.sv ../models/verification/sv/top.sv 
# -- Compiling module clock_gen
# -- Compiling module sine_cos_gen
# -- Importing package test_package
# -- Compiling package test_package
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:48:43 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog $verification_dir/c/*.c -dpiheader $verification_dir/h/dpiheader.h 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:43 on Jul 09,2022
# vlog -reportprogress 300 ../models/verification/c/test_functions.c -dpiheader ../models/verification/h/dpiheader.h 
# -- Compiling DPI/PLI C file ../models/verification/c/test_functions.c
# 
# ../models/verification/c/test_functions.c:19:2: warning: no newline at end of file
# 
# End time: 21:48:43 on Jul 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-7035) Skip generating the empty DPI header '../models/verification/h/dpiheader.h'.
# 
# 
# Open testbench module for simulation
# 
# vsim -t 1ns -voptargs=+acc top
# End time: 21:48:45 on Jul 09,2022, Elapsed time: 0:02:55
# Errors: 0, Warnings: 2
# vsim -t 1ns -voptargs="+acc" top 
# Start time: 21:48:46 on Jul 09,2022
# Loading sv_std.std
# Loading work.top
# Loading work.clock_gen
# Loading work.test_package
# Loading work.sine_cos_gen
# Loading work.envelope_approximation
# Loading work.magnitude_approx
# Loading work.exp_integrator
# Loading C:/Users/MrGoshak/AppData/Local/Temp\MrGoshak@DESKTOP-HQFE32B_dpi_33784\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# 
# Add all testbench signals to waveform diagram
# 
# add wave  /top/env_approx_inst0/ext_integrator_inst0/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MrGoshak  Hostname: DESKTOP-HQFE32B  ProcessID: 32656
#           Attempting to use alternate WLF file "./wlftqyv8qr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqyv8qr
# 
# onbreak resume
# 
# configure wave -timelineunits us
# Run simulation
# run -all
# ** Note: $finish    : ../models/verification/sv/top.sv(75)
#    Time: 10000015 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at ../models/verification/sv/top.sv line 75
# 
# wave zoom full
# 0 ns
# 10500016 ns
# 
# 
# 
# End time: 22:04:57 on Jul 09,2022, Elapsed time: 0:16:11
# Errors: 0, Warnings: 2
