@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":6:7:6:14|Synthesizing module freq_div in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\delay_chain.v":6:7:6:17|Synthesizing module delay_chain in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":6:7:6:21|Synthesizing module switch_clk_2MHz in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":6:7:6:14|Synthesizing module freq_div in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\delay_chain.v":6:7:6:17|Synthesizing module delay_chain in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":6:7:6:21|Synthesizing module switch_clk_1MHz in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":4:7:4:33|Synthesizing module config_register_latched_dec in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":6:7:6:16|Synthesizing module xor_n_bits in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":6:7:6:16|Synthesizing module xor_n_bits in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":10:7:10:21|Synthesizing module ASIC_bridge_top in library work.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":89:5:89:10|Trying to extract state machine for register current_state.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":91:5:91:10|Trying to extract state machine for register current_state.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":10:7:10:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":10:7:10:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

