###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Apr 13 12:22:19 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.100
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.231 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.230 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.194 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.193 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.141 | 
     | sb_wide/out_2_4_id1_bar_reg_0_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.140 | 
     | sb_wide/out_2_4_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.084 |   0.044 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.022 | -0.001 |   0.043 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b      | 0.024 |  0.015 |   0.057 |   -0.042 | 
     | sb_wide                                    | out_2_4[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.048 |   -0.052 | 
     | FE_OFC439_out_BUS16_S2_T4_0                |                  | BUFFD6BWP40                | 0.027 | -0.010 |   0.048 |   -0.052 | 
     | FE_OFC439_out_BUS16_S2_T4_0                | I v -> Z v       | BUFFD6BWP40                | 0.043 |  0.044 |   0.092 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.008 |   0.100 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.234 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.233 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.197 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.196 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.144 | 
     | sb_wide/out_2_4_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.143 | 
     | sb_wide/out_2_4_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.086 |   0.045 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.026 | -0.001 |   0.044 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.030 |  0.020 |   0.064 |   -0.038 | 
     | sb_wide                                    | out_2_4[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.049 | 
     | FE_OFC438_out_BUS16_S2_T4_1                |                  | BUFFD8BWP40                | 0.033 | -0.010 |   0.054 |   -0.049 | 
     | FE_OFC438_out_BUS16_S2_T4_1                | I v -> Z v       | BUFFD8BWP40                | 0.034 |  0.041 |   0.095 |   -0.007 | 
     |                                            |                  | pe_tile_new_unq1           | 0.037 |  0.007 |   0.103 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.235 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.234 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.198 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.197 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.145 | 
     | sb_wide/out_2_4_id1_bar_reg_7_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.144 | 
     | sb_wide/out_2_4_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.030 |  0.085 |   0.045 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.026 | -0.001 |   0.043 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.023 |  0.017 |   0.060 |   -0.044 | 
     | sb_wide                                    | out_2_4[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.053 | 
     | FE_OFC437_out_BUS16_S2_T4_7                |                  | BUFFD6BWP40                | 0.025 | -0.010 |   0.050 |   -0.053 | 
     | FE_OFC437_out_BUS16_S2_T4_7                | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.044 |   0.094 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.009 |   0.104 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.105
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.237 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.236 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.202 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.199 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.145 | 
     | sb_wide/out_2_0_id1_bar_reg_12_            |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.040 |   -0.145 | 
     | sb_wide/out_2_0_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.019 |  0.082 |   0.043 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.017 | -0.001 |   0.042 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.026 |  0.017 |   0.059 |   -0.046 | 
     | sb_wide                                    | out_2_0[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.049 |   -0.056 | 
     | FE_OFC126_out_BUS16_S2_T0_12               |                  | BUFFD6BWP40                | 0.029 | -0.010 |   0.049 |   -0.056 | 
     | FE_OFC126_out_BUS16_S2_T0_12               | I v -> Z v       | BUFFD6BWP40                | 0.049 |  0.052 |   0.100 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.050 |  0.005 |   0.105 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.107
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.238 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.237 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.201 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.200 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.148 | 
     | sb_wide/out_2_4_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.147 | 
     | sb_wide/out_2_4_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.023 |  0.083 |   0.043 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.020 | -0.001 |   0.041 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.033 |  0.020 |   0.061 |   -0.045 | 
     | sb_wide                                    | out_2_4[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.056 | 
     | FE_OFC166_out_BUS16_S2_T4_13               |                  | BUFFD6BWP40                | 0.036 | -0.010 |   0.051 |   -0.056 | 
     | FE_OFC166_out_BUS16_S2_T4_13               | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.049 |   0.100 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.045 |  0.006 |   0.107 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.107
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.238 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.238 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.201 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.200 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.148 | 
     | sb_wide/out_2_4_id1_bar_reg_12_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.147 | 
     | sb_wide/out_2_4_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.086 |   0.045 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.023 | -0.001 |   0.044 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.036 |  0.018 |   0.062 |   -0.045 | 
     | sb_wide                                    | out_2_4[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.056 | 
     | FE_OFC427_out_BUS16_S2_T4_12               |                  | BUFFD6BWP40                | 0.040 | -0.011 |   0.051 |   -0.056 | 
     | FE_OFC427_out_BUS16_S2_T4_12               | I v -> Z v       | BUFFD6BWP40                | 0.042 |  0.050 |   0.101 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.043 |  0.005 |   0.107 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.239 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.238 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.204 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.194 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.141 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.140 | 
     | sb_wide/out_0_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.022 |  0.084 |   0.052 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.020 | -0.001 |   0.050 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.019 |  0.015 |   0.066 |   -0.042 | 
     | sb_wide                                    | out_0_2[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.052 | 
     | FE_OFC396_out_BUS16_S0_T2_7                |                  | BUFFD6BWP40                | 0.021 | -0.009 |   0.056 |   -0.052 | 
     | FE_OFC396_out_BUS16_S0_T2_7                | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.042 |   0.099 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.009 |   0.108 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.240 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.239 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.203 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.202 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.149 | 
     | sb_wide/out_2_4_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.149 | 
     | sb_wide/out_2_4_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.086 |   0.046 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.028 | -0.001 |   0.044 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b      | 0.035 |  0.019 |   0.063 |   -0.045 | 
     | sb_wide                                    | out_2_4[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.056 | 
     | FE_OFC433_out_BUS16_S2_T4_2                |                  | BUFFD6BWP40                | 0.039 | -0.010 |   0.053 |   -0.056 | 
     | FE_OFC433_out_BUS16_S2_T4_2                | I v -> Z v       | BUFFD6BWP40                | 0.042 |  0.049 |   0.102 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.044 |  0.006 |   0.108 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.240 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.239 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.203 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.202 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.150 | 
     | sb_wide/out_2_4_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.149 | 
     | sb_wide/out_2_4_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.038 |  0.090 |   0.050 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.034 | -0.001 |   0.048 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.023 |  0.017 |   0.065 |   -0.043 | 
     | sb_wide                                    | out_2_4[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.053 | 
     | FE_OFC434_out_BUS16_S2_T4_4                |                  | BUFFD6BWP40                | 0.025 | -0.010 |   0.056 |   -0.053 | 
     | FE_OFC434_out_BUS16_S2_T4_4                | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.045 |   0.101 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.047 |  0.008 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.240 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.239 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.205 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.204 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.151 | 
     | sb_wide/out_2_1_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.150 | 
     | sb_wide/out_2_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.030 |  0.087 |   0.046 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.027 | -0.001 |   0.044 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.018 |  0.016 |   0.060 |   -0.049 | 
     | sb_wide                                    | out_2_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.058 | 
     | FE_OFC219_out_BUS16_S2_T1_9                |                  | CKBD4BWP40                 | 0.020 | -0.009 |   0.051 |   -0.058 | 
     | FE_OFC219_out_BUS16_S2_T1_9                | I v -> Z v       | CKBD4BWP40                 | 0.065 |  0.054 |   0.104 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.005 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.239 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.206 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.195 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.142 | 
     | sb_wide/out_0_2_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.141 | 
     | sb_wide/out_0_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.085 |   0.053 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.023 | -0.001 |   0.051 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.021 |  0.014 |   0.065 |   -0.044 | 
     | sb_wide                                    | out_0_2[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.053 | 
     | FE_OFC173_out_BUS16_S0_T2_13               |                  | BUFFD6BWP40                | 0.023 | -0.010 |   0.056 |   -0.053 | 
     | FE_OFC173_out_BUS16_S0_T2_13               | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.042 |   0.098 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1           | 0.050 |  0.012 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.240 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.206 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.204 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.151 | 
     | sb_wide/out_2_1_id1_bar_reg_12_            |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.151 | 
     | sb_wide/out_2_1_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.087 |   0.046 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.025 | -0.001 |   0.044 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.021 |  0.016 |   0.060 |   -0.049 | 
     | sb_wide                                    | out_2_1[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.059 | 
     | FE_OFC117_out_BUS16_S2_T1_12               |                  | CKBD4BWP40                 | 0.024 | -0.010 |   0.050 |   -0.059 | 
     | FE_OFC117_out_BUS16_S2_T1_12               | I v -> Z v       | CKBD4BWP40                 | 0.064 |  0.055 |   0.105 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.064 |  0.004 |   0.109 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.240 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.206 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.196 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.142 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.142 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.051 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.019 | -0.001 |   0.050 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.015 |  0.013 |   0.064 |   -0.046 | 
     | sb_wide                                    | out_0_2[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.055 | 
     | FE_OFC401_out_BUS16_S0_T2_4                |                  | CKBD4BWP40                 | 0.017 | -0.009 |   0.055 |   -0.055 | 
     | FE_OFC401_out_BUS16_S0_T2_4                | I v -> Z v       | CKBD4BWP40                 | 0.061 |  0.046 |   0.101 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.064 |  0.009 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.242 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.241 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.205 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.204 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.151 | 
     | sb_wide/out_2_4_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.151 | 
     | sb_wide/out_2_4_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.090 |   0.049 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.028 | -0.001 |   0.048 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.020 |  0.017 |   0.065 |   -0.045 | 
     | sb_wide                                    | out_2_4[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.054 | 
     | FE_PSBC10_FE_OFN414_out_BUS16_S2_T4_5      |                  | CKBD6BWP40                 | 0.022 | -0.009 |   0.056 |   -0.054 | 
     | FE_PSBC10_FE_OFN414_out_BUS16_S2_T4_5      | I v -> Z v       | CKBD6BWP40                 | 0.046 |  0.042 |   0.099 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.012 |   0.110 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.242 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.205 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.153 | 
     | sb_wide/out_2_1_id1_bar_reg_8_             |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.152 | 
     | sb_wide/out_2_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.090 |   0.049 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.028 | -0.002 |   0.047 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b      | 0.017 |  0.014 |   0.062 |   -0.049 | 
     | sb_wide                                    | out_2_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.058 | 
     | FE_OFC311_out_BUS16_S2_T1_8                |                  | CKBD4BWP40                 | 0.019 | -0.009 |   0.053 |   -0.058 | 
     | FE_OFC311_out_BUS16_S2_T1_8                | I v -> Z v       | CKBD4BWP40                 | 0.064 |  0.053 |   0.106 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.065 |  0.005 |   0.111 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.242 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.241 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.205 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.153 | 
     | sb_wide/out_2_1_id1_bar_reg_11_            |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.152 | 
     | sb_wide/out_2_1_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.087 |   0.045 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.025 | -0.001 |   0.044 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b      | 0.032 |  0.017 |   0.061 |   -0.049 | 
     | sb_wide                                    | out_2_1[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.060 | 
     | FE_OFC209_out_BUS16_S2_T1_11               |                  | BUFFD5BWP40                | 0.036 | -0.010 |   0.051 |   -0.060 | 
     | FE_OFC209_out_BUS16_S2_T1_11               | I v -> Z v       | BUFFD5BWP40                | 0.055 |  0.056 |   0.107 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.055 |  0.004 |   0.111 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.243 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.242 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.208 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.205 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.152 | 
     | sb_wide/out_2_0_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.151 | 
     | sb_wide/out_2_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.043 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.019 | -0.001 |   0.042 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.027 |  0.015 |   0.058 |   -0.054 | 
     | sb_wide                                    | out_2_0[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.048 |   -0.064 | 
     | FE_OFC273_out_BUS16_S2_T0_5                |                  | CKBD4BWP40                 | 0.030 | -0.010 |   0.048 |   -0.064 | 
     | FE_OFC273_out_BUS16_S2_T0_5                | I v -> Z v       | CKBD4BWP40                 | 0.070 |  0.059 |   0.107 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.071 |  0.005 |   0.112 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.243 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.209 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.207 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.154 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.154 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.027 |  0.088 |   0.046 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.024 | -0.001 |   0.045 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.020 |  0.017 |   0.062 |   -0.051 | 
     | sb_wide                                    | out_2_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.060 | 
     | FE_OFC285_out_BUS16_S2_T1_1                |                  | CKBD4BWP40                 | 0.022 | -0.010 |   0.052 |   -0.060 | 
     | FE_OFC285_out_BUS16_S2_T1_1                | I v -> Z v       | CKBD4BWP40                 | 0.067 |  0.056 |   0.109 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.112 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.243 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.209 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.206 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.153 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.152 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.044 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.018 | -0.001 |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b      | 0.031 |  0.014 |   0.058 |   -0.055 | 
     | sb_wide                                    | out_2_0[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.047 |   -0.065 | 
     | FE_OFC268_out_BUS16_S2_T0_2                |                  | CKBD4BWP40                 | 0.034 | -0.010 |   0.047 |   -0.065 | 
     | FE_OFC268_out_BUS16_S2_T0_2                | I v -> Z v       | CKBD4BWP40                 | 0.074 |  0.059 |   0.107 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.006 |   0.113 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.208 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.207 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.154 | 
     | sb_wide/out_2_4_id1_bar_reg_6_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.154 | 
     | sb_wide/out_2_4_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.026 |  0.085 |   0.044 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.023 | -0.001 |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_4_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b      | 0.034 |  0.021 |   0.064 |   -0.049 | 
     | sb_wide                                    | out_2_4[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.059 | 
     | FE_OFC432_out_BUS16_S2_T4_6                |                  | BUFFD6BWP40                | 0.038 | -0.010 |   0.054 |   -0.059 | 
     | FE_OFC432_out_BUS16_S2_T4_6                | I v -> Z v       | BUFFD6BWP40                | 0.047 |  0.049 |   0.103 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.051 |  0.010 |   0.113 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.244 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.210 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.199 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.146 | 
     | sb_wide/out_0_2_id1_bar_reg_14_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.146 | 
     | sb_wide/out_0_2_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.052 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.019 | -0.001 |   0.050 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b      | 0.021 |  0.015 |   0.066 |   -0.048 | 
     | sb_wide                                    | out_0_2[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.058 | 
     | FE_OFC172_out_BUS16_S0_T2_14               |                  | CKBD4BWP40                 | 0.023 | -0.010 |   0.056 |   -0.058 | 
     | FE_OFC172_out_BUS16_S0_T2_14               | I v -> Z v       | CKBD4BWP40                 | 0.062 |  0.049 |   0.105 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.064 |  0.009 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.208 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.093 |   -0.207 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.155 | 
     | sb_wide/out_2_3_id1_bar_reg_7_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.040 |   -0.154 | 
     | sb_wide/out_2_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.086 |   0.046 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.024 | -0.001 |   0.045 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.027 |  0.019 |   0.064 |   -0.050 | 
     | sb_wide                                    | out_2_3[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.060 | 
     | FE_OFC287_out_BUS16_S2_T3_7                |                  | BUFFD5BWP40                | 0.030 | -0.010 |   0.054 |   -0.060 | 
     | FE_OFC287_out_BUS16_S2_T3_7                | I v -> Z v       | BUFFD5BWP40                | 0.058 |  0.056 |   0.110 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.059 |  0.004 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.209 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.043 |  0.010 |  -0.085 |   -0.199 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.053 |  -0.032 |   -0.146 | 
     | sb_wide/out_1_3_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.049 |  0.001 |  -0.032 |   -0.146 | 
     | sb_wide/out_1_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.019 |  0.082 |   0.050 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.017 | -0.001 |   0.049 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.028 |  0.016 |   0.065 |   -0.049 | 
     | sb_wide                                    | out_1_3[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.060 | 
     | FE_OFC147_out_BUS16_S1_T3_13               |                  | BUFFD6BWP40                | 0.030 | -0.010 |   0.054 |   -0.060 | 
     | FE_OFC147_out_BUS16_S1_T3_13               | I v -> Z v       | BUFFD6BWP40                | 0.051 |  0.050 |   0.104 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.054 |  0.010 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.245 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.209 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.044 |  0.012 |  -0.083 |   -0.197 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.055 |  0.055 |  -0.028 |   -0.142 | 
     | sb_wide/out_0_4_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.055 |  0.001 |  -0.026 |   -0.141 | 
     | sb_wide/out_0_4_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.023 |  0.085 |   0.059 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.020 | -0.001 |   0.057 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.019 |  0.015 |   0.072 |   -0.042 | 
     | sb_wide                                    | out_0_4[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.051 | 
     | FE_OFC136_out_BUS16_S0_T4_13               |                  | CKBD4BWP40                 | 0.021 | -0.009 |   0.063 |   -0.051 | 
     | FE_OFC136_out_BUS16_S0_T4_13               | I v -> Z v       | CKBD4BWP40                 | 0.052 |  0.048 |   0.111 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.053 |  0.003 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.211 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.208 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.154 | 
     | sb_wide/out_2_0_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.154 | 
     | sb_wide/out_2_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.023 |  0.085 |   0.046 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.021 | -0.001 |   0.045 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.029 |  0.017 |   0.062 |   -0.052 | 
     | sb_wide                                    | out_2_0[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.063 | 
     | FE_OFC272_out_BUS16_S2_T0_4                |                  | CKBD4BWP40                 | 0.032 | -0.010 |   0.052 |   -0.063 | 
     | FE_OFC272_out_BUS16_S2_T0_4                | I v -> Z v       | CKBD4BWP40                 | 0.072 |  0.057 |   0.109 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.006 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.211 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.200 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.147 | 
     | sb_wide/out_0_2_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.050 |  0.000 |  -0.032 |   -0.147 | 
     | sb_wide/out_0_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.085 |   0.053 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.026 | -0.001 |   0.051 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.018 |  0.016 |   0.067 |   -0.047 | 
     | sb_wide                                    | out_0_2[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.056 | 
     | FE_OFC400_out_BUS16_S0_T2_9                |                  | CKBD4BWP40                 | 0.021 | -0.009 |   0.058 |   -0.056 | 
     | FE_OFC400_out_BUS16_S0_T2_9                | I v -> Z v       | CKBD4BWP40                 | 0.061 |  0.048 |   0.106 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.063 |  0.008 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.114
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.211 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.208 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.154 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.040 |   -0.154 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.029 |  0.087 |   0.047 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.026 | -0.001 |   0.046 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.024 |  0.017 |   0.063 |   -0.052 | 
     | sb_wide                                    | out_2_0[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.061 | 
     | FE_OFC125_out_BUS16_S2_T0_13               |                  | CKBD4BWP40                 | 0.027 | -0.010 |   0.053 |   -0.061 | 
     | FE_OFC125_out_BUS16_S2_T0_13               | I v -> Z v       | CKBD4BWP40                 | 0.070 |  0.057 |   0.110 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.071 |  0.004 |   0.114 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.245 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.211 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.201 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.147 | 
     | sb_wide/out_0_2_id1_bar_reg_6_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.147 | 
     | sb_wide/out_0_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.051 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.018 | -0.001 |   0.050 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b      | 0.032 |  0.018 |   0.068 |   -0.047 | 
     | sb_wide                                    | out_0_2[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.057 | 
     | FE_OFC403_out_BUS16_S0_T2_6                |                  | BUFFD5BWP40                | 0.035 | -0.010 |   0.057 |   -0.057 | 
     | FE_OFC403_out_BUS16_S0_T2_6                | I v -> Z v       | BUFFD5BWP40                | 0.050 |  0.049 |   0.106 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.054 |  0.009 |   0.115 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.210 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.209 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.156 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.156 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.044 |  0.096 |   0.055 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.039 | -0.002 |   0.053 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b      | 0.024 |  0.020 |   0.073 |   -0.042 | 
     | sb_wide                                    | out_2_4[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.052 | 
     | FE_OFC154_out_BUS16_S2_T4_14               |                  | BUFFD6BWP40                | 0.027 | -0.010 |   0.063 |   -0.052 | 
     | FE_OFC154_out_BUS16_S2_T4_14               | I v -> Z v       | BUFFD6BWP40                | 0.044 |  0.044 |   0.107 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.046 |  0.008 |   0.115 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.247 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.246 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.212 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.209 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.155 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.155 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.088 |   0.048 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.024 | -0.001 |   0.047 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.028 |  0.015 |   0.062 |   -0.053 | 
     | sb_wide                                    | out_2_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.063 | 
     | FE_OFC263_out_BUS16_S2_T0_1                |                  | CKBD4BWP40                 | 0.031 | -0.010 |   0.052 |   -0.063 | 
     | FE_OFC263_out_BUS16_S2_T0_1                | I v -> Z v       | CKBD4BWP40                 | 0.075 |  0.057 |   0.109 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.006 |   0.115 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.210 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.209 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.157 | 
     | sb_wide/out_2_4_id1_bar_reg_8_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.156 | 
     | sb_wide/out_2_4_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.043 |  0.093 |   0.052 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.037 | -0.002 |   0.051 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b      | 0.036 |  0.027 |   0.078 |   -0.038 | 
     | sb_wide                                    | out_2_4[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.049 | 
     | FE_OCPC41_out_BUS16_S2_T4_8                |                  | BUFFD10BWP40               | 0.040 | -0.011 |   0.067 |   -0.049 | 
     | FE_OCPC41_out_BUS16_S2_T4_8                | I v -> Z v       | BUFFD10BWP40               | 0.029 |  0.037 |   0.104 |   -0.012 | 
     |                                            |                  | pe_tile_new_unq1           | 0.039 |  0.012 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.116
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.246 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.210 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.209 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.157 | 
     | sb_wide/out_2_4_id1_bar_reg_10_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.156 | 
     | sb_wide/out_2_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.047 |  0.096 |   0.056 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.041 | -0.002 |   0.054 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b      | 0.023 |  0.018 |   0.072 |   -0.043 | 
     | sb_wide                                    | out_2_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.053 | 
     | FE_OFC430_out_BUS16_S2_T4_10               |                  | BUFFD6BWP40                | 0.026 | -0.009 |   0.063 |   -0.053 | 
     | FE_OFC430_out_BUS16_S2_T4_10               | I v -> Z v       | BUFFD6BWP40                | 0.045 |  0.044 |   0.107 |   -0.009 | 
     |                                            |                  | pe_tile_new_unq1           | 0.048 |  0.009 |   0.116 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.247 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.213 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.001 |  -0.095 |   -0.212 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.045 |   -0.161 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             |                  | DFQD2BWP40                 | 0.049 |  0.001 |  -0.044 |   -0.161 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.042 |  0.088 |   0.044 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.037 | -0.001 |   0.042 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.033 |  0.023 |   0.065 |   -0.051 | 
     | sb_wide                                    | out_1_1[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.062 | 
     | FE_OFC308_out_BUS16_S1_T1_7                |                  | CKBD4BWP40                 | 0.037 | -0.011 |   0.055 |   -0.062 | 
     | FE_OFC308_out_BUS16_S1_T1_7                | I v -> Z v       | CKBD4BWP40                 | 0.063 |  0.059 |   0.113 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.064 |  0.003 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.247 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.211 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.210 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.158 | 
     | sb_wide/out_2_4_id1_bar_reg_15_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.157 | 
     | sb_wide/out_2_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.026 |  0.085 |   0.044 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.023 | -0.001 |   0.043 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.044 |  0.022 |   0.064 |   -0.052 | 
     | sb_wide                                    | out_2_4[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.063 | 
     | FE_OFC95_out_BUS16_S2_T4_15                |                  | CKBD4BWP40                 | 0.048 | -0.011 |   0.054 |   -0.063 | 
     | FE_OFC95_out_BUS16_S2_T4_15                | I v -> Z v       | CKBD4BWP40                 | 0.065 |  0.057 |   0.111 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.066 |  0.006 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.247 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.213 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.210 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.157 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             |                  | DFQD2BWP40                 | 0.052 |  0.001 |  -0.039 |   -0.156 | 
     | sb_wide/out_2_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.025 |  0.086 |   0.047 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.022 | -0.001 |   0.045 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b      | 0.032 |  0.017 |   0.062 |   -0.055 | 
     | sb_wide                                    | out_2_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.065 | 
     | FE_OFC265_out_BUS16_S2_T0_3                |                  | CKBD4BWP40                 | 0.035 | -0.010 |   0.052 |   -0.065 | 
     | FE_OFC265_out_BUS16_S2_T0_3                | I v -> Z v       | CKBD4BWP40                 | 0.072 |  0.060 |   0.112 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.005 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.214 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.211 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.157 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.040 |   -0.157 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.040 |  0.090 |   0.051 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.035 | -0.002 |   0.049 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b      | 0.027 |  0.020 |   0.068 |   -0.049 | 
     | sb_wide                                    | out_2_0[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.059 | 
     | FE_OFC284_out_BUS16_S2_T0_11               |                  | BUFFD5BWP40                | 0.030 | -0.010 |   0.058 |   -0.059 | 
     | FE_OFC284_out_BUS16_S2_T0_11               | I v -> Z v       | BUFFD5BWP40                | 0.056 |  0.055 |   0.114 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.057 |  0.004 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.117
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.248 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.212 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.093 |   -0.211 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.158 | 
     | sb_wide/out_2_3_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.040 |   -0.157 | 
     | sb_wide/out_2_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.034 |  0.089 |   0.049 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_3_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.030 | -0.002 |   0.047 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.042 |  0.024 |   0.071 |   -0.046 | 
     | sb_wide                                    | out_2_3[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.057 | 
     | FE_OFC178_out_BUS16_S2_T3_13               |                  | BUFFD6BWP40                | 0.046 | -0.011 |   0.060 |   -0.057 | 
     | FE_OFC178_out_BUS16_S2_T3_13               | I v -> Z v       | BUFFD6BWP40                | 0.042 |  0.051 |   0.111 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.044 |  0.006 |   0.117 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.214 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.001 |  -0.095 |   -0.213 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.045 |   -0.162 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |                  | DFQD2BWP40                 | 0.049 |  0.001 |  -0.044 |   -0.162 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.041 |  0.090 |   0.046 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.036 | -0.001 |   0.044 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b      | 0.024 |  0.019 |   0.063 |   -0.055 | 
     | sb_wide                                    | out_1_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.065 | 
     | FE_OFC269_out_BUS16_S1_T1_8                |                  | CKBD4BWP40                 | 0.027 | -0.010 |   0.053 |   -0.065 | 
     | FE_OFC269_out_BUS16_S1_T1_8                | I v -> Z v       | CKBD4BWP40                 | 0.071 |  0.056 |   0.109 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.073 |  0.008 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.248 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.214 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.011 |  -0.086 |   -0.204 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.053 |  -0.033 |   -0.150 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.032 |   -0.150 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.021 |  0.083 |   0.051 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.019 | -0.001 |   0.050 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b      | 0.031 |  0.020 |   0.070 |   -0.048 | 
     | sb_wide                                    | out_0_2[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.059 |   -0.059 | 
     | FE_OFC404_out_BUS16_S0_T2_2                |                  | CKBD4BWP40                 | 0.034 | -0.010 |   0.059 |   -0.059 | 
     | FE_OFC404_out_BUS16_S0_T2_2                | I v -> Z v       | CKBD4BWP40                 | 0.058 |  0.051 |   0.111 |   -0.007 | 
     |                                            |                  | pe_tile_new_unq1           | 0.060 |  0.007 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.213 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.042 |  0.005 |  -0.090 |   -0.208 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.051 |  0.053 |  -0.036 |   -0.155 | 
     | sb_wide/out_1_2_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.051 |  0.001 |  -0.036 |   -0.154 | 
     | sb_wide/out_1_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.039 |  0.092 |   0.056 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.034 | -0.002 |   0.054 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.022 |  0.018 |   0.072 |   -0.046 | 
     | sb_wide                                    | out_1_2[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.056 | 
     | FE_OFC157_out_BUS16_S1_T2_13               |                  | CKBD5BWP40                 | 0.025 | -0.009 |   0.063 |   -0.056 | 
     | FE_OFC157_out_BUS16_S1_T2_13               | I v -> Z v       | CKBD5BWP40                 | 0.053 |  0.048 |   0.111 |   -0.008 | 
     |                                            |                  | pe_tile_new_unq1           | 0.056 |  0.008 |   0.118 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.250 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.249 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.215 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.043 |  0.014 |  -0.082 |   -0.201 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.059 |  -0.023 |   -0.142 | 
     | sb_wide/out_3_4_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.069 |  0.001 |  -0.023 |   -0.141 | 
     | sb_wide/out_3_4_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.019 |  0.086 |   0.063 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.017 | -0.001 |   0.062 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.018 |  0.015 |   0.077 |   -0.042 | 
     | sb_wide                                    | out_3_4[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.068 |   -0.051 | 
     | FE_OFC159_out_BUS16_S3_T4_13               |                  | CKBD5BWP40                 | 0.020 | -0.009 |   0.068 |   -0.051 | 
     | FE_OFC159_out_BUS16_S3_T4_13               | I v -> Z v       | CKBD5BWP40                 | 0.048 |  0.045 |   0.113 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.049 |  0.006 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.213 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.212 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.160 | 
     | sb_wide/out_2_4_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.159 | 
     | sb_wide/out_2_4_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.048 |  0.097 |   0.057 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.042 | -0.002 |   0.055 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.030 |  0.025 |   0.080 |   -0.039 | 
     | sb_wide                                    | out_2_4[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.049 | 
     | FE_OFC429_out_BUS16_S2_T4_9                |                  | BUFFD8BWP40                | 0.034 | -0.010 |   0.070 |   -0.049 | 
     | FE_OFC429_out_BUS16_S2_T4_9                | I v -> Z v       | BUFFD8BWP40                | 0.035 |  0.042 |   0.112 |   -0.007 | 
     |                                            |                  | pe_tile_new_unq1           | 0.038 |  0.007 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.119
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.250 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.249 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.213 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.094 |   -0.212 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.160 | 
     | sb_wide/out_2_4_id1_bar_reg_11_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.041 |   -0.159 | 
     | sb_wide/out_2_4_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.027 |  0.085 |   0.045 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.024 | -0.001 |   0.043 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b      | 0.038 |  0.021 |   0.064 |   -0.055 | 
     | sb_wide                                    | out_2_4[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.065 | 
     | FE_OFC428_out_BUS16_S2_T4_11               |                  | CKBD4BWP40                 | 0.042 | -0.011 |   0.054 |   -0.065 | 
     | FE_OFC428_out_BUS16_S2_T4_11               | I v -> Z v       | CKBD4BWP40                 | 0.066 |  0.060 |   0.113 |   -0.006 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.006 |   0.119 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.250 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.216 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.214 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.162 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.161 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.052 |  0.093 |   0.051 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.045 | -0.003 |   0.048 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.025 |  0.020 |   0.068 |   -0.052 | 
     | sb_wide                                    | out_2_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.059 |   -0.061 | 
     | FE_OFC301_out_BUS16_S2_T1_5                |                  | CKBD4BWP40                 | 0.028 | -0.009 |   0.059 |   -0.061 | 
     | FE_OFC301_out_BUS16_S2_T1_5                | I v -> Z v       | CKBD4BWP40                 | 0.065 |  0.056 |   0.115 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.066 |  0.005 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.250 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.216 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.001 |  -0.095 |   -0.215 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.045 |   -0.164 | 
     | sb_wide/out_1_1_id1_bar_reg_13_            |                  | DFQD2BWP40                 | 0.049 |  0.001 |  -0.044 |   -0.164 | 
     | sb_wide/out_1_1_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.042 |  0.093 |   0.049 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.037 | -0.001 |   0.048 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.030 |  0.022 |   0.069 |   -0.050 | 
     | sb_wide                                    | out_1_1[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.059 |   -0.060 | 
     | FE_OFC140_out_BUS16_S1_T1_13               |                  | BUFFD5BWP40                | 0.034 | -0.010 |   0.059 |   -0.060 | 
     | FE_OFC140_out_BUS16_S1_T1_13               | I v -> Z v       | BUFFD5BWP40                | 0.057 |  0.055 |   0.115 |   -0.005 | 
     |                                            |                  | pe_tile_new_unq1           | 0.058 |  0.005 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.250 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.216 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.002 |  -0.095 |   -0.214 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.042 |   -0.162 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.052 |  0.000 |  -0.042 |   -0.161 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.058 |  0.097 |   0.056 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.051 | -0.003 |   0.053 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b      | 0.026 |  0.019 |   0.072 |   -0.048 | 
     | sb_wide                                    | out_2_1[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.057 | 
     | FE_OFC99_out_BUS16_S2_T1_15                |                  | BUFFD5BWP40                | 0.029 | -0.009 |   0.063 |   -0.057 | 
     | FE_OFC99_out_BUS16_S2_T1_15                | I v -> Z v       | BUFFD5BWP40                | 0.053 |  0.053 |   0.116 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.054 |  0.004 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.252 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.217 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.001 |  -0.095 |   -0.216 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.045 |   -0.165 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             |                  | DFQD2BWP40                 | 0.049 |  0.001 |  -0.044 |   -0.164 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.041 |  0.085 |   0.041 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.036 | -0.001 |   0.040 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b      | 0.039 |  0.025 |   0.065 |   -0.055 | 
     | sb_wide                                    | out_1_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.066 | 
     | FE_OFC267_out_BUS16_S1_T1_9                |                  | CKBD4BWP40                 | 0.043 | -0.011 |   0.054 |   -0.066 | 
     | FE_OFC267_out_BUS16_S1_T1_9                | I v -> Z v       | CKBD4BWP40                 | 0.068 |  0.062 |   0.116 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.068 |  0.004 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.252 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.217 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.040 |  0.006 |  -0.091 |   -0.211 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.069 |  0.058 |  -0.033 |   -0.153 | 
     | sb_wide/out_0_1_id1_bar_reg_4_             |                  | DFQD2BWP40                 | 0.069 |  0.000 |  -0.032 |   -0.152 | 
     | sb_wide/out_0_1_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.028 |  0.091 |   0.059 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.025 | -0.001 |   0.057 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b      | 0.024 |  0.014 |   0.072 |   -0.049 | 
     | sb_wide                                    | out_0_1[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.059 | 
     | FE_OFC379_out_BUS16_S0_T1_4                |                  | BUFFD5BWP40                | 0.027 | -0.010 |   0.062 |   -0.059 | 
     | FE_OFC379_out_BUS16_S0_T1_4                | I v -> Z v       | BUFFD5BWP40                | 0.058 |  0.043 |   0.104 |   -0.016 | 
     |                                            |                  | pe_tile_new_unq1           | 0.067 |  0.016 |   0.120 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.252 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.034 |  0.001 |  -0.130 |   -0.251 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.034 |  -0.096 |   -0.217 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.003 |  -0.093 |   -0.214 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.052 |  0.053 |  -0.040 |   -0.161 | 
     | sb_wide/out_2_0_id1_bar_reg_8_             |                  | DFQD2BWP40                 | 0.052 |  0.000 |  -0.040 |   -0.160 | 
     | sb_wide/out_2_0_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.039 |  0.092 |   0.052 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          |                  | nem_ohmux_invd1_2i_8b      | 0.034 | -0.002 |   0.050 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b      | 0.026 |  0.021 |   0.072 |   -0.049 | 
     | sb_wide                                    | out_2_0[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.059 | 
     | FE_OFC282_out_BUS16_S2_T0_8                |                  | CKBD5BWP40                 | 0.029 | -0.010 |   0.062 |   -0.059 | 
     | FE_OFC282_out_BUS16_S2_T0_8                | I v -> Z v       | CKBD5BWP40                 | 0.057 |  0.056 |   0.117 |   -0.003 | 
     |                                            |                  | pe_tile_new_unq1           | 0.057 |  0.003 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.150
     = Beginpoint Arrival Time           -0.131
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.034 |        |  -0.131 |   -0.252 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.034 |  0.001 |  -0.131 |   -0.251 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.038 |  0.036 |  -0.095 |   -0.215 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.039 |  0.001 |  -0.093 |   -0.214 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.041 |   -0.162 | 
     | sb_wide/out_2_3_id1_bar_reg_5_             |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.040 |   -0.161 | 
     | sb_wide/out_2_3_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD2BWP40                 | 0.022 |  0.084 |   0.044 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           |                  | nem_ohmux_invd1_2i_8b      | 0.020 | -0.001 |   0.043 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_2_3_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b      | 0.012 |  0.011 |   0.053 |   -0.067 | 
     | sb_wide                                    | out_2_3[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.045 |   -0.076 | 
     | FE_OFC296_out_BUS16_S2_T3_5                |                  | CKBD3BWP40                 | 0.014 | -0.009 |   0.045 |   -0.076 | 
     | FE_OFC296_out_BUS16_S2_T3_5                | I v -> Z v       | CKBD3BWP40                 | 0.088 |  0.072 |   0.117 |   -0.004 | 
     |                                            |                  | pe_tile_new_unq1           | 0.088 |  0.004 |   0.121 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

