Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/size_constraints_pkg.vhd" in Library work.
Architecture size_constraints_pkg of Entity size_constraints_pkg is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/decoder_state_pkg.vhd" in Library work.
Architecture decoder_state_pkg of Entity decoder_state_pkg is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/list.vhd" in Library work.
Architecture list_arch of Entity list is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/data_converter.vhd" in Library work.
Architecture data_converter_arch of Entity data_converter is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/ipcore_dir/data_ram.vhd" in Library work.
Architecture data_ram_a of Entity data_ram is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/data_controller.vhd" in Library work.
Entity <data_controller> compiled.
Entity <data_controller> (Architecture <data_controller_arch>) compiled.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/decoder.vhd" in Library work.
Architecture decoder_arch of Entity decoder is up to date.
Compiling vhdl file "/home/school/ise_projs/final-year-project/Decoder/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_controller> in library <work> (architecture <data_controller_arch>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <decoder_arch>).

Analyzing hierarchy for entity <data_converter> in library <work> (architecture <data_converter_arch>).

Analyzing hierarchy for entity <list> in library <work> (architecture <list_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <data_controller> in library <work> (Architecture <data_controller_arch>).
WARNING:Xst:2211 - "/home/school/ise_projs/final-year-project/Decoder/data_controller.vhd" line 74: Instantiating black box module <data_ram>.
Entity <data_controller> analyzed. Unit <data_controller> generated.

Analyzing Entity <data_converter> in library <work> (Architecture <data_converter_arch>).
Entity <data_converter> analyzed. Unit <data_converter> generated.

Analyzing Entity <decoder> in library <work> (Architecture <decoder_arch>).
INFO:Xst:2679 - Register <data_buffer> in unit <decoder> has a constant value of 0000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <buffer_len> in unit <decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sending_bit_out> in unit <decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bit_out> in unit <decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <list> in library <work> (Architecture <list_arch>).
INFO:Xst:1433 - Contents of array <contents> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <list> analyzed. Unit <list> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_converter>.
    Related source file is "/home/school/ise_projs/final-year-project/Decoder/data_converter.vhd".
Unit <data_converter> synthesized.


Synthesizing Unit <list>.
    Related source file is "/home/school/ise_projs/final-year-project/Decoder/list.vhd".
WARNING:Xst:646 - Signal <last_index<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <location$mux0000>.
    Found 8-bit register for signal <value_at_index>.
    Found 8-bit register for signal <at_index_one>.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 88.
    Found 32-bit register for signal <contents>.
    Found 3-bit comparator less for signal <contents_2$cmp_gt0000> created at line 92.
    Found 3-bit comparator less for signal <contents_3$cmp_gt0000> created at line 92.
    Found 3-bit comparator less for signal <contents_4$cmp_gt0000> created at line 92.
    Found 5-bit register for signal <location>.
    Found 8-bit comparator equal for signal <location$cmp_eq0000> created at line 67.
    Found 8-bit comparator equal for signal <location$cmp_eq0001> created at line 67.
    Found 8-bit comparator equal for signal <location$cmp_eq0002> created at line 67.
    Found 8-bit comparator equal for signal <location$cmp_eq0003> created at line 67.
    Found 8-bit comparator not equal for signal <location$cmp_ne0000> created at line 67.
    Found 8-bit comparator not equal for signal <location$cmp_ne0001> created at line 67.
    Found 8-bit comparator not equal for signal <location$cmp_ne0002> created at line 67.
    Found 8-bit comparator not equal for signal <location$cmp_ne0003> created at line 67.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <list> synthesized.


Synthesizing Unit <data_controller>.
    Related source file is "/home/school/ise_projs/final-year-project/Decoder/data_controller.vhd".
    Found 18-bit up counter for signal <current_address>.
    Summary:
	inferred   1 Counter(s).
Unit <data_controller> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "/home/school/ise_projs/final-year-project/Decoder/decoder.vhd".
WARNING:Xst:646 - Signal <data_buffer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buffer_len<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State done is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sending_vq_index_out>.
    Found 1-bit register for signal <need_more_data_out>.
    Found 1-bit register for signal <finished_out>.
    Found 8-bit register for signal <vq_index_out>.
    Found 4-bit register for signal <counter>.
    Found 4-bit addsub for signal <counter$share0000> created at line 109.
    Found 1-bit register for signal <enable_insert>.
    Found 1-bit register for signal <enable_read>.
    Found 3-bit register for signal <index>.
    Found 3-bit register for signal <list_index_acc>.
    Found 3-bit adder for signal <list_index_acc$addsub0000> created at line 188.
    Found 8-bit register for signal <to_insert>.
    Found 8-bit register for signal <vq_acc>.
    Found 8-bit adder for signal <vq_acc$addsub0000> created at line 141.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <decoder> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/school/ise_projs/final-year-project/Decoder/top.vhd".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 4-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 18
 1-bit register                                        : 5
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 9
# Comparators                                          : 11
 3-bit comparator less                                 : 3
 8-bit comparator equal                                : 4
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <decoder_unit/current_state/FSM> on signal <current_state[1:11]> with one-hot encoding.
--------------------------------------
 State                 | Encoding
--------------------------------------
 start                 | 00000000001
 start_decoding        | 00000000010
 start_with_zero       | 00000001000
 start_with_one        | 00000000100
 extract_vq_index      | 00000010000
 check_next_bit        | 00000100000
 insert_into_list      | 00001000000
 compute_list_index    | 00010000000
 extract_list_index    | 00100000000
 await_list_processing | 01000000000
 done                  | unreached
 read_list_response    | 10000000000
--------------------------------------
Reading core <ipcore_dir/data_ram.ngc>.
Loading core <data_ram> for timing and area information for instance <ram_unit>.
WARNING:Xst:1710 - FF/Latch <finished_out> (without init value) has a constant value of 0 in block <decoder_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 4-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 11
 3-bit comparator less                                 : 3
 8-bit comparator equal                                : 4
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <finished_out> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <location_1> of sequential type is unconnected in block <list>.

Optimizing unit <top> ...

Optimizing unit <list> ...

Optimizing unit <decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 270
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 16
#      LUT2                        : 19
#      LUT2_L                      : 2
#      LUT3                        : 42
#      LUT3_D                      : 3
#      LUT4                        : 102
#      LUT4_D                      : 7
#      LUT4_L                      : 16
#      MUXCY                       : 17
#      MUXF5                       : 22
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 123
#      FDC                         : 9
#      FDCE                        : 46
#      FDE                         : 58
#      FDP                         : 1
#      FDPE                        : 9
# RAMS                             : 9
#      RAMB16_S1_S1                : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      113  out of   4656     2%  
 Number of Slice Flip Flops:            123  out of   9312     1%  
 Number of 4 input LUTs:                210  out of   9312     2%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of BRAMs:                         9  out of     20    45%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                             | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                             | 132   |
data_controller_unit/ram_unit/N1   | NONE(data_controller_unit/ram_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram)| 9     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 65    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.384ns (Maximum Frequency: 106.569MHz)
   Minimum input arrival time before clock: 4.362ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.384ns (frequency: 106.569MHz)
  Total number of paths / destination ports: 4630 / 310
-------------------------------------------------------------------------
Delay:               9.384ns (Levels of Logic = 8)
  Source:            data_controller_unit/ram_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram (RAM)
  Destination:       decoder_unit/vq_acc_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: data_controller_unit/ram_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram to decoder_unit/vq_acc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S1:CLKA->DOA0    1   2.436   0.387  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta)
     LUT4:I2->O            1   0.612   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux240_F (N2)
     MUXF5:I0->O           1   0.278   0.509  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux240 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux240)
     LUT4:I0->O            1   0.612   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2128_F (N4)
     MUXF5:I0->O          31   0.278   1.142  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2128 (douta<0>)
     end scope: 'data_controller_unit/ram_unit'
     LUT2:I1->O            3   0.612   0.454  decoder_unit/current_state_FSM_FFd6-In1 (decoder_unit/current_state_FSM_FFd6-In)
     LUT4_D:I3->O          6   0.612   0.572  decoder_unit/vq_acc_mux0000<1>12 (decoder_unit/N0)
     LUT4:I3->O            1   0.612   0.000  decoder_unit/vq_acc_mux0000<6>1 (decoder_unit/vq_acc_mux0000<6>)
     FDE:D                     0.268          decoder_unit/vq_acc_6
    ----------------------------------------
    Total                      9.384ns (6.320ns logic, 3.064ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              4.362ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       decoder_unit/list_unit/value_at_index_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to decoder_unit/list_unit/value_at_index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.106   1.082  rst_IBUF (rst_IBUF)
     INV:I->O             54   0.612   1.079  decoder_unit/rst_inv1_INV_0 (decoder_unit/list_unit/rst_inv)
     FDE:CE                    0.483          decoder_unit/list_unit/value_at_index_0
    ----------------------------------------
    Total                      4.362ns (2.201ns logic, 2.161ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            decoder_unit/sending_vq_index_out (FF)
  Destination:       sending_vq_index_out (PAD)
  Source Clock:      clk rising

  Data Path: decoder_unit/sending_vq_index_out to sending_vq_index_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  decoder_unit/sending_vq_index_out (decoder_unit/sending_vq_index_out)
     OBUF:I->O                 3.169          sending_vq_index_out_OBUF (sending_vq_index_out)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.19 secs
 
--> 


Total memory usage is 528888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    8 (   0 filtered)

