$date
	Sun Oct 23 06:17:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#510664
b11 !
1"
#510666
b11 &
b11 %
1$
#510667
0"
#510670
b1010 &
b1010 %
#510674
b101 &
b101 %
#510678
b10000 &
b10000 %
#510682
b1000 &
b1000 %
#510686
b100 &
b100 %
#510690
b10 &
b10 %
#510694
b1 &
1#
b1 %
#510698
b0 &
b0 %
0#
0$
#1456962
b11 &
b11 %
1$
1"
#1456963
0"
#1456966
b1010 &
b1010 %
#1456970
b101 &
b101 %
#1456974
b10000 &
b10000 %
#1456978
b1000 &
b1000 %
#1456982
b100 &
b100 %
#1456986
b10 &
b10 %
#1456990
b1 &
1#
b1 %
#1456994
b0 &
b0 %
0#
0$
#2459746
b10111 &
b10111 %
1$
b10111 !
1"
#2459747
0"
#2459750
b1000110 &
b1000110 %
#2459754
b100011 &
b100011 %
#2459758
b1101010 &
b1101010 %
#2459762
b110101 &
b110101 %
#2459766
b10100000 &
b10100000 %
#2459770
b1010000 &
b1010000 %
#2459774
b101000 &
b101000 %
#2459778
b10100 &
b10100 %
#2459782
b1010 &
b1010 %
#2459786
b101 &
b101 %
#2459790
b10000 &
b10000 %
#2459794
b1000 &
b1000 %
#2459798
b100 &
b100 %
#2459802
b10 &
b10 %
#2459806
b1 &
1#
b1 %
#2459810
b0 &
b0 %
0#
0$
#4500012
