simSeconds 0.11016386618399998
simTicks 110163924157.39148
finalTick 264639112350046.88
simFreq 999999000000.0
hostSeconds 359.02231244
hostTickRate 310293434.89469796
hostMemory 52631966.97372
simInsts 109999905.68551399
simOps 127456906.96635798
hostInstRate 309905.87139
hostOpRate 359092.149789
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 528643.181059
system.l2.demandHits::switch_cpus.data 1731250.430032
system.l2.demandHits::total 2259893.611091
system.l2.overallHits::switch_cpus.inst 528643.181059
system.l2.overallHits::switch_cpus.data 1731250.430032
system.l2.overallHits::total 2259893.611091
system.l2.demandMisses::cpu.inst 2.812457
system.l2.demandMisses::cpu.data 4.579131
system.l2.demandMisses::switch_cpus.inst 1588.118816
system.l2.demandMisses::switch_cpus.data 1005436.294399
system.l2.demandMisses::total 1007024.413215
system.l2.overallMisses::cpu.inst 2.812457
system.l2.overallMisses::cpu.data 4.579131
system.l2.overallMisses::switch_cpus.inst 1588.118816
system.l2.overallMisses::switch_cpus.data 1005436.294399
system.l2.overallMisses::total 1007024.413215
system.l2.demandMissLatency::switch_cpus.inst 144361309.461
system.l2.demandMissLatency::switch_cpus.data 91338827116.6505
system.l2.demandMissLatency::total 91483188426.11151
system.l2.overallMissLatency::switch_cpus.inst 144361309.461
system.l2.overallMissLatency::switch_cpus.data 91338827116.6505
system.l2.overallMissLatency::total 91483188426.11151
system.l2.demandAccesses::cpu.inst 2.812457
system.l2.demandAccesses::cpu.data 4.579131
system.l2.demandAccesses::switch_cpus.inst 530231.299875
system.l2.demandAccesses::switch_cpus.data 2736686.724431
system.l2.demandAccesses::total 3266918.0243059997
system.l2.overallAccesses::cpu.inst 2.812457
system.l2.overallAccesses::cpu.data 4.579131
system.l2.overallAccesses::switch_cpus.inst 530231.299875
system.l2.overallAccesses::switch_cpus.data 2736686.724431
system.l2.overallAccesses::total 3266918.0243059997
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 0.0030109103529999998
system.l2.demandMissRate::switch_cpus.data 0.366075507866
system.l2.demandMissRate::total 0.3074228766
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 0.0030109103529999998
system.l2.overallMissRate::switch_cpus.data 0.366075507866
system.l2.overallMissRate::total 0.3074228766
system.l2.demandAvgMissLatency::switch_cpus.inst 90910.26577284113
system.l2.demandAvgMissLatency::switch_cpus.data 90788.10481791424
system.l2.demandAvgMissLatency::total 90788.15139587075
system.l2.overallAvgMissLatency::switch_cpus.inst 90910.26577284113
system.l2.overallAvgMissLatency::switch_cpus.data 90788.10481791424
system.l2.overallAvgMissLatency::total 90788.15139587075
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 461741.058577
system.l2.writebacks::total 461741.058577
system.l2.demandMshrMisses::switch_cpus.inst 1588.118816
system.l2.demandMshrMisses::switch_cpus.data 1005436.294399
system.l2.demandMshrMisses::total 1007024.413215
system.l2.overallMshrMisses::switch_cpus.inst 1588.118816
system.l2.overallMshrMisses::switch_cpus.data 1005436.294399
system.l2.overallMshrMisses::total 1007024.413215
system.l2.demandMshrMissLatency::switch_cpus.inst 128480121.301
system.l2.demandMshrMissLatency::switch_cpus.data 81284464172.66049
system.l2.demandMshrMissLatency::total 81412944293.9615
system.l2.overallMshrMissLatency::switch_cpus.inst 128480121.301
system.l2.overallMshrMissLatency::switch_cpus.data 81284464172.66049
system.l2.overallMshrMissLatency::total 81412944293.9615
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030109103529999998
system.l2.demandMshrMissRate::switch_cpus.data 0.366075507866
system.l2.demandMshrMissRate::total 0.3074228766
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030109103529999998
system.l2.overallMshrMissRate::switch_cpus.data 0.366075507866
system.l2.overallMshrMissRate::total 0.3074228766
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 80910.27577284112
system.l2.demandAvgMshrMissLatency::switch_cpus.data 80788.11481791422
system.l2.demandAvgMshrMissLatency::total 80788.16139587075
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 80910.27577284112
system.l2.overallAvgMshrMissLatency::switch_cpus.data 80788.11481791422
system.l2.overallAvgMshrMissLatency::total 80788.16139587075
system.l2.replacements 1008308.856067
system.l2.InvalidateReq.hits::switch_cpus.data 8.927660000000001
system.l2.InvalidateReq.hits::total 8.927660000000001
system.l2.InvalidateReq.accesses::switch_cpus.data 9.11668
system.l2.InvalidateReq.accesses::total 9.11668
system.l2.ReadCleanReq.hits::switch_cpus.inst 528643.181059
system.l2.ReadCleanReq.hits::total 528643.181059
system.l2.ReadCleanReq.misses::cpu.inst 2.812457
system.l2.ReadCleanReq.misses::switch_cpus.inst 1588.118816
system.l2.ReadCleanReq.misses::total 1588.118816
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 144361309.461
system.l2.ReadCleanReq.missLatency::total 144361309.461
system.l2.ReadCleanReq.accesses::cpu.inst 2.812457
system.l2.ReadCleanReq.accesses::switch_cpus.inst 530231.299875
system.l2.ReadCleanReq.accesses::total 530231.299875
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030109103529999998
system.l2.ReadCleanReq.missRate::total 0.0030109103529999998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 90910.26577284113
system.l2.ReadCleanReq.avgMissLatency::total 90910.26577284113
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1588.118816
system.l2.ReadCleanReq.mshrMisses::total 1588.118816
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 128480121.301
system.l2.ReadCleanReq.mshrMissLatency::total 128480121.301
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030109103529999998
system.l2.ReadCleanReq.mshrMissRate::total 0.0030109103529999998
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 80910.27577284112
system.l2.ReadCleanReq.avgMshrMissLatency::total 80910.27577284112
system.l2.ReadExReq.hits::switch_cpus.data 207029.147781
system.l2.ReadExReq.hits::total 207029.147781
system.l2.ReadExReq.misses::switch_cpus.data 93656.88983999999
system.l2.ReadExReq.misses::total 93656.88983999999
system.l2.ReadExReq.missLatency::switch_cpus.data 8525348983.835499
system.l2.ReadExReq.missLatency::total 8525348983.835499
system.l2.ReadExReq.accesses::switch_cpus.data 300686.03762099997
system.l2.ReadExReq.accesses::total 300686.03762099997
system.l2.ReadExReq.missRate::switch_cpus.data 0.310647682914
system.l2.ReadExReq.missRate::total 0.310647682914
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 90964.35912558794
system.l2.ReadExReq.avgMissLatency::total 90964.35912558794
system.l2.ReadExReq.mshrMisses::switch_cpus.data 93656.88983999999
system.l2.ReadExReq.mshrMisses::total 93656.88983999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 7588780085.435499
system.l2.ReadExReq.mshrMissLatency::total 7588780085.435499
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.310647682914
system.l2.ReadExReq.mshrMissRate::total 0.310647682914
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 80964.36912558792
system.l2.ReadExReq.avgMshrMissLatency::total 80964.36912558792
system.l2.ReadSharedReq.hits::switch_cpus.data 1524221.282251
system.l2.ReadSharedReq.hits::total 1524221.282251
system.l2.ReadSharedReq.misses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.misses::switch_cpus.data 911779.4045589999
system.l2.ReadSharedReq.misses::total 911779.4045589999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 82813478132.815
system.l2.ReadSharedReq.missLatency::total 82813478132.815
system.l2.ReadSharedReq.accesses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.accesses::switch_cpus.data 2436000.68681
system.l2.ReadSharedReq.accesses::total 2436000.68681
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.37295629737999997
system.l2.ReadSharedReq.missRate::total 0.37295629737999997
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90768.08677079773
system.l2.ReadSharedReq.avgMissLatency::total 90768.08677079773
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 911779.4045589999
system.l2.ReadSharedReq.mshrMisses::total 911779.4045589999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 73695684087.225
system.l2.ReadSharedReq.mshrMissLatency::total 73695684087.225
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.37295629737999997
system.l2.ReadSharedReq.mshrMissRate::total 0.37295629737999997
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80768.09677079774
system.l2.ReadSharedReq.avgMshrMissLatency::total 80768.09677079774
system.l2.UpgradeReq.hits::switch_cpus.data 13.482192999999999
system.l2.UpgradeReq.hits::total 13.482192999999999
system.l2.UpgradeReq.accesses::switch_cpus.data 18.426841
system.l2.UpgradeReq.accesses::total 18.426841
system.l2.WritebackClean.hits::writebacks 530174.364984
system.l2.WritebackClean.hits::total 530174.364984
system.l2.WritebackClean.accesses::writebacks 530174.364984
system.l2.WritebackClean.accesses::total 530174.364984
system.l2.WritebackDirty.hits::writebacks 1575724.664161
system.l2.WritebackDirty.hits::total 1575724.664161
system.l2.WritebackDirty.accesses::writebacks 1575724.664161
system.l2.WritebackDirty.accesses::total 1575724.664161
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.l2.tags.tagsInUse 32697.95512624734
system.l2.tags.totalRefs 6895311.150395
system.l2.tags.sampledRefs 1041055.812234
system.l2.tags.avgRefs 7.101633233613999
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 76.058409862123
system.l2.tags.occupancies::cpu.inst 1.2131320887619998
system.l2.tags.occupancies::cpu.data 2.333644584792
system.l2.tags.occupancies::switch_cpus.inst 236.287166700064
system.l2.tags.occupancies::switch_cpus.data 32382.73698221284
system.l2.tags.avgOccs::writebacks 0.0023211483420000002
system.l2.tags.avgOccs::cpu.inst 3.6906971999999994e-05
system.l2.tags.avgOccs::cpu.data 7.1209482e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.007210862667999999
system.l2.tags.avgOccs::switch_cpus.data 0.988242879308
system.l2.tags.avgOccs::total 0.997862522788
system.l2.tags.occupanciesTaskId::1024 32738.028507000003
system.l2.tags.ageTaskId_1024::0 86.48937699999999
system.l2.tags.ageTaskId_1024::1 842.6329479999999
system.l2.tags.ageTaskId_1024::2 8188.7124220000005
system.l2.tags.ageTaskId_1024::3 22589.931805
system.l2.tags.ageTaskId_1024::4 1030.261955
system.l2.tags.ratioOccsTaskId::1024 0.999085343283
system.l2.tags.tagAccesses 53267359.495712
system.l2.tags.dataAccesses 53267359.495712
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.mem_ctrls.avgPriority_writebacks::samples 461741.058577
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1588.118816
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1005238.183293
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.0002519196437785
system.mem_ctrls.numReadWriteTurnArounds 28296.490658000002
system.mem_ctrls.numWriteReadTurnArounds 28296.039959
system.mem_ctrls.numStayReadState 2394901.6310169995
system.mem_ctrls.numStayWriteState 434175.922912
system.mem_ctrls.readReqs 1007023.4979330001
system.mem_ctrls.writeReqs 461741.058577
system.mem_ctrls.readBursts 1007023.4979330001
system.mem_ctrls.writeBursts 461741.058577
system.mem_ctrls.servicedByWrQ 197.19582400000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.33084411
system.mem_ctrls.avgWrQLen 25.51486851
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1007023.4979330001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 461741.058577
system.mem_ctrls.rdQLenPdf::0 718379.504809
system.mem_ctrls.rdQLenPdf::1 204797.447403
system.mem_ctrls.rdQLenPdf::2 66538.106754
system.mem_ctrls.rdQLenPdf::3 17107.071742
system.mem_ctrls.rdQLenPdf::4 4.1714009999999995
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.002908
system.mem_ctrls.wrQLenPdf::1 0.002908
system.mem_ctrls.wrQLenPdf::2 0.002908
system.mem_ctrls.wrQLenPdf::3 0.002908
system.mem_ctrls.wrQLenPdf::4 0.002908
system.mem_ctrls.wrQLenPdf::5 0.002908
system.mem_ctrls.wrQLenPdf::6 0.002908
system.mem_ctrls.wrQLenPdf::7 0.002908
system.mem_ctrls.wrQLenPdf::8 0.002908
system.mem_ctrls.wrQLenPdf::9 0.002908
system.mem_ctrls.wrQLenPdf::10 0.002908
system.mem_ctrls.wrQLenPdf::11 0.002908
system.mem_ctrls.wrQLenPdf::12 0.002908
system.mem_ctrls.wrQLenPdf::13 0.002908
system.mem_ctrls.wrQLenPdf::14 0.002908
system.mem_ctrls.wrQLenPdf::15 3916.542198
system.mem_ctrls.wrQLenPdf::16 4257.305171
system.mem_ctrls.wrQLenPdf::17 23503.261317
system.mem_ctrls.wrQLenPdf::18 27443.665492
system.mem_ctrls.wrQLenPdf::19 28265.858524
system.mem_ctrls.wrQLenPdf::20 28461.579161
system.mem_ctrls.wrQLenPdf::21 28537.217478
system.mem_ctrls.wrQLenPdf::22 28613.843291999998
system.mem_ctrls.wrQLenPdf::23 28635.908185999997
system.mem_ctrls.wrQLenPdf::24 28635.942992
system.mem_ctrls.wrQLenPdf::25 28620.991137
system.mem_ctrls.wrQLenPdf::26 28628.003129999997
system.mem_ctrls.wrQLenPdf::27 28724.357614
system.mem_ctrls.wrQLenPdf::28 28926.136429
system.mem_ctrls.wrQLenPdf::29 30039.25421
system.mem_ctrls.wrQLenPdf::30 29401.741506
system.mem_ctrls.wrQLenPdf::31 28724.983396
system.mem_ctrls.wrQLenPdf::32 28340.473469
system.mem_ctrls.wrQLenPdf::33 55.965738
system.mem_ctrls.wrQLenPdf::34 7.024015
system.mem_ctrls.wrQLenPdf::35 0.960502
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 28296.039959
system.mem_ctrls.rdPerTurnAround::mean 35.507531667569
system.mem_ctrls.rdPerTurnAround::gmean 34.777301589852
system.mem_ctrls.rdPerTurnAround::stdev 8.762352783713
system.mem_ctrls.rdPerTurnAround::0-511 1993.266656
system.mem_ctrls.rdPerTurnAround::512-1023 3.108171
system.mem_ctrls.rdPerTurnAround::1024-1535 0.418613
system.mem_ctrls.rdPerTurnAround::13824-14335 0.08012
system.mem_ctrls.rdPerTurnAround::total 28296.039959
system.mem_ctrls.wrPerTurnAround::samples 28296.490658000002
system.mem_ctrls.wrPerTurnAround::mean 16.278690800097
system.mem_ctrls.wrPerTurnAround::gmean 16.261692509743
system.mem_ctrls.wrPerTurnAround::stdev 0.7685963928990001
system.mem_ctrls.wrPerTurnAround::16 23921.189371999997
system.mem_ctrls.wrPerTurnAround::17 374.76052799999997
system.mem_ctrls.wrPerTurnAround::18 3445.3328810000003
system.mem_ctrls.wrPerTurnAround::19 490.870823
system.mem_ctrls.wrPerTurnAround::20 58.881855
system.mem_ctrls.wrPerTurnAround::21 5.216903
system.mem_ctrls.wrPerTurnAround::total 28296.490658000002
system.mem_ctrls.bytesReadWrQ 12620.532736000001
system.mem_ctrls.bytesReadSys 64449503.867712006
system.mem_ctrls.bytesWrittenSys 29551427.748928
system.mem_ctrls.avgRdBWSys 583572977.2568269
system.mem_ctrls.avgWrBWSys 267584298.92626125
system.mem_ctrls.totGap 110164005460.24551
system.mem_ctrls.avgGap 85187.26527861
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 101639.604224
system.mem_ctrls.requestorReadBytes::switch_cpus.data 64335243.730752
system.mem_ctrls.requestorWriteBytes::writebacks 29551336.748223998
system.mem_ctrls.requestorReadRate::switch_cpus.inst 921619.6751866359
system.mem_ctrls.requestorReadRate::switch_cpus.data 582537022.4543021
system.mem_ctrls.requestorWriteRate::writebacks 267583416.18256384
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1588.118816
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1005435.3791169999
system.mem_ctrls.requestorWriteAccesses::writebacks 461741.058577
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 62955674.5905
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 39791244226.19675
system.mem_ctrls.requestorWriteTotalLat::writebacks 2687662969302.327
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 39650.84815328
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 39520.319143400004
system.mem_ctrls.requestorWriteAvgLat::writebacks 5936952.252730831
system.mem_ctrls.dram.bytesRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesRead::cpu.data 293.064384
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 101639.604224
system.mem_ctrls.dram.bytesRead::switch_cpus.data 64347864.263487995
system.mem_ctrls.dram.bytesRead::total 64449503.867712006
system.mem_ctrls.dram.bytesInstRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 101639.604224
system.mem_ctrls.dram.bytesInstRead::total 101639.604224
system.mem_ctrls.dram.bytesWritten::writebacks 29551427.748928
system.mem_ctrls.dram.bytesWritten::total 29551427.748928
system.mem_ctrls.dram.numReads::cpu.inst 2.812457
system.mem_ctrls.dram.numReads::cpu.data 4.579131
system.mem_ctrls.dram.numReads::switch_cpus.inst 1588.118816
system.mem_ctrls.dram.numReads::switch_cpus.data 1005435.3791169999
system.mem_ctrls.dram.numReads::total 1007023.4979330001
system.mem_ctrls.dram.numWrites::writebacks 461741.058577
system.mem_ctrls.dram.numWrites::total 461741.058577
system.mem_ctrls.dram.bwRead::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwRead::cpu.data 26562.567855999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 921619.873945
system.mem_ctrls.dram.bwRead::switch_cpus.data 582651357.472395
system.mem_ctrls.dram.bwRead::total 583572977.188164
system.mem_ctrls.dram.bwInstRead::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 921619.873945
system.mem_ctrls.dram.bwInstRead::total 921619.873945
system.mem_ctrls.dram.bwWrite::writebacks 267584298.93842497
system.mem_ctrls.dram.bwWrite::total 267584298.93842497
system.mem_ctrls.dram.bwTotal::writebacks 267584298.93842497
system.mem_ctrls.dram.bwTotal::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwTotal::cpu.data 26562.567855999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 921619.873945
system.mem_ctrls.dram.bwTotal::switch_cpus.data 582651357.472395
system.mem_ctrls.dram.bwTotal::total 851157276.046469
system.mem_ctrls.dram.readBursts 1006826.302109
system.mem_ctrls.dram.writeBursts 461739.63669099996
system.mem_ctrls.dram.perBankRdBursts::0 61624.794148
system.mem_ctrls.dram.perBankRdBursts::1 62462.31845599999
system.mem_ctrls.dram.perBankRdBursts::2 63883.58227100001
system.mem_ctrls.dram.perBankRdBursts::3 63710.560921000004
system.mem_ctrls.dram.perBankRdBursts::4 63610.596673
system.mem_ctrls.dram.perBankRdBursts::5 64999.83649100001
system.mem_ctrls.dram.perBankRdBursts::6 65512.335468000005
system.mem_ctrls.dram.perBankRdBursts::7 64383.50286099999
system.mem_ctrls.dram.perBankRdBursts::8 62850.047851999996
system.mem_ctrls.dram.perBankRdBursts::9 62351.566326
system.mem_ctrls.dram.perBankRdBursts::10 61935.743398000006
system.mem_ctrls.dram.perBankRdBursts::11 63212.361643
system.mem_ctrls.dram.perBankRdBursts::12 63246.799088
system.mem_ctrls.dram.perBankRdBursts::13 61362.035354999985
system.mem_ctrls.dram.perBankRdBursts::14 61184.709856
system.mem_ctrls.dram.perBankRdBursts::15 60495.511302
system.mem_ctrls.dram.perBankWrBursts::0 27921.909363
system.mem_ctrls.dram.perBankWrBursts::1 28751.593046
system.mem_ctrls.dram.perBankWrBursts::2 29772.782524
system.mem_ctrls.dram.perBankWrBursts::3 29820.248031000003
system.mem_ctrls.dram.perBankWrBursts::4 29829.140140000003
system.mem_ctrls.dram.perBankWrBursts::5 30003.200638000002
system.mem_ctrls.dram.perBankWrBursts::6 30521.822017000002
system.mem_ctrls.dram.perBankWrBursts::7 29520.529226
system.mem_ctrls.dram.perBankWrBursts::8 28257.307527999998
system.mem_ctrls.dram.perBankWrBursts::9 28062.515249
system.mem_ctrls.dram.perBankWrBursts::10 27753.299268
system.mem_ctrls.dram.perBankWrBursts::11 28818.92987
system.mem_ctrls.dram.perBankWrBursts::12 29393.253459
system.mem_ctrls.dram.perBankWrBursts::13 28034.410644999996
system.mem_ctrls.dram.perBankWrBursts::14 27775.771811
system.mem_ctrls.dram.perBankWrBursts::15 27502.923876
system.mem_ctrls.dram.totQLat 20976206736.2435
system.mem_ctrls.dram.totBusLat 5034131510.545
system.mem_ctrls.dram.totMemAccLat 39854199900.787254
system.mem_ctrls.dram.avgQLat 20778.11663768
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 39528.09788768
system.mem_ctrls.dram.readRowHits 524963.770899
system.mem_ctrls.dram.writeRowHits 26641.65384
system.mem_ctrls.dram.readRowHitRate 52.278949409999996
system.mem_ctrls.dram.writeRowHitRate 5.991314790000001
system.mem_ctrls.dram.bytesPerActivate::samples 916958.1711590001
system.mem_ctrls.dram.bytesPerActivate::mean 103.748709497645
system.mem_ctrls.dram.bytesPerActivate::gmean 83.398056163717
system.mem_ctrls.dram.bytesPerActivate::stdev 110.664423243573
system.mem_ctrls.dram.bytesPerActivate::0-127 703307.8955870001
system.mem_ctrls.dram.bytesPerActivate::128-255 147443.39869499998
system.mem_ctrls.dram.bytesPerActivate::256-383 37862.332888
system.mem_ctrls.dram.bytesPerActivate::384-511 10245.589644
system.mem_ctrls.dram.bytesPerActivate::512-639 5848.304204
system.mem_ctrls.dram.bytesPerActivate::640-767 4650.216658
system.mem_ctrls.dram.bytesPerActivate::768-895 3249.152712
system.mem_ctrls.dram.bytesPerActivate::896-1023 2794.83465
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1556.446121
system.mem_ctrls.dram.bytesPerActivate::total 916958.1711590001
system.mem_ctrls.dram.dramBytesRead 64436883.334976
system.mem_ctrls.dram.dramBytesWritten 29551336.748223998
system.mem_ctrls.dram.avgRdBW 583.458641995848
system.mem_ctrls.dram.avgWrBW 267.583416270001
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 6.64859371
system.mem_ctrls.dram.busUtilRead 4.55567309
system.mem_ctrls.dram.busUtilWrite 2.08956477
system.mem_ctrls.dram.pageHitRate 37.777193350000005
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.mem_ctrls.dram.rank0.actEnergy 3325342239.4508395
system.mem_ctrls.dram.rank0.preEnergy 1767459731.63067
system.mem_ctrls.dram.rank0.readEnergy 3642738944.84346
system.mem_ctrls.dram.rank0.writeEnergy 1232660132.7858
system.mem_ctrls.dram.rank0.refreshEnergy 8696186624.211842
system.mem_ctrls.dram.rank0.actBackEnergy 47688924707.1258
system.mem_ctrls.dram.rank0.preBackEnergy 2143852252.5892801
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 68497164632.63768
system.mem_ctrls.dram.rank0.averagePower 621.414356880932
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 5158084754.573
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3678589942.56
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 101327249460.2585
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 3221761465.77558
system.mem_ctrls.dram.rank1.preEnergy 1712409352.38021
system.mem_ctrls.dram.rank1.readEnergy 3546000852.2148
system.mem_ctrls.dram.rank1.writeEnergy 1177629000.1181998
system.mem_ctrls.dram.rank1.refreshEnergy 8696186624.211842
system.mem_ctrls.dram.rank1.actBackEnergy 47594469139.05855
system.mem_ctrls.dram.rank1.preBackEnergy 2223393783.59328
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 68171850217.35246
system.mem_ctrls.dram.rank1.averagePower 618.458353951753
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 5364979552.36325
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3678589942.56
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 101120354662.46825
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.membus.transDist::ReadResp 913367.5233750001
system.membus.transDist::WritebackDirty 461741.058577
system.membus.transDist::CleanEvict 545121.333517
system.membus.transDist::ReadExReq 93655.974558
system.membus.transDist::ReadExResp 93655.974558
system.membus.transDist::ReadSharedReq 913367.5233750001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3020915.4369099997
system.membus.pktCount::total 3020915.4369099997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 94000931.61664
system.membus.pktSize::total 94000931.61664
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1007029.546883
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1007029.546883
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1007029.546883
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.membus.reqLayer0.occupancy 4086006186.2385
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 5425988099.876749
system.membus.respLayer1.utilization 0.0149639
system.membus.snoop_filter.totRequests 2013891.9389769998
system.membus.snoop_filter.hitSingleRequests 1006907.9104210001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 220327848.31478298
system.switch_cpus.cpi 2.187223315765
system.switch_cpus.ipc 0.458235597545
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 135175224.783896
system.switch_cpus.nonSpecInstsAdded 11.545623
system.switch_cpus.instsIssued 130012811.012779
system.switch_cpus.squashedInstsIssued 44894.045581
system.switch_cpus.squashedInstsExamined 19307247.548956
system.switch_cpus.squashedOperandsExamined 13540120.768093001
system.switch_cpus.squashedNonSpecRemoved 10.210379
system.switch_cpus.numIssuedDist::samples 217357208.568038
system.switch_cpus.numIssuedDist::mean 0.59939159707
system.switch_cpus.numIssuedDist::stdev 1.111120108386
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 152546720.545879
system.switch_cpus.numIssuedDist::1 27162003.165057
system.switch_cpus.numIssuedDist::2 20079928.763131
system.switch_cpus.numIssuedDist::3 11141695.832217
system.switch_cpus.numIssuedDist::4 4116774.218897
system.switch_cpus.numIssuedDist::5 1467152.073977
system.switch_cpus.numIssuedDist::6 534045.803866
system.switch_cpus.numIssuedDist::7 212374.56397199997
system.switch_cpus.numIssuedDist::8 96513.601042
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 217357208.568038
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 2.8047560000000002
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 91372.906035
system.switch_cpus.statFuBusy::MemWrite 10212.743648
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 18172.498273999998
system.switch_cpus.statIssuedInstType_0::IntAlu 76562528.593731
system.switch_cpus.statIssuedInstType_0::IntMult 192198.850392
system.switch_cpus.statIssuedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.statIssuedInstType_0::FloatAdd 7.966761999999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 122197.42057399999
system.switch_cpus.statIssuedInstType_0::FloatCvt 163502.85793300002
system.switch_cpus.statIssuedInstType_0::FloatMult 122036.77230799999
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 7.774833999999999
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.806437
system.switch_cpus.statIssuedInstType_0::FloatMisc 384895.968075
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 134.06347599999998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1323.49719
system.switch_cpus.statIssuedInstType_0::SimdCmp 36695.747656
system.switch_cpus.statIssuedInstType_0::SimdCvt 64781.213852
system.switch_cpus.statIssuedInstType_0::SimdMisc 78609.838603
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 40903.762046
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.069519
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 33444187.073096
system.switch_cpus.statIssuedInstType_0::MemWrite 18780499.627012
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 130012811.012779
system.switch_cpus.issueRate 0.591261906929
system.switch_cpus.fuBusy 101588.454439
system.switch_cpus.fuBusyRate 0.000780938411
system.switch_cpus.intInstQueueReads 473925705.3743
system.switch_cpus.intInstQueueWrites 152546216.693524
system.switch_cpus.intInstQueueWakeupAccesses 125443271.43299401
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 3603607.2526669996
system.switch_cpus.vecInstQueueWrites 1936265.6140669999
system.switch_cpus.vecInstQueueWakeupAccesses 1793348.949942
system.switch_cpus.intAluAccesses 128312036.51423
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1784190.4547139998
system.switch_cpus.numSquashedInsts 676297.893462
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 379670.41078
system.switch_cpus.idleCycles 2970639.746745
system.switch_cpus.MemDepUnit__0.insertedLoads 34467326.987032995
system.switch_cpus.MemDepUnit__0.insertedStores 19222254.089050002
system.switch_cpus.MemDepUnit__0.conflictingLoads 12259858.423407
system.switch_cpus.MemDepUnit__0.conflictingStores 274.835321
system.switch_cpus.MemDepUnit__0.MDPLookups 29806949.490798995
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 4660377.496234
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 10042776.398719002
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 143301.404316
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 2735752.542673
system.switch_cpus.branchPred.lookups_0::CallDirect 1293931.388862
system.switch_cpus.branchPred.lookups_0::CallIndirect 1486963.2168059999
system.switch_cpus.branchPred.lookups_0::DirectCond 18812779.754467
system.switch_cpus.branchPred.lookups_0::DirectUncond 1482981.5445380001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 274008.69186200004
system.switch_cpus.branchPred.lookups_0::total 26086417.139207996
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 450092.051689
system.switch_cpus.branchPred.squashes_0::CallDirect 279259.023216
system.switch_cpus.branchPred.squashes_0::CallIndirect 215975.521903
system.switch_cpus.branchPred.squashes_0::DirectCond 4852067.0933260005
system.switch_cpus.branchPred.squashes_0::DirectUncond 421053.66566699994
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 22308.467923
system.switch_cpus.branchPred.squashes_0::total 6240755.823724
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 8507.270809
system.switch_cpus.branchPred.corrected_0::CallDirect 4248.619915
system.switch_cpus.branchPred.corrected_0::CallIndirect 29919.903377000002
system.switch_cpus.branchPred.corrected_0::DirectCond 690377.908756
system.switch_cpus.branchPred.corrected_0::DirectUncond 866.395971
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 3169.095309
system.switch_cpus.branchPred.corrected_0::total 737089.194137
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 2285660.151083
system.switch_cpus.branchPred.committed_0::CallDirect 1014672.2096279999
system.switch_cpus.branchPred.committed_0::CallIndirect 1270987.2059270001
system.switch_cpus.branchPred.committed_0::DirectCond 13960709.322550999
system.switch_cpus.branchPred.committed_0::DirectUncond 1061927.5706810001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 251700.223939
system.switch_cpus.branchPred.committed_0::total 19845656.683808997
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 18.951249
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3426.054561
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 27821.355988999996
system.switch_cpus.branchPred.mispredicted_0::DirectCond 597183.5635630001
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 550.995634
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2936.8902470000003
system.switch_cpus.branchPred.mispredicted_0::total 631937.8112430001
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12510394.381087001
system.switch_cpus.branchPred.targetProvider_0::BTB 9193733.629561
system.switch_cpus.branchPred.targetProvider_0::RAS 2735752.542673
system.switch_cpus.branchPred.targetProvider_0::Indirect 1646536.585887
system.switch_cpus.branchPred.targetProvider_0::total 26086417.139207996
system.switch_cpus.branchPred.targetWrong_0::NoBranch 441463.005734
system.switch_cpus.branchPred.targetWrong_0::Return 283646.579146
system.switch_cpus.branchPred.targetWrong_0::CallDirect 8507.270809
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 3472.3384479999995
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 737089.194137
system.switch_cpus.branchPred.condPredicted 18812779.754467
system.switch_cpus.branchPred.condPredictedTaken 6492670.754066
system.switch_cpus.branchPred.condIncorrect 737089.194137
system.switch_cpus.branchPred.predTakenBTBMiss 40581.130115
system.switch_cpus.branchPred.NotTakenMispredicted 453442.61499100004
system.switch_cpus.branchPred.TakenMispredicted 283646.579146
system.switch_cpus.branchPred.BTBLookups 26086417.139207996
system.switch_cpus.branchPred.BTBUpdates 411846.34549599997
system.switch_cpus.branchPred.BTBHits 15954583.65687
system.switch_cpus.branchPred.BTBHitRatio 0.6115487059139999
system.switch_cpus.branchPred.BTBMispredicted 44091.988406
system.switch_cpus.branchPred.indirectLookups 1760971.908668
system.switch_cpus.branchPred.indirectHits 1646536.585887
system.switch_cpus.branchPred.indirectMisses 114435.32278100001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 2735752.542673
system.switch_cpus.branchPred.btb.lookups::CallDirect 1293931.388862
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1486963.2168059999
system.switch_cpus.branchPred.btb.lookups::DirectCond 18812779.754467
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1482981.5445380001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 274008.69186200004
system.switch_cpus.branchPred.btb.lookups::total 26086417.139207996
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 2735752.542673
system.switch_cpus.branchPred.btb.misses::CallDirect 6078.916981
system.switch_cpus.branchPred.btb.misses::CallIndirect 1486963.2168059999
system.switch_cpus.branchPred.btb.misses::DirectCond 5626589.137982
system.switch_cpus.branchPred.btb.misses::DirectUncond 2440.976034
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 274008.69186200004
system.switch_cpus.branchPred.btb.misses::total 10131833.482338
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4248.619915
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 406731.32961
system.switch_cpus.branchPred.btb.updates::DirectUncond 866.395971
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 411846.34549599997
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4248.619915
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 406731.32961
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 866.395971
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 411846.34549599997
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.switch_cpus.branchPred.indirectBranchPred.lookups 1760971.908668
system.switch_cpus.branchPred.indirectBranchPred.hits 1646536.585887
system.switch_cpus.branchPred.indirectBranchPred.misses 114435.32278100001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 33088.998686
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1794060.907354
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 3230986.657357
system.switch_cpus.branchPred.ras.pops 3230987.087792
system.switch_cpus.branchPred.ras.squashes 945326.596808
system.switch_cpus.branchPred.ras.used 2285660.151083
system.switch_cpus.branchPred.ras.correct 2285641.199834
system.switch_cpus.branchPred.ras.incorrect 18.951249
system.switch_cpus.commit.commitSquashedInsts 19454090.074964996
system.switch_cpus.commit.branchMispredicts 732061.3431239999
system.switch_cpus.commit.numCommittedDist::samples 210289131.747324
system.switch_cpus.commit.numCommittedDist::mean 0.5557914221610001
system.switch_cpus.commit.numCommittedDist::stdev 1.0593328111659999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 157783850.998918
system.switch_cpus.commit.numCommittedDist::1 16320729.037037
system.switch_cpus.commit.numCommittedDist::2 8272035.816773
system.switch_cpus.commit.numCommittedDist::3 27912515.894596
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 210289131.747324
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.52344
system.switch_cpus.commit.functionCalls 2285659.415555
system.switch_cpus.commit.committedInstType_0::No_OpClass 18065.093504
system.switch_cpus.commit.committedInstType_0::IntAlu 70076724.49648398
system.switch_cpus.commit.committedInstType_0::IntMult 189492.37470999997
system.switch_cpus.commit.committedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.commit.committedInstType_0::FloatAdd 7.153741
system.switch_cpus.commit.committedInstType_0::FloatCmp 121181.934604
system.switch_cpus.commit.committedInstType_0::FloatCvt 161007.492635
system.switch_cpus.commit.committedInstType_0::FloatMult 121014.208401
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 6.961813
system.switch_cpus.commit.committedInstType_0::FloatDiv 8.67717
system.switch_cpus.commit.committedInstType_0::FloatMisc 376242.828986
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 132.577222
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1319.965836
system.switch_cpus.commit.committedInstType_0::SimdCmp 36327.932418
system.switch_cpus.commit.committedInstType_0::SimdCvt 63321.538237999994
system.switch_cpus.commit.committedInstType_0::SimdMisc 73718.855677
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 40594.060438
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 28341908.939131
system.switch_cpus.commit.committedInstType_0::MemWrite 16981154.652354002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116602348.35437101
system.switch_cpus.commit.commitEligibleSamples 27912515.894596
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1404.959655
system.switch_cpus.commitStats0.numInsts 100734281.28887999
system.switch_cpus.commitStats0.numOps 116602348.35437101
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.768082
system.switch_cpus.commitStats0.numOpsNotNOP 115867967.833573
system.switch_cpus.commitStats0.cpi 2.187223315765
system.switch_cpus.commitStats0.ipc 0.458235597545
system.switch_cpus.commitStats0.numMemRefs 45323063.591485
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105556420.20349199
system.switch_cpus.commitStats0.numLoadInsts 28341908.939131
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 16981154.128914
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1737840.589803
system.switch_cpus.commitStats0.committedInstType::No_OpClass 18065.093504
system.switch_cpus.commitStats0.committedInstType::IntAlu 70076724.49648398
system.switch_cpus.commitStats0.committedInstType::IntMult 189492.37470999997
system.switch_cpus.commitStats0.committedInstType::IntDiv 118.61100900000001
system.switch_cpus.commitStats0.committedInstType::FloatAdd 7.153741
system.switch_cpus.commitStats0.committedInstType::FloatCmp 121181.934604
system.switch_cpus.commitStats0.committedInstType::FloatCvt 161007.492635
system.switch_cpus.commitStats0.committedInstType::FloatMult 121014.208401
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 6.961813
system.switch_cpus.commitStats0.committedInstType::FloatDiv 8.67717
system.switch_cpus.commitStats0.committedInstType::FloatMisc 376242.828986
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 132.577222
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1319.965836
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36327.932418
system.switch_cpus.commitStats0.committedInstType::SimdCvt 63321.538237999994
system.switch_cpus.commitStats0.committedInstType::SimdMisc 73718.855677
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 40594.060438
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 28341908.939131
system.switch_cpus.commitStats0.committedInstType::MemWrite 16981154.652354002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116602348.35437101
system.switch_cpus.commitStats0.committedControl::IsControl 19845657.152145
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16037309.491075998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 3808347.661068999
system.switch_cpus.commitStats0.committedControl::IsCondControl 13960709.710767
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5884947.441378
system.switch_cpus.commitStats0.committedControl::IsCall 2285659.415555
system.switch_cpus.commitStats0.committedControl::IsReturn 2285660.231203
system.switch_cpus.decode.idleCycles 34883856.32831
system.switch_cpus.decode.blockedCycles 123253089.64085498
system.switch_cpus.decode.runCycles 55867304.372883
system.switch_cpus.decode.unblockCycles 2616733.408706
system.switch_cpus.decode.squashCycles 736224.817284
system.switch_cpus.decode.branchResolved 8699793.557424
system.switch_cpus.decode.branchMispred 5268.86636
system.switch_cpus.decode.decodedInsts 139127723.086379
system.switch_cpus.decode.squashedInsts 4408.058874
system.switch_cpus.executeStats0.numInsts 129336512.652668
system.switch_cpus.executeStats0.numNop 811003.7386960001
system.switch_cpus.executeStats0.numBranches 22065423.28906
system.switch_cpus.executeStats0.numLoadInsts 33125888.623515997
system.switch_cpus.executeStats0.numStoreInsts 18700521.021467
system.switch_cpus.executeStats0.instRate 0.5881879120960001
system.switch_cpus.executeStats0.numCCRegReads 33276740.377661996
system.switch_cpus.executeStats0.numCCRegWrites 28890874.297911998
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 147396152.15713197
system.switch_cpus.executeStats0.numIntRegWrites 83892365.937641
system.switch_cpus.executeStats0.numMemRefs 51826409.644983
system.switch_cpus.executeStats0.numMiscRegReads 16540786.972567
system.switch_cpus.executeStats0.numMiscRegWrites 587624.931765
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 1417499.316455
system.switch_cpus.executeStats0.numVecRegWrites 1177503.132446
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 13576022.758120999
system.switch_cpus.fetch.cycles 165936142.00055
system.switch_cpus.fetch.squashCycles 1482679.66634
system.switch_cpus.fetch.miscStallCycles 155.985885
system.switch_cpus.fetch.pendingTrapStallCycles 974.743788
system.switch_cpus.fetch.cacheLines 40585663.945384
system.switch_cpus.fetch.icacheSquashes 247520.916197
system.switch_cpus.fetch.nisnDist::samples 217357208.568038
system.switch_cpus.fetch.nisnDist::mean 0.670261140502
system.switch_cpus.fetch.nisnDist::stdev 1.117962600956
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 149494437.197235
system.switch_cpus.fetch.nisnDist::1 24449481.049998
system.switch_cpus.fetch.nisnDist::2 9250927.381221
system.switch_cpus.fetch.nisnDist::3 34162362.939584
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 217357208.568038
system.switch_cpus.fetchStats0.numInsts 127854311.91941
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.581142387728
system.switch_cpus.fetchStats0.numBranches 26086417.139207996
system.switch_cpus.fetchStats0.branchRate 0.118591590016
system.switch_cpus.fetchStats0.icacheStallCycles 50678596.004645005
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 736224.817284
system.switch_cpus.iew.blockCycles 17623169.271751
system.switch_cpus.iew.unblockCycles 34024320.344964
system.switch_cpus.iew.dispatchedInsts 135986238.49733102
system.switch_cpus.iew.dispSquashedInsts 110357.684859
system.switch_cpus.iew.dispLoadInsts 34467326.987032995
system.switch_cpus.iew.dispStoreInsts 19222254.089050002
system.switch_cpus.iew.dispNonSpecInsts 9.974739
system.switch_cpus.iew.iqFullEvents 61711.144983000006
system.switch_cpus.iew.lsqFullEvents 33834565.465215996
system.switch_cpus.iew.predictedTakenIncorrect 316340.85869499994
system.switch_cpus.iew.predictedNotTakenIncorrect 470511.31494199997
system.switch_cpus.iew.branchMispredicts 786852.1736369999
system.switch_cpus.iew.instsToCommit 127505404.861689
system.switch_cpus.iew.writebackCount 127236620.382936
system.switch_cpus.iew.producerInst 60742851.045094
system.switch_cpus.iew.consumerInst 103650724.613345
system.switch_cpus.iew.wbRate 0.578652893131
system.switch_cpus.iew.wbFanout 0.58605055198
system.switch_cpus.lsq0.forwLoads 851127.3948659999
system.switch_cpus.lsq0.squashedLoads 6125411.762039
system.switch_cpus.lsq0.ignoredResponses 504.97151299999996
system.switch_cpus.lsq0.memOrderViolation 4161.007704
system.switch_cpus.lsq0.squashedStores 2241093.576964
system.switch_cpus.lsq0.rescheduledLoads 558069.412567
system.switch_cpus.lsq0.blockedByCache 201236.45475499998
system.switch_cpus.lsq0.loadToUse::samples 28341908.446027998
system.switch_cpus.lsq0.loadToUse::mean 12.987489487403
system.switch_cpus.lsq0.loadToUse::stdev 40.91194002859099
system.switch_cpus.lsq0.loadToUse::0-9 24943983.112636
system.switch_cpus.lsq0.loadToUse::10-19 366598.44068
system.switch_cpus.lsq0.loadToUse::20-29 1546086.3628429999
system.switch_cpus.lsq0.loadToUse::30-39 151879.420196
system.switch_cpus.lsq0.loadToUse::40-49 9060.39266
system.switch_cpus.lsq0.loadToUse::50-59 20268.185211
system.switch_cpus.lsq0.loadToUse::60-69 8821.297122
system.switch_cpus.lsq0.loadToUse::70-79 4857.904756
system.switch_cpus.lsq0.loadToUse::80-89 10195.461409
system.switch_cpus.lsq0.loadToUse::90-99 10126.054891
system.switch_cpus.lsq0.loadToUse::100-109 12601.262421
system.switch_cpus.lsq0.loadToUse::110-119 18974.429835
system.switch_cpus.lsq0.loadToUse::120-129 15132.591641
system.switch_cpus.lsq0.loadToUse::130-139 27640.390996000002
system.switch_cpus.lsq0.loadToUse::140-149 499288.32531299995
system.switch_cpus.lsq0.loadToUse::150-159 89027.070448
system.switch_cpus.lsq0.loadToUse::160-169 33937.94130599999
system.switch_cpus.lsq0.loadToUse::170-179 168002.500231
system.switch_cpus.lsq0.loadToUse::180-189 29833.516458
system.switch_cpus.lsq0.loadToUse::190-199 33573.746855
system.switch_cpus.lsq0.loadToUse::200-209 217296.291225
system.switch_cpus.lsq0.loadToUse::210-219 31943.632338
system.switch_cpus.lsq0.loadToUse::220-229 6438.847059999999
system.switch_cpus.lsq0.loadToUse::230-239 2677.6443360000003
system.switch_cpus.lsq0.loadToUse::240-249 2107.373979
system.switch_cpus.lsq0.loadToUse::250-259 2259.5912099999996
system.switch_cpus.lsq0.loadToUse::260-269 3373.12623
system.switch_cpus.lsq0.loadToUse::270-279 2896.627982
system.switch_cpus.lsq0.loadToUse::280-289 2648.87086
system.switch_cpus.lsq0.loadToUse::290-299 3672.110783
system.switch_cpus.lsq0.loadToUse::overflows 66705.959921
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 1443.520377
system.switch_cpus.lsq0.loadToUse::total 28341908.446027998
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 110163924157.39148
system.switch_cpus.rename.squashCycles 736224.817284
system.switch_cpus.rename.idleCycles 36192918.290781
system.switch_cpus.rename.blockCycles 62754670.372858
system.switch_cpus.rename.serializeStallCycles 11904931.435325
system.switch_cpus.rename.runCycles 56850753.661625996
system.switch_cpus.rename.unblockCycles 48917709.990164
system.switch_cpus.rename.renamedInsts 137884178.479607
system.switch_cpus.rename.ROBFullEvents 1309544.7718230002
system.switch_cpus.rename.IQFullEvents 289221.837204
system.switch_cpus.rename.LQFullEvents 9338762.485465
system.switch_cpus.rename.SQFullEvents 35868416.3586
system.switch_cpus.rename.fullRegistersEvents 2277951.904593
system.switch_cpus.rename.renamedOperands 133377896.88686399
system.switch_cpus.rename.lookups 213500783.836451
system.switch_cpus.rename.intLookups 155941363.272378
system.switch_cpus.rename.vecLookups 1466149.892543
system.switch_cpus.rename.committedMaps 111681404.591639
system.switch_cpus.rename.undoneMaps 21696477.454337
system.switch_cpus.rename.serializing 139242.10392900003
system.switch_cpus.rename.tempSerializing 0.60387
system.switch_cpus.rename.skidInsts 5306027.741576999
system.switch_cpus.rob.reads 318433022.21813595
system.switch_cpus.rob.writes 279194312.00682
system.switch_cpus.rob.squashedLoads 6489470.53846
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 2394956.162145
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.768082
system.switch_cpus.thread_0.numOps 115867967.833573
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2966256.030628
system.tol2bus.transDist::WritebackDirty 2037465.7227379999
system.tol2bus.transDist::WritebackClean 530186.83986
system.tol2bus.transDist::CleanEvict 1707538.491469
system.tol2bus.transDist::UpgradeReq 18.426841
system.tol2bus.transDist::UpgradeResp 18.426841
system.tol2bus.transDist::ReadExReq 300686.03762099997
system.tol2bus.transDist::ReadExResp 300685.801483
system.tol2bus.transDist::ReadCleanReq 530255.58005
system.tol2bus.transDist::ReadSharedReq 2436000.68681
system.tol2bus.transDist::InvalidateReq 9.11668
system.tol2bus.transDist::InvalidateResp 9.11668
system.tol2bus.pktCount::total 9800797.141459001
system.tol2bus.pktSize::total 343861059.581248
system.tol2bus.snoops 1008333.1362419999
system.tol2bus.snoopTraffic 29552981.680128
system.tol2bus.snoopFanout::samples 4275278.704069
system.tol2bus.snoopFanout::mean 0.000916013043
system.tol2bus.snoopFanout::stdev 0.029824718942999998
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 4271343.937255
system.tol2bus.snoopFanout::1 3934.7668139999996
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000001
system.tol2bus.snoopFanout::total 4275278.704069
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110163924157.39148
system.tol2bus.reqLayer0.occupancy 5372837527.021999
system.tol2bus.reqLayer0.utilization 0.0002908
system.tol2bus.respLayer0.occupancy 795898940.8424159
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 4105392411.96955
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 6533852.046002001
system.tol2bus.snoop_filter.hitSingleRequests 3266884.936333
system.tol2bus.snoop_filter.hitMultiRequests 2431.692571
system.tol2bus.snoop_filter.totSnoops 1501.260284
system.tol2bus.snoop_filter.hitSingleSnoops 1501.260284
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.UpgradeReq.misses::switch_cpus.data 4.944648000000001
system.l2.UpgradeReq.misses::total 4.944648000000001
system.l2.UpgradeReq.missLatency::switch_cpus.data 145628.914
system.l2.UpgradeReq.missLatency::total 145628.914
system.l2.UpgradeReq.missRate::switch_cpus.data 0.26237494085900004
system.l2.UpgradeReq.missRate::total 0.26237494085900004
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 29305.34506671939
system.l2.UpgradeReq.avgMissLatency::total 29305.34506671939
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 4.944648000000001
system.l2.UpgradeReq.mshrMisses::total 4.944648000000001
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 96182.434
system.l2.UpgradeReq.mshrMissLatency::total 96182.434
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.26237494085900004
system.l2.UpgradeReq.mshrMissRate::total 0.26237494085900004
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 19358.82506671939
system.l2.UpgradeReq.avgMshrMissLatency::total 19358.82506671939
system.mem_ctrls.rdPerTurnAround::16-19 45.794813
system.mem_ctrls.rdPerTurnAround::20-23 605.5757159999999
system.mem_ctrls.rdPerTurnAround::24-27 2525.5763469999997
system.mem_ctrls.rdPerTurnAround::28-31 5246.152898
system.mem_ctrls.rdPerTurnAround::32-35 6603.700112
system.mem_ctrls.rdPerTurnAround::36-39 5752.098857
system.mem_ctrls.rdPerTurnAround::40-43 3817.530511
system.mem_ctrls.rdPerTurnAround::44-47 2094.7729870000003
system.mem_ctrls.rdPerTurnAround::48-51 974.570768
system.mem_ctrls.rdPerTurnAround::52-55 418.818491
system.mem_ctrls.rdPerTurnAround::56-59 137.244347
system.mem_ctrls.rdPerTurnAround::60-63 47.437922
system.mem_ctrls.rdPerTurnAround::64-67 16.692832000000003
system.mem_ctrls.rdPerTurnAround::68-71 3.887979
system.mem_ctrls.rdPerTurnAround::72-75 1.267192
system.mem_ctrls.rdPerTurnAround::76-79 0.552396
system.mem_ctrls.wrPerTurnAround::22 0.238296
system.membus.transDist::UpgradeReq 5.85993
system.switch_cpus.executeStats0.numVecPredRegReads 5900.999868
system.switch_cpus.executeStats0.numVecPredRegWrites 2049.747076
system.switch_cpus.rename.vecPredLookups 4110.142387
system.l2.InvalidateReq.misses::switch_cpus.data 0.18902
system.l2.InvalidateReq.misses::total 0.18902
system.l2.InvalidateReq.missRate::switch_cpus.data 0.002739420332
system.l2.InvalidateReq.missRate::total 0.002739420332
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 0.18902
system.l2.InvalidateReq.mshrMisses::total 0.18902
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 3632.092
system.l2.InvalidateReq.mshrMissLatency::total 3632.092
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.002739420332
system.l2.InvalidateReq.mshrMissRate::total 0.002739420332
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 55.87833846042
system.l2.InvalidateReq.avgMshrMissLatency::total 55.87833846042
system.l2.ReadExReq.misses::cpu.data 1.057601
system.l2.ReadExReq.accesses::cpu.data 1.057601
system.l2.ReadExReq.missRate::cpu.data 0.579978
system.membus.transDist::InvalidateReq 0.18902
system.switch_cpus.commit.commitNonSpecStalls 1.335244
system.mem_ctrls.rdPerTurnAround::0-1023 4.039212
system.mem_ctrls.rdPerTurnAround::1024-2047 0.002908
system.mem_ctrls.rdPerTurnAround::22528-23551 0.002908
system.mem_ctrls.rdPerTurnAround::15872-16383 0.069519
system.l2.CleanEvict.mshrMisses::writebacks 0.463833
system.l2.CleanEvict.mshrMisses::total 0.463833
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::12-15 0.320763
system.mem_ctrls.rdPerTurnAround::15360-15871 0.270382
system.mem_ctrls.rdPerTurnAround::1536-2047 0.236138
system.mem_ctrls.rdPerTurnAround::14848-15359 0.574631
CPI 2.203280669505497

Per-Address PND Load Violations:
