# Synthesise   
![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)
![Builed](https://img.shields.io/azure-devops/build/totodem/8cf3ec0e-d0c2-4fcd-8206-ad204f254a96/2?style=flat)
![License](https://img.shields.io/packagist/l/doctrine/orm)
![language](https://img.shields.io/badge/language-verilog-orange)

:wink: Take a look at <a href="https://github.com/BitterOcean/IUT/issues/6"> issues#6 </a> to **Download Xilinx ISE Design Suite v14.7**    

****

<p align="center">
  <a href="https://github.com/BitterOcean/IUT/edit/master/FPGA/HW3">
    <img src="https://user-images.githubusercontent.com/60509979/81408434-7553e680-9152-11ea-9872-2314a4639d1a.png" alt="Master">
  </a>
</p>

## :anger: &nbsp;Table of Contents

- **[P Counter](#P-Counter)**
- **[Day Counter](#Day-Counter)**
- **[Stopwatch](#Stopwatch)**
- **[PWM Generator](#PWM-Generator)**
- **[PWM Detector](#PWM-Detector)**
- **[Support](#Support)**
- **[License](#License)**

****

## P Counter  

## Day Counter  

## Stopwatch  

## PWM Generator  

## PWM Detector  
