   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "Subsystem_OutputData.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global __aeabi_dmul
  20              	 .global __aeabi_dcmplt
  21              	 .global __aeabi_d2uiz
  22              	 .global __aeabi_dadd
  23              	 .global __aeabi_dcmple
  24              	 .global __aeabi_ui2d
  25              	 .global __aeabi_dcmpgt
  26              	 .section .text.FUNC_OutputData,"ax",%progbits
  27              	 .align 2
  28              	 .global FUNC_OutputData
  29              	 .thumb
  30              	 .thumb_func
  32              	FUNC_OutputData:
  33              	.LFB175:
  34              	 .file 1 "../Simulink/Subsystem_OutputData.c"
   1:../Simulink/Subsystem_OutputData.c **** /*
   2:../Simulink/Subsystem_OutputData.c ****  * Academic License - for use in teaching, academic research, and meeting
   3:../Simulink/Subsystem_OutputData.c ****  * course requirements at degree granting institutions only.  Not for
   4:../Simulink/Subsystem_OutputData.c ****  * government, commercial, or other organizational use.
   5:../Simulink/Subsystem_OutputData.c ****  *
   6:../Simulink/Subsystem_OutputData.c ****  * File: Subsystem_OutputData.c
   7:../Simulink/Subsystem_OutputData.c ****  *
   8:../Simulink/Subsystem_OutputData.c ****  * Code generated for Simulink model : VCU.
   9:../Simulink/Subsystem_OutputData.c ****  * Model version      : 1.302
  10:../Simulink/Subsystem_OutputData.c ****  * Simulink Coder version    : 8.14 (R2018a) 06-Feb-2018
  11:../Simulink/Subsystem_OutputData.c ****  * TLC version       : 8.14 (Feb 22 2018)
  12:../Simulink/Subsystem_OutputData.c ****  * C/C++ source code generated on  : Thu Jun 17 19:22:06 2021
  13:../Simulink/Subsystem_OutputData.c ****  *
  14:../Simulink/Subsystem_OutputData.c ****  * Target selection: Infineon_XMC_Family.tlc
  15:../Simulink/Subsystem_OutputData.c ****  * Embedded hardware selection: ARM Compatible->ARM Cortex
  16:../Simulink/Subsystem_OutputData.c ****  * Code generation objectives: Unspecified
  17:../Simulink/Subsystem_OutputData.c ****  * Validation result: Not run
  18:../Simulink/Subsystem_OutputData.c ****  */
  19:../Simulink/Subsystem_OutputData.c **** 
  20:../Simulink/Subsystem_OutputData.c **** #include "Subsystem_OutputData.h"
  21:../Simulink/Subsystem_OutputData.c **** 
  22:../Simulink/Subsystem_OutputData.c **** /* Include model header file for global data */
  23:../Simulink/Subsystem_OutputData.c **** #include "VCU.h"
  24:../Simulink/Subsystem_OutputData.c **** #include "VCU_private.h"
  25:../Simulink/Subsystem_OutputData.c **** 
  26:../Simulink/Subsystem_OutputData.c **** /* Output and update for atomic system: '<Root>/Output Data' */
  27:../Simulink/Subsystem_OutputData.c **** void FUNC_OutputData(void)
  28:../Simulink/Subsystem_OutputData.c **** {
  35              	 .loc 1 28 0
  36              	 .cfi_startproc
  37              	 
  38              	 
  39 0000 2DE9B04F 	 push {r4,r5,r7,r8,r9,r10,fp,lr}
  40              	.LCFI0:
  41              	 .cfi_def_cfa_offset 32
  42              	 .cfi_offset 4,-32
  43              	 .cfi_offset 5,-28
  44              	 .cfi_offset 7,-24
  45              	 .cfi_offset 8,-20
  46              	 .cfi_offset 9,-16
  47              	 .cfi_offset 10,-12
  48              	 .cfi_offset 11,-8
  49              	 .cfi_offset 14,-4
  50 0004 BEB0     	 sub sp,sp,#248
  51              	.LCFI1:
  52              	 .cfi_def_cfa_offset 280
  53 0006 00AF     	 add r7,sp,#0
  54              	.LCFI2:
  55              	 .cfi_def_cfa_register 7
  29:../Simulink/Subsystem_OutputData.c ****   real_T tmp;
  30:../Simulink/Subsystem_OutputData.c **** 
  31:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain' */
  32:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_FL_kmh = 3.6 * VCU_B.Add1_k;
  56              	 .loc 1 32 0
  57 0008 B14B     	 ldr r3,.L292+8
  58 000a 03F59E63 	 add r3,r3,#1264
  59 000e D3E90023 	 ldrd r2,[r3]
  60 0012 1046     	 mov r0,r2
  61 0014 1946     	 mov r1,r3
  62 0016 ACA3     	 adr r3,.L292
  63 0018 D3E90023 	 ldrd r2,[r3]
  64 001c FFF7FEFF 	 bl __aeabi_dmul
  65 0020 0246     	 mov r2,r0
  66 0022 0B46     	 mov r3,r1
  67 0024 1046     	 mov r0,r2
  68 0026 1946     	 mov r1,r3
  69 0028 A94B     	 ldr r3,.L292+8
  70 002a C3E9C201 	 strd r0,[r3,#776]
  33:../Simulink/Subsystem_OutputData.c **** 
  34:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S70>/Factor' */
  35:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor = 10.0 * VCU_B.n_wheel_FL_kmh;
  71              	 .loc 1 35 0
  72 002e A84B     	 ldr r3,.L292+8
  73 0030 D3E9C223 	 ldrd r2,[r3,#776]
  74 0034 1046     	 mov r0,r2
  75 0036 1946     	 mov r1,r3
  76 0038 4FF00002 	 mov r2,#0
  77 003c A54B     	 ldr r3,.L292+12
  78 003e FFF7FEFF 	 bl __aeabi_dmul
  79 0042 0246     	 mov r2,r0
  80 0044 0B46     	 mov r3,r1
  81 0046 1046     	 mov r0,r2
  82 0048 1946     	 mov r1,r3
  83 004a A14B     	 ldr r3,.L292+8
  84 004c C3E9C401 	 strd r0,[r3,#784]
  36:../Simulink/Subsystem_OutputData.c **** 
  37:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S70>/Add1' */
  38:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_g = VCU_B.Factor;
  85              	 .loc 1 38 0
  86 0050 9F4B     	 ldr r3,.L292+8
  87 0052 D3E9C423 	 ldrd r2,[r3,#784]
  88 0056 9E49     	 ldr r1,.L292+8
  89 0058 C1E9C623 	 strd r2,[r1,#792]
  39:../Simulink/Subsystem_OutputData.c **** 
  40:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S70>/Data Type Conversion10' */
  41:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_g);
  90              	 .loc 1 41 0
  91 005c 9C4B     	 ldr r3,.L292+8
  92 005e D3E9C623 	 ldrd r2,[r3,#792]
  93 0062 1046     	 mov r0,r2
  94 0064 1946     	 mov r1,r3
  95 0066 FFF7FEFF 	 bl floor
  96 006a C7E93C01 	 strd r0,[r7,#240]
  42:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
  97              	 .loc 1 42 0
  98 006e D7E93C01 	 ldrd r0,[r7,#240]
  99 0072 FFF7FEFF 	 bl rtIsNaN
 100 0076 0346     	 mov r3,r0
 101 0078 002B     	 cmp r3,#0
 102 007a 06D1     	 bne .L2
 103              	 .loc 1 42 0 is_stmt 0 discriminator 1
 104 007c D7E93C01 	 ldrd r0,[r7,#240]
 105 0080 FFF7FEFF 	 bl rtIsInf
 106 0084 0346     	 mov r3,r0
 107 0086 002B     	 cmp r3,#0
 108 0088 06D0     	 beq .L3
 109              	.L2:
  43:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 110              	 .loc 1 43 0 is_stmt 1
 111 008a 4FF00002 	 mov r2,#0
 112 008e 4FF00003 	 mov r3,#0
 113 0092 C7E93C23 	 strd r2,[r7,#240]
 114 0096 08E0     	 b .L4
 115              	.L3:
  44:../Simulink/Subsystem_OutputData.c ****   } else {
  45:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 116              	 .loc 1 45 0
 117 0098 D7E93C01 	 ldrd r0,[r7,#240]
 118 009c 4FF00002 	 mov r2,#0
 119 00a0 8D4B     	 ldr r3,.L292+16
 120 00a2 FFF7FEFF 	 bl fmod
 121 00a6 C7E93C01 	 strd r0,[r7,#240]
 122              	.L4:
  46:../Simulink/Subsystem_OutputData.c ****   }
  47:../Simulink/Subsystem_OutputData.c **** 
  48:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 123              	 .loc 1 48 0
 124 00aa D7E93C01 	 ldrd r0,[r7,#240]
 125 00ae 4FF00002 	 mov r2,#0
 126 00b2 4FF00003 	 mov r3,#0
 127 00b6 FFF7FEFF 	 bl __aeabi_dcmplt
 128 00ba 0346     	 mov r3,r0
 129 00bc 002B     	 cmp r3,#0
 130 00be 0ED0     	 beq .L255
  49:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 131              	 .loc 1 49 0 discriminator 1
 132 00c0 D7F8F040 	 ldr r4,[r7,#240]
 133 00c4 D7F8F430 	 ldr r3,[r7,#244]
 134 00c8 83F00045 	 eor r5,r3,#-2147483648
 135 00cc 2046     	 mov r0,r4
 136 00ce 2946     	 mov r1,r5
 137 00d0 FFF7FEFF 	 bl __aeabi_d2uiz
 138 00d4 0346     	 mov r3,r0
 139 00d6 9BB2     	 uxth r3,r3
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 140              	 .loc 1 48 0 discriminator 1
 141 00d8 5B42     	 negs r3,r3
 142 00da 9BB2     	 uxth r3,r3
 143 00dc 05E0     	 b .L7
 144              	.L255:
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 145              	 .loc 1 48 0 is_stmt 0 discriminator 2
 146 00de D7E93C01 	 ldrd r0,[r7,#240]
 147 00e2 FFF7FEFF 	 bl __aeabi_d2uiz
 148 00e6 0346     	 mov r3,r0
 149 00e8 9BB2     	 uxth r3,r3
 150              	.L7:
  48:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 151              	 .loc 1 48 0 discriminator 4
 152 00ea 794A     	 ldr r2,.L292+8
 153 00ec A2F8F836 	 strh r3,[r2,#1784]
  50:../Simulink/Subsystem_OutputData.c **** 
  51:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S70>/Data Type Conversion10' */
  52:../Simulink/Subsystem_OutputData.c **** 
  53:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write' */
  54:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_FL_kmproh = VCU_B.DataTypeConversion10;
 154              	 .loc 1 54 0 is_stmt 1 discriminator 4
 155 00f0 774B     	 ldr r3,.L292+8
 156 00f2 B3F8F836 	 ldrh r3,[r3,#1784]
 157 00f6 794A     	 ldr r2,.L292+20
 158 00f8 A2F8C230 	 strh r3,[r2,#194]
  55:../Simulink/Subsystem_OutputData.c **** 
  56:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain1' */
  57:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_FR_kmh = 3.6 * VCU_B.Add1_de;
 159              	 .loc 1 57 0 discriminator 4
 160 00fc 744B     	 ldr r3,.L292+8
 161 00fe 03F59F63 	 add r3,r3,#1272
 162 0102 D3E90023 	 ldrd r2,[r3]
 163 0106 1046     	 mov r0,r2
 164 0108 1946     	 mov r1,r3
 165 010a 6FA3     	 adr r3,.L292
 166 010c D3E90023 	 ldrd r2,[r3]
 167 0110 FFF7FEFF 	 bl __aeabi_dmul
 168 0114 0246     	 mov r2,r0
 169 0116 0B46     	 mov r3,r1
 170 0118 1046     	 mov r0,r2
 171 011a 1946     	 mov r1,r3
 172 011c 6C4B     	 ldr r3,.L292+8
 173 011e C3E9C801 	 strd r0,[r3,#800]
  58:../Simulink/Subsystem_OutputData.c **** 
  59:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S71>/Factor' */
  60:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_c = 10.0 * VCU_B.n_wheel_FR_kmh;
 174              	 .loc 1 60 0 discriminator 4
 175 0122 6B4B     	 ldr r3,.L292+8
 176 0124 D3E9C823 	 ldrd r2,[r3,#800]
 177 0128 1046     	 mov r0,r2
 178 012a 1946     	 mov r1,r3
 179 012c 4FF00002 	 mov r2,#0
 180 0130 684B     	 ldr r3,.L292+12
 181 0132 FFF7FEFF 	 bl __aeabi_dmul
 182 0136 0246     	 mov r2,r0
 183 0138 0B46     	 mov r3,r1
 184 013a 1046     	 mov r0,r2
 185 013c 1946     	 mov r1,r3
 186 013e 644B     	 ldr r3,.L292+8
 187 0140 C3E9CA01 	 strd r0,[r3,#808]
  61:../Simulink/Subsystem_OutputData.c **** 
  62:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S71>/Add1' */
  63:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_i = VCU_B.Factor_c;
 188              	 .loc 1 63 0 discriminator 4
 189 0144 624B     	 ldr r3,.L292+8
 190 0146 D3E9CA23 	 ldrd r2,[r3,#808]
 191 014a 6149     	 ldr r1,.L292+8
 192 014c C1E9CC23 	 strd r2,[r1,#816]
  64:../Simulink/Subsystem_OutputData.c **** 
  65:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S71>/Data Type Conversion10' */
  66:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_i);
 193              	 .loc 1 66 0 discriminator 4
 194 0150 5F4B     	 ldr r3,.L292+8
 195 0152 D3E9CC23 	 ldrd r2,[r3,#816]
 196 0156 1046     	 mov r0,r2
 197 0158 1946     	 mov r1,r3
 198 015a FFF7FEFF 	 bl floor
 199 015e C7E93C01 	 strd r0,[r7,#240]
  67:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 200              	 .loc 1 67 0 discriminator 4
 201 0162 D7E93C01 	 ldrd r0,[r7,#240]
 202 0166 FFF7FEFF 	 bl rtIsNaN
 203 016a 0346     	 mov r3,r0
 204 016c 002B     	 cmp r3,#0
 205 016e 06D1     	 bne .L8
 206              	 .loc 1 67 0 is_stmt 0 discriminator 1
 207 0170 D7E93C01 	 ldrd r0,[r7,#240]
 208 0174 FFF7FEFF 	 bl rtIsInf
 209 0178 0346     	 mov r3,r0
 210 017a 002B     	 cmp r3,#0
 211 017c 06D0     	 beq .L9
 212              	.L8:
  68:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 213              	 .loc 1 68 0 is_stmt 1
 214 017e 4FF00002 	 mov r2,#0
 215 0182 4FF00003 	 mov r3,#0
 216 0186 C7E93C23 	 strd r2,[r7,#240]
 217 018a 08E0     	 b .L10
 218              	.L9:
  69:../Simulink/Subsystem_OutputData.c ****   } else {
  70:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 219              	 .loc 1 70 0
 220 018c D7E93C01 	 ldrd r0,[r7,#240]
 221 0190 4FF00002 	 mov r2,#0
 222 0194 504B     	 ldr r3,.L292+16
 223 0196 FFF7FEFF 	 bl fmod
 224 019a C7E93C01 	 strd r0,[r7,#240]
 225              	.L10:
  71:../Simulink/Subsystem_OutputData.c ****   }
  72:../Simulink/Subsystem_OutputData.c **** 
  73:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_b = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 226              	 .loc 1 73 0
 227 019e D7E93C01 	 ldrd r0,[r7,#240]
 228 01a2 4FF00002 	 mov r2,#0
 229 01a6 4FF00003 	 mov r3,#0
 230 01aa FFF7FEFF 	 bl __aeabi_dcmplt
 231 01ae 0346     	 mov r3,r0
 232 01b0 002B     	 cmp r3,#0
 233 01b2 0ED0     	 beq .L256
  74:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 234              	 .loc 1 74 0 discriminator 1
 235 01b4 D7F8F080 	 ldr r8,[r7,#240]
 236 01b8 D7F8F430 	 ldr r3,[r7,#244]
 237 01bc 83F00049 	 eor r9,r3,#-2147483648
 238 01c0 4046     	 mov r0,r8
 239 01c2 4946     	 mov r1,r9
 240 01c4 FFF7FEFF 	 bl __aeabi_d2uiz
 241 01c8 0346     	 mov r3,r0
 242 01ca 9BB2     	 uxth r3,r3
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 243              	 .loc 1 73 0 discriminator 1
 244 01cc 5B42     	 negs r3,r3
 245 01ce 9BB2     	 uxth r3,r3
 246 01d0 05E0     	 b .L13
 247              	.L256:
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 248              	 .loc 1 73 0 is_stmt 0 discriminator 2
 249 01d2 D7E93C01 	 ldrd r0,[r7,#240]
 250 01d6 FFF7FEFF 	 bl __aeabi_d2uiz
 251 01da 0346     	 mov r3,r0
 252 01dc 9BB2     	 uxth r3,r3
 253              	.L13:
  73:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 254              	 .loc 1 73 0 discriminator 4
 255 01de 3C4A     	 ldr r2,.L292+8
 256 01e0 A2F8FA36 	 strh r3,[r2,#1786]
  75:../Simulink/Subsystem_OutputData.c **** 
  76:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S71>/Data Type Conversion10' */
  77:../Simulink/Subsystem_OutputData.c **** 
  78:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write1' */
  79:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_FR_kmproh = VCU_B.DataTypeConversion10_b;
 257              	 .loc 1 79 0 is_stmt 1 discriminator 4
 258 01e4 3A4B     	 ldr r3,.L292+8
 259 01e6 B3F8FA36 	 ldrh r3,[r3,#1786]
 260 01ea 3C4A     	 ldr r2,.L292+20
 261 01ec A2F8C430 	 strh r3,[r2,#196]
  80:../Simulink/Subsystem_OutputData.c **** 
  81:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain2' */
  82:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_RL_kmh = 3.6 * VCU_B.Add1_ks;
 262              	 .loc 1 82 0 discriminator 4
 263 01f0 374B     	 ldr r3,.L292+8
 264 01f2 03F5A263 	 add r3,r3,#1296
 265 01f6 D3E90023 	 ldrd r2,[r3]
 266 01fa 1046     	 mov r0,r2
 267 01fc 1946     	 mov r1,r3
 268 01fe 32A3     	 adr r3,.L292
 269 0200 D3E90023 	 ldrd r2,[r3]
 270 0204 FFF7FEFF 	 bl __aeabi_dmul
 271 0208 0246     	 mov r2,r0
 272 020a 0B46     	 mov r3,r1
 273 020c 1046     	 mov r0,r2
 274 020e 1946     	 mov r1,r3
 275 0210 2F4B     	 ldr r3,.L292+8
 276 0212 C3E9CE01 	 strd r0,[r3,#824]
  83:../Simulink/Subsystem_OutputData.c **** 
  84:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S72>/Factor' */
  85:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_j = 10.0 * VCU_B.n_wheel_RL_kmh;
 277              	 .loc 1 85 0 discriminator 4
 278 0216 2E4B     	 ldr r3,.L292+8
 279 0218 D3E9CE23 	 ldrd r2,[r3,#824]
 280 021c 1046     	 mov r0,r2
 281 021e 1946     	 mov r1,r3
 282 0220 4FF00002 	 mov r2,#0
 283 0224 2B4B     	 ldr r3,.L292+12
 284 0226 FFF7FEFF 	 bl __aeabi_dmul
 285 022a 0246     	 mov r2,r0
 286 022c 0B46     	 mov r3,r1
 287 022e 1046     	 mov r0,r2
 288 0230 1946     	 mov r1,r3
 289 0232 274B     	 ldr r3,.L292+8
 290 0234 C3E9D001 	 strd r0,[r3,#832]
  86:../Simulink/Subsystem_OutputData.c **** 
  87:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S72>/Add1' */
  88:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_a = VCU_B.Factor_j;
 291              	 .loc 1 88 0 discriminator 4
 292 0238 254B     	 ldr r3,.L292+8
 293 023a D3E9D023 	 ldrd r2,[r3,#832]
 294 023e 2449     	 ldr r1,.L292+8
 295 0240 C1E9D223 	 strd r2,[r1,#840]
  89:../Simulink/Subsystem_OutputData.c **** 
  90:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S72>/Data Type Conversion10' */
  91:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_a);
 296              	 .loc 1 91 0 discriminator 4
 297 0244 224B     	 ldr r3,.L292+8
 298 0246 D3E9D223 	 ldrd r2,[r3,#840]
 299 024a 1046     	 mov r0,r2
 300 024c 1946     	 mov r1,r3
 301 024e FFF7FEFF 	 bl floor
 302 0252 C7E93C01 	 strd r0,[r7,#240]
  92:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 303              	 .loc 1 92 0 discriminator 4
 304 0256 D7E93C01 	 ldrd r0,[r7,#240]
 305 025a FFF7FEFF 	 bl rtIsNaN
 306 025e 0346     	 mov r3,r0
 307 0260 002B     	 cmp r3,#0
 308 0262 06D1     	 bne .L14
 309              	 .loc 1 92 0 is_stmt 0 discriminator 1
 310 0264 D7E93C01 	 ldrd r0,[r7,#240]
 311 0268 FFF7FEFF 	 bl rtIsInf
 312 026c 0346     	 mov r3,r0
 313 026e 002B     	 cmp r3,#0
 314 0270 06D0     	 beq .L15
 315              	.L14:
  93:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 316              	 .loc 1 93 0 is_stmt 1
 317 0272 4FF00002 	 mov r2,#0
 318 0276 4FF00003 	 mov r3,#0
 319 027a C7E93C23 	 strd r2,[r7,#240]
 320 027e 08E0     	 b .L16
 321              	.L15:
  94:../Simulink/Subsystem_OutputData.c ****   } else {
  95:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 322              	 .loc 1 95 0
 323 0280 D7E93C01 	 ldrd r0,[r7,#240]
 324 0284 4FF00002 	 mov r2,#0
 325 0288 134B     	 ldr r3,.L292+16
 326 028a FFF7FEFF 	 bl fmod
 327 028e C7E93C01 	 strd r0,[r7,#240]
 328              	.L16:
  96:../Simulink/Subsystem_OutputData.c ****   }
  97:../Simulink/Subsystem_OutputData.c **** 
  98:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_be = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 329              	 .loc 1 98 0
 330 0292 D7E93C01 	 ldrd r0,[r7,#240]
 331 0296 4FF00002 	 mov r2,#0
 332 029a 4FF00003 	 mov r3,#0
 333 029e FFF7FEFF 	 bl __aeabi_dcmplt
 334 02a2 0346     	 mov r3,r0
 335 02a4 002B     	 cmp r3,#0
 336 02a6 1BD0     	 beq .L257
  99:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 337              	 .loc 1 99 0 discriminator 1
 338 02a8 D7F8F0A0 	 ldr r10,[r7,#240]
 339 02ac D7F8F430 	 ldr r3,[r7,#244]
 340 02b0 83F0004B 	 eor fp,r3,#-2147483648
 341 02b4 5046     	 mov r0,r10
 342 02b6 5946     	 mov r1,fp
 343 02b8 FFF7FEFF 	 bl __aeabi_d2uiz
 344 02bc 0346     	 mov r3,r0
 345 02be 9BB2     	 uxth r3,r3
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 346              	 .loc 1 98 0 discriminator 1
 347 02c0 5B42     	 negs r3,r3
 348 02c2 9BB2     	 uxth r3,r3
 349 02c4 12E0     	 b .L19
 350              	.L293:
 351 02c6 00BF     	 .align 3
 352              	.L292:
 353 02c8 CDCCCCCC 	 .word -858993459
 354 02cc CCCC0C40 	 .word 1074580684
 355 02d0 00000000 	 .word VCU_B
 356 02d4 00002440 	 .word 1076101120
 357 02d8 0000F040 	 .word 1089470464
 358 02dc 00000000 	 .word VCU_DW
 359              	.L257:
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 360              	 .loc 1 98 0 is_stmt 0 discriminator 2
 361 02e0 D7E93C01 	 ldrd r0,[r7,#240]
 362 02e4 FFF7FEFF 	 bl __aeabi_d2uiz
 363 02e8 0346     	 mov r3,r0
 364 02ea 9BB2     	 uxth r3,r3
 365              	.L19:
  98:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 366              	 .loc 1 98 0 discriminator 4
 367 02ec A24A     	 ldr r2,.L294+8
 368 02ee A2F8FC36 	 strh r3,[r2,#1788]
 100:../Simulink/Subsystem_OutputData.c **** 
 101:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S72>/Data Type Conversion10' */
 102:../Simulink/Subsystem_OutputData.c **** 
 103:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write2' */
 104:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_RL_kmproh = VCU_B.DataTypeConversion10_be;
 369              	 .loc 1 104 0 is_stmt 1 discriminator 4
 370 02f2 A14B     	 ldr r3,.L294+8
 371 02f4 B3F8FC36 	 ldrh r3,[r3,#1788]
 372 02f8 A04A     	 ldr r2,.L294+12
 373 02fa A2F8C630 	 strh r3,[r2,#198]
 105:../Simulink/Subsystem_OutputData.c **** 
 106:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain3' */
 107:../Simulink/Subsystem_OutputData.c ****   VCU_B.n_wheel_RR_kmh = 3.6 * VCU_B.Add1_eq;
 374              	 .loc 1 107 0 discriminator 4
 375 02fe 9E4B     	 ldr r3,.L294+8
 376 0300 03F5A363 	 add r3,r3,#1304
 377 0304 D3E90023 	 ldrd r2,[r3]
 378 0308 1046     	 mov r0,r2
 379 030a 1946     	 mov r1,r3
 380 030c 98A3     	 adr r3,.L294
 381 030e D3E90023 	 ldrd r2,[r3]
 382 0312 FFF7FEFF 	 bl __aeabi_dmul
 383 0316 0246     	 mov r2,r0
 384 0318 0B46     	 mov r3,r1
 385 031a 1046     	 mov r0,r2
 386 031c 1946     	 mov r1,r3
 387 031e 964B     	 ldr r3,.L294+8
 388 0320 C3E9D401 	 strd r0,[r3,#848]
 108:../Simulink/Subsystem_OutputData.c **** 
 109:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S73>/Factor' */
 110:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_h = 10.0 * VCU_B.n_wheel_RR_kmh;
 389              	 .loc 1 110 0 discriminator 4
 390 0324 944B     	 ldr r3,.L294+8
 391 0326 D3E9D423 	 ldrd r2,[r3,#848]
 392 032a 1046     	 mov r0,r2
 393 032c 1946     	 mov r1,r3
 394 032e 4FF00002 	 mov r2,#0
 395 0332 934B     	 ldr r3,.L294+16
 396 0334 FFF7FEFF 	 bl __aeabi_dmul
 397 0338 0246     	 mov r2,r0
 398 033a 0B46     	 mov r3,r1
 399 033c 1046     	 mov r0,r2
 400 033e 1946     	 mov r1,r3
 401 0340 8D4B     	 ldr r3,.L294+8
 402 0342 C3E9D601 	 strd r0,[r3,#856]
 111:../Simulink/Subsystem_OutputData.c **** 
 112:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S73>/Add1' */
 113:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_e = VCU_B.Factor_h;
 403              	 .loc 1 113 0 discriminator 4
 404 0346 8C4B     	 ldr r3,.L294+8
 405 0348 D3E9D623 	 ldrd r2,[r3,#856]
 406 034c 8A49     	 ldr r1,.L294+8
 407 034e C1E9D823 	 strd r2,[r1,#864]
 114:../Simulink/Subsystem_OutputData.c **** 
 115:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S73>/Data Type Conversion10' */
 116:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_e);
 408              	 .loc 1 116 0 discriminator 4
 409 0352 894B     	 ldr r3,.L294+8
 410 0354 D3E9D823 	 ldrd r2,[r3,#864]
 411 0358 1046     	 mov r0,r2
 412 035a 1946     	 mov r1,r3
 413 035c FFF7FEFF 	 bl floor
 414 0360 C7E93C01 	 strd r0,[r7,#240]
 117:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 415              	 .loc 1 117 0 discriminator 4
 416 0364 D7E93C01 	 ldrd r0,[r7,#240]
 417 0368 FFF7FEFF 	 bl rtIsNaN
 418 036c 0346     	 mov r3,r0
 419 036e 002B     	 cmp r3,#0
 420 0370 06D1     	 bne .L20
 421              	 .loc 1 117 0 is_stmt 0 discriminator 1
 422 0372 D7E93C01 	 ldrd r0,[r7,#240]
 423 0376 FFF7FEFF 	 bl rtIsInf
 424 037a 0346     	 mov r3,r0
 425 037c 002B     	 cmp r3,#0
 426 037e 06D0     	 beq .L21
 427              	.L20:
 118:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 428              	 .loc 1 118 0 is_stmt 1
 429 0380 4FF00002 	 mov r2,#0
 430 0384 4FF00003 	 mov r3,#0
 431 0388 C7E93C23 	 strd r2,[r7,#240]
 432 038c 08E0     	 b .L22
 433              	.L21:
 119:../Simulink/Subsystem_OutputData.c ****   } else {
 120:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 434              	 .loc 1 120 0
 435 038e D7E93C01 	 ldrd r0,[r7,#240]
 436 0392 4FF00002 	 mov r2,#0
 437 0396 7B4B     	 ldr r3,.L294+20
 438 0398 FFF7FEFF 	 bl fmod
 439 039c C7E93C01 	 strd r0,[r7,#240]
 440              	.L22:
 121:../Simulink/Subsystem_OutputData.c ****   }
 122:../Simulink/Subsystem_OutputData.c **** 
 123:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_o = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 441              	 .loc 1 123 0
 442 03a0 D7E93C01 	 ldrd r0,[r7,#240]
 443 03a4 4FF00002 	 mov r2,#0
 444 03a8 4FF00003 	 mov r3,#0
 445 03ac FFF7FEFF 	 bl __aeabi_dcmplt
 446 03b0 0346     	 mov r3,r0
 447 03b2 002B     	 cmp r3,#0
 448 03b4 12D0     	 beq .L258
 124:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 449              	 .loc 1 124 0 discriminator 1
 450 03b6 D7F8F030 	 ldr r3,[r7,#240]
 451 03ba C7F8E830 	 str r3,[r7,#232]
 452 03be D7F8F430 	 ldr r3,[r7,#244]
 453 03c2 83F00043 	 eor r3,r3,#-2147483648
 454 03c6 C7F8EC30 	 str r3,[r7,#236]
 455 03ca D7E93A01 	 ldrd r0,[r7,#232]
 456 03ce FFF7FEFF 	 bl __aeabi_d2uiz
 457 03d2 0346     	 mov r3,r0
 458 03d4 9BB2     	 uxth r3,r3
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 459              	 .loc 1 123 0 discriminator 1
 460 03d6 5B42     	 negs r3,r3
 461 03d8 9BB2     	 uxth r3,r3
 462 03da 05E0     	 b .L25
 463              	.L258:
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 464              	 .loc 1 123 0 is_stmt 0 discriminator 2
 465 03dc D7E93C01 	 ldrd r0,[r7,#240]
 466 03e0 FFF7FEFF 	 bl __aeabi_d2uiz
 467 03e4 0346     	 mov r3,r0
 468 03e6 9BB2     	 uxth r3,r3
 469              	.L25:
 123:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 470              	 .loc 1 123 0 discriminator 4
 471 03e8 634A     	 ldr r2,.L294+8
 472 03ea A2F8FE36 	 strh r3,[r2,#1790]
 125:../Simulink/Subsystem_OutputData.c **** 
 126:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S73>/Data Type Conversion10' */
 127:../Simulink/Subsystem_OutputData.c **** 
 128:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S64>/Data Store Write3' */
 129:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_n_wheel_RR_kmproh = VCU_B.DataTypeConversion10_o;
 473              	 .loc 1 129 0 is_stmt 1 discriminator 4
 474 03ee 624B     	 ldr r3,.L294+8
 475 03f0 B3F8FE36 	 ldrh r3,[r3,#1790]
 476 03f4 614A     	 ldr r2,.L294+12
 477 03f6 A2F8C830 	 strh r3,[r2,#200]
 130:../Simulink/Subsystem_OutputData.c **** 
 131:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S80>/Add1' */
 132:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_j = VCU_B.Sensitivity1538mVbar;
 478              	 .loc 1 132 0 discriminator 4
 479 03fa 5F4B     	 ldr r3,.L294+8
 480 03fc 03F5C763 	 add r3,r3,#1592
 481 0400 D3E90023 	 ldrd r2,[r3]
 482 0404 5C49     	 ldr r1,.L294+8
 483 0406 C1E9DA23 	 strd r2,[r1,#872]
 133:../Simulink/Subsystem_OutputData.c **** 
 134:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S80>/Data Type Conversion10' */
 135:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_j);
 484              	 .loc 1 135 0 discriminator 4
 485 040a 5B4B     	 ldr r3,.L294+8
 486 040c D3E9DA23 	 ldrd r2,[r3,#872]
 487 0410 1046     	 mov r0,r2
 488 0412 1946     	 mov r1,r3
 489 0414 FFF7FEFF 	 bl floor
 490 0418 C7E93C01 	 strd r0,[r7,#240]
 136:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 491              	 .loc 1 136 0 discriminator 4
 492 041c D7E93C01 	 ldrd r0,[r7,#240]
 493 0420 FFF7FEFF 	 bl rtIsNaN
 494 0424 0346     	 mov r3,r0
 495 0426 002B     	 cmp r3,#0
 496 0428 06D1     	 bne .L26
 497              	 .loc 1 136 0 is_stmt 0 discriminator 1
 498 042a D7E93C01 	 ldrd r0,[r7,#240]
 499 042e FFF7FEFF 	 bl rtIsInf
 500 0432 0346     	 mov r3,r0
 501 0434 002B     	 cmp r3,#0
 502 0436 06D0     	 beq .L27
 503              	.L26:
 137:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 504              	 .loc 1 137 0 is_stmt 1
 505 0438 4FF00002 	 mov r2,#0
 506 043c 4FF00003 	 mov r3,#0
 507 0440 C7E93C23 	 strd r2,[r7,#240]
 508 0444 08E0     	 b .L28
 509              	.L27:
 138:../Simulink/Subsystem_OutputData.c ****   } else {
 139:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 510              	 .loc 1 139 0
 511 0446 D7E93C01 	 ldrd r0,[r7,#240]
 512 044a 4FF00002 	 mov r2,#0
 513 044e 4E4B     	 ldr r3,.L294+24
 514 0450 FFF7FEFF 	 bl fmod
 515 0454 C7E93C01 	 strd r0,[r7,#240]
 516              	.L28:
 140:../Simulink/Subsystem_OutputData.c ****   }
 141:../Simulink/Subsystem_OutputData.c **** 
 142:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ho = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 517              	 .loc 1 142 0
 518 0458 D7E93C01 	 ldrd r0,[r7,#240]
 519 045c 4FF00002 	 mov r2,#0
 520 0460 4FF00003 	 mov r3,#0
 521 0464 FFF7FEFF 	 bl __aeabi_dcmplt
 522 0468 0346     	 mov r3,r0
 523 046a 002B     	 cmp r3,#0
 524 046c 12D0     	 beq .L259
 143:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 525              	 .loc 1 143 0 discriminator 1
 526 046e D7F8F030 	 ldr r3,[r7,#240]
 527 0472 C7F8E030 	 str r3,[r7,#224]
 528 0476 D7F8F430 	 ldr r3,[r7,#244]
 529 047a 83F00043 	 eor r3,r3,#-2147483648
 530 047e C7F8E430 	 str r3,[r7,#228]
 531 0482 D7E93801 	 ldrd r0,[r7,#224]
 532 0486 FFF7FEFF 	 bl __aeabi_d2uiz
 533 048a 0346     	 mov r3,r0
 534 048c DBB2     	 uxtb r3,r3
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 535              	 .loc 1 142 0 discriminator 1
 536 048e 5B42     	 negs r3,r3
 537 0490 DBB2     	 uxtb r3,r3
 538 0492 05E0     	 b .L31
 539              	.L259:
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 540              	 .loc 1 142 0 is_stmt 0 discriminator 2
 541 0494 D7E93C01 	 ldrd r0,[r7,#240]
 542 0498 FFF7FEFF 	 bl __aeabi_d2uiz
 543 049c 0346     	 mov r3,r0
 544 049e DBB2     	 uxtb r3,r3
 545              	.L31:
 142:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 546              	 .loc 1 142 0 discriminator 4
 547 04a0 354A     	 ldr r2,.L294+8
 548 04a2 82F84337 	 strb r3,[r2,#1859]
 144:../Simulink/Subsystem_OutputData.c **** 
 145:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S80>/Data Type Conversion10' */
 146:../Simulink/Subsystem_OutputData.c **** 
 147:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write' */
 148:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_brake_R = VCU_B.DataTypeConversion10_ho;
 549              	 .loc 1 148 0 is_stmt 1 discriminator 4
 550 04a6 344B     	 ldr r3,.L294+8
 551 04a8 93F84337 	 ldrb r3,[r3,#1859]
 552 04ac 334A     	 ldr r2,.L294+12
 553 04ae 82F81B31 	 strb r3,[r2,#283]
 149:../Simulink/Subsystem_OutputData.c **** 
 150:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S81>/Factor' */
 151:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_d = 100.0 * VCU_B.Add1_f1;
 554              	 .loc 1 151 0 discriminator 4
 555 04b2 314B     	 ldr r3,.L294+8
 556 04b4 03F5B163 	 add r3,r3,#1416
 557 04b8 D3E90023 	 ldrd r2,[r3]
 558 04bc 1046     	 mov r0,r2
 559 04be 1946     	 mov r1,r3
 560 04c0 4FF00002 	 mov r2,#0
 561 04c4 314B     	 ldr r3,.L294+28
 562 04c6 FFF7FEFF 	 bl __aeabi_dmul
 563 04ca 0246     	 mov r2,r0
 564 04cc 0B46     	 mov r3,r1
 565 04ce 1046     	 mov r0,r2
 566 04d0 1946     	 mov r1,r3
 567 04d2 294B     	 ldr r3,.L294+8
 568 04d4 C3E9DC01 	 strd r0,[r3,#880]
 152:../Simulink/Subsystem_OutputData.c **** 
 153:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S81>/Add1' */
 154:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_l = VCU_B.Factor_d;
 569              	 .loc 1 154 0 discriminator 4
 570 04d8 274B     	 ldr r3,.L294+8
 571 04da D3E9DC23 	 ldrd r2,[r3,#880]
 572 04de 2649     	 ldr r1,.L294+8
 573 04e0 C1E9DE23 	 strd r2,[r1,#888]
 155:../Simulink/Subsystem_OutputData.c **** 
 156:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S81>/Data Type Conversion10' */
 157:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_l);
 574              	 .loc 1 157 0 discriminator 4
 575 04e4 244B     	 ldr r3,.L294+8
 576 04e6 D3E9DE23 	 ldrd r2,[r3,#888]
 577 04ea 1046     	 mov r0,r2
 578 04ec 1946     	 mov r1,r3
 579 04ee FFF7FEFF 	 bl floor
 580 04f2 C7E93C01 	 strd r0,[r7,#240]
 158:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 581              	 .loc 1 158 0 discriminator 4
 582 04f6 D7E93C01 	 ldrd r0,[r7,#240]
 583 04fa FFF7FEFF 	 bl rtIsNaN
 584 04fe 0346     	 mov r3,r0
 585 0500 002B     	 cmp r3,#0
 586 0502 06D1     	 bne .L32
 587              	 .loc 1 158 0 is_stmt 0 discriminator 1
 588 0504 D7E93C01 	 ldrd r0,[r7,#240]
 589 0508 FFF7FEFF 	 bl rtIsInf
 590 050c 0346     	 mov r3,r0
 591 050e 002B     	 cmp r3,#0
 592 0510 06D0     	 beq .L33
 593              	.L32:
 159:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 594              	 .loc 1 159 0 is_stmt 1
 595 0512 4FF00002 	 mov r2,#0
 596 0516 4FF00003 	 mov r3,#0
 597 051a C7E93C23 	 strd r2,[r7,#240]
 598 051e 08E0     	 b .L34
 599              	.L33:
 160:../Simulink/Subsystem_OutputData.c ****   } else {
 161:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 600              	 .loc 1 161 0
 601 0520 D7E93C01 	 ldrd r0,[r7,#240]
 602 0524 4FF00002 	 mov r2,#0
 603 0528 174B     	 ldr r3,.L294+24
 604 052a FFF7FEFF 	 bl fmod
 605 052e C7E93C01 	 strd r0,[r7,#240]
 606              	.L34:
 162:../Simulink/Subsystem_OutputData.c ****   }
 163:../Simulink/Subsystem_OutputData.c **** 
 164:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_fx = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 607              	 .loc 1 164 0
 608 0532 D7E93C01 	 ldrd r0,[r7,#240]
 609 0536 4FF00002 	 mov r2,#0
 610 053a 4FF00003 	 mov r3,#0
 611 053e FFF7FEFF 	 bl __aeabi_dcmplt
 612 0542 0346     	 mov r3,r0
 613 0544 002B     	 cmp r3,#0
 614 0546 23D0     	 beq .L260
 165:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 615              	 .loc 1 165 0 discriminator 1
 616 0548 D7F8F030 	 ldr r3,[r7,#240]
 617 054c C7F8D830 	 str r3,[r7,#216]
 618 0550 D7F8F430 	 ldr r3,[r7,#244]
 619 0554 83F00043 	 eor r3,r3,#-2147483648
 620 0558 C7F8DC30 	 str r3,[r7,#220]
 621 055c D7E93601 	 ldrd r0,[r7,#216]
 622 0560 FFF7FEFF 	 bl __aeabi_d2uiz
 623 0564 0346     	 mov r3,r0
 624 0566 DBB2     	 uxtb r3,r3
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 625              	 .loc 1 164 0 discriminator 1
 626 0568 5B42     	 negs r3,r3
 627 056a DBB2     	 uxtb r3,r3
 628 056c 16E0     	 b .L37
 629              	.L295:
 630 056e 00BF     	 .align 3
 631              	.L294:
 632 0570 CDCCCCCC 	 .word -858993459
 633 0574 CCCC0C40 	 .word 1074580684
 634 0578 00000000 	 .word VCU_B
 635 057c 00000000 	 .word VCU_DW
 636 0580 00002440 	 .word 1076101120
 637 0584 0000F040 	 .word 1089470464
 638 0588 00007040 	 .word 1081081856
 639 058c 00005940 	 .word 1079574528
 640              	.L260:
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 641              	 .loc 1 164 0 is_stmt 0 discriminator 2
 642 0590 D7E93C01 	 ldrd r0,[r7,#240]
 643 0594 FFF7FEFF 	 bl __aeabi_d2uiz
 644 0598 0346     	 mov r3,r0
 645 059a DBB2     	 uxtb r3,r3
 646              	.L37:
 164:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 647              	 .loc 1 164 0 discriminator 4
 648 059c 8E4A     	 ldr r2,.L296
 649 059e 82F84437 	 strb r3,[r2,#1860]
 166:../Simulink/Subsystem_OutputData.c **** 
 167:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S81>/Data Type Conversion10' */
 168:../Simulink/Subsystem_OutputData.c **** 
 169:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write1' */
 170:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_STW_mue_tyre = VCU_B.DataTypeConversion10_fx;
 650              	 .loc 1 170 0 is_stmt 1 discriminator 4
 651 05a2 8D4B     	 ldr r3,.L296
 652 05a4 93F84437 	 ldrb r3,[r3,#1860]
 653 05a8 8C4A     	 ldr r2,.L296+4
 654 05aa 82F81C31 	 strb r3,[r2,#284]
 171:../Simulink/Subsystem_OutputData.c **** 
 172:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S82>/Factor' */
 173:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_b = 10.0 * VCU_B.x_clutch_LC;
 655              	 .loc 1 173 0 discriminator 4
 656 05ae 8A4B     	 ldr r3,.L296
 657 05b0 D3E91023 	 ldrd r2,[r3,#64]
 658 05b4 1046     	 mov r0,r2
 659 05b6 1946     	 mov r1,r3
 660 05b8 4FF00002 	 mov r2,#0
 661 05bc 884B     	 ldr r3,.L296+8
 662 05be FFF7FEFF 	 bl __aeabi_dmul
 663 05c2 0246     	 mov r2,r0
 664 05c4 0B46     	 mov r3,r1
 665 05c6 1046     	 mov r0,r2
 666 05c8 1946     	 mov r1,r3
 667 05ca 834B     	 ldr r3,.L296
 668 05cc C3E9E001 	 strd r0,[r3,#896]
 174:../Simulink/Subsystem_OutputData.c **** 
 175:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S82>/Add1' */
 176:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ll = VCU_B.Factor_b;
 669              	 .loc 1 176 0 discriminator 4
 670 05d0 814B     	 ldr r3,.L296
 671 05d2 D3E9E023 	 ldrd r2,[r3,#896]
 672 05d6 8049     	 ldr r1,.L296
 673 05d8 C1E9E223 	 strd r2,[r1,#904]
 177:../Simulink/Subsystem_OutputData.c **** 
 178:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S82>/Data Type Conversion10' */
 179:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ll);
 674              	 .loc 1 179 0 discriminator 4
 675 05dc 7E4B     	 ldr r3,.L296
 676 05de D3E9E223 	 ldrd r2,[r3,#904]
 677 05e2 1046     	 mov r0,r2
 678 05e4 1946     	 mov r1,r3
 679 05e6 FFF7FEFF 	 bl floor
 680 05ea C7E93C01 	 strd r0,[r7,#240]
 180:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 681              	 .loc 1 180 0 discriminator 4
 682 05ee D7E93C01 	 ldrd r0,[r7,#240]
 683 05f2 FFF7FEFF 	 bl rtIsNaN
 684 05f6 0346     	 mov r3,r0
 685 05f8 002B     	 cmp r3,#0
 686 05fa 06D1     	 bne .L38
 687              	 .loc 1 180 0 is_stmt 0 discriminator 1
 688 05fc D7E93C01 	 ldrd r0,[r7,#240]
 689 0600 FFF7FEFF 	 bl rtIsInf
 690 0604 0346     	 mov r3,r0
 691 0606 002B     	 cmp r3,#0
 692 0608 06D0     	 beq .L39
 693              	.L38:
 181:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 694              	 .loc 1 181 0 is_stmt 1
 695 060a 4FF00002 	 mov r2,#0
 696 060e 4FF00003 	 mov r3,#0
 697 0612 C7E93C23 	 strd r2,[r7,#240]
 698 0616 08E0     	 b .L40
 699              	.L39:
 182:../Simulink/Subsystem_OutputData.c ****   } else {
 183:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 700              	 .loc 1 183 0
 701 0618 D7E93C01 	 ldrd r0,[r7,#240]
 702 061c 4FF00002 	 mov r2,#0
 703 0620 704B     	 ldr r3,.L296+12
 704 0622 FFF7FEFF 	 bl fmod
 705 0626 C7E93C01 	 strd r0,[r7,#240]
 706              	.L40:
 184:../Simulink/Subsystem_OutputData.c ****   }
 185:../Simulink/Subsystem_OutputData.c **** 
 186:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ae = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 707              	 .loc 1 186 0
 708 062a D7E93C01 	 ldrd r0,[r7,#240]
 709 062e 4FF00002 	 mov r2,#0
 710 0632 4FF00003 	 mov r3,#0
 711 0636 FFF7FEFF 	 bl __aeabi_dcmplt
 712 063a 0346     	 mov r3,r0
 713 063c 002B     	 cmp r3,#0
 714 063e 12D0     	 beq .L261
 187:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 715              	 .loc 1 187 0 discriminator 1
 716 0640 D7F8F030 	 ldr r3,[r7,#240]
 717 0644 C7F8D030 	 str r3,[r7,#208]
 718 0648 D7F8F430 	 ldr r3,[r7,#244]
 719 064c 83F00043 	 eor r3,r3,#-2147483648
 720 0650 C7F8D430 	 str r3,[r7,#212]
 721 0654 D7E93401 	 ldrd r0,[r7,#208]
 722 0658 FFF7FEFF 	 bl __aeabi_d2uiz
 723 065c 0346     	 mov r3,r0
 724 065e DBB2     	 uxtb r3,r3
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 725              	 .loc 1 186 0 discriminator 1
 726 0660 5B42     	 negs r3,r3
 727 0662 DBB2     	 uxtb r3,r3
 728 0664 05E0     	 b .L43
 729              	.L261:
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 730              	 .loc 1 186 0 is_stmt 0 discriminator 2
 731 0666 D7E93C01 	 ldrd r0,[r7,#240]
 732 066a FFF7FEFF 	 bl __aeabi_d2uiz
 733 066e 0346     	 mov r3,r0
 734 0670 DBB2     	 uxtb r3,r3
 735              	.L43:
 186:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 736              	 .loc 1 186 0 discriminator 4
 737 0672 594A     	 ldr r2,.L296
 738 0674 82F84537 	 strb r3,[r2,#1861]
 188:../Simulink/Subsystem_OutputData.c **** 
 189:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S82>/Data Type Conversion10' */
 190:../Simulink/Subsystem_OutputData.c **** 
 191:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write2' */
 192:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch_LC = VCU_B.DataTypeConversion10_ae;
 739              	 .loc 1 192 0 is_stmt 1 discriminator 4
 740 0678 574B     	 ldr r3,.L296
 741 067a 93F84537 	 ldrb r3,[r3,#1861]
 742 067e 574A     	 ldr r2,.L296+4
 743 0680 82F81D31 	 strb r3,[r2,#285]
 193:../Simulink/Subsystem_OutputData.c **** 
 194:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S115>/Add' */
 195:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add_p = VCU_B.Add1_k + VCU_B.Add1_de;
 744              	 .loc 1 195 0 discriminator 4
 745 0684 544B     	 ldr r3,.L296
 746 0686 03F59E63 	 add r3,r3,#1264
 747 068a D3E90001 	 ldrd r0,[r3]
 748 068e 524B     	 ldr r3,.L296
 749 0690 03F59F63 	 add r3,r3,#1272
 750 0694 D3E90023 	 ldrd r2,[r3]
 751 0698 FFF7FEFF 	 bl __aeabi_dadd
 752 069c 0246     	 mov r2,r0
 753 069e 0B46     	 mov r3,r1
 754 06a0 1046     	 mov r0,r2
 755 06a2 1946     	 mov r1,r3
 756 06a4 4C4B     	 ldr r3,.L296
 757 06a6 C3E9E401 	 strd r0,[r3,#912]
 196:../Simulink/Subsystem_OutputData.c **** 
 197:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S115>/Gain' */
 198:../Simulink/Subsystem_OutputData.c ****   VCU_B.Gain_g2 = 0.5 * VCU_B.Add_p;
 758              	 .loc 1 198 0 discriminator 4
 759 06aa 4B4B     	 ldr r3,.L296
 760 06ac D3E9E423 	 ldrd r2,[r3,#912]
 761 06b0 1046     	 mov r0,r2
 762 06b2 1946     	 mov r1,r3
 763 06b4 4FF00002 	 mov r2,#0
 764 06b8 4B4B     	 ldr r3,.L296+16
 765 06ba FFF7FEFF 	 bl __aeabi_dmul
 766 06be 0246     	 mov r2,r0
 767 06c0 0B46     	 mov r3,r1
 768 06c2 1046     	 mov r0,r2
 769 06c4 1946     	 mov r1,r3
 770 06c6 444B     	 ldr r3,.L296
 771 06c8 C3E9E601 	 strd r0,[r3,#920]
 199:../Simulink/Subsystem_OutputData.c **** 
 200:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S120>/Compare' incorporates:
 201:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S120>/Constant'
 202:../Simulink/Subsystem_OutputData.c ****    */
 203:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_in = (VCU_B.Gain_g2 <= 1.0);
 772              	 .loc 1 203 0 discriminator 4
 773 06cc 424B     	 ldr r3,.L296
 774 06ce D3E9E623 	 ldrd r2,[r3,#920]
 775 06d2 0121     	 movs r1,#1
 776 06d4 0C46     	 mov r4,r1
 777 06d6 1046     	 mov r0,r2
 778 06d8 1946     	 mov r1,r3
 779 06da 4FF00002 	 mov r2,#0
 780 06de 434B     	 ldr r3,.L296+20
 781 06e0 FFF7FEFF 	 bl __aeabi_dcmple
 782 06e4 0346     	 mov r3,r0
 783 06e6 002B     	 cmp r3,#0
 784 06e8 01D1     	 bne .L44
 785 06ea 0023     	 movs r3,#0
 786 06ec 1C46     	 mov r4,r3
 787              	.L44:
 788 06ee E3B2     	 uxtb r3,r4
 789 06f0 394A     	 ldr r2,.L296
 790 06f2 82F80B38 	 strb r3,[r2,#2059]
 204:../Simulink/Subsystem_OutputData.c **** 
 205:../Simulink/Subsystem_OutputData.c ****   /* Product: '<S115>/Product' */
 206:../Simulink/Subsystem_OutputData.c ****   VCU_B.Product_o = (uint16_T)(VCU_B.LC_dash_bit ? (int32_T)VCU_B.Compare_in : 0);
 791              	 .loc 1 206 0 discriminator 4
 792 06f6 384B     	 ldr r3,.L296
 793 06f8 93F81338 	 ldrb r3,[r3,#2067]
 794 06fc 002B     	 cmp r3,#0
 795 06fe 04D0     	 beq .L45
 796              	 .loc 1 206 0 is_stmt 0 discriminator 1
 797 0700 354B     	 ldr r3,.L296
 798 0702 93F80B38 	 ldrb r3,[r3,#2059]
 799 0706 9BB2     	 uxth r3,r3
 800 0708 00E0     	 b .L46
 801              	.L45:
 802              	 .loc 1 206 0 discriminator 2
 803 070a 0023     	 movs r3,#0
 804              	.L46:
 805              	 .loc 1 206 0 discriminator 4
 806 070c 324A     	 ldr r2,.L296
 807 070e A2F80037 	 strh r3,[r2,#1792]
 207:../Simulink/Subsystem_OutputData.c **** 
 208:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S83>/Factor' */
 209:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_ii = (uint32_T)VCU_B.Product_o << 15;
 808              	 .loc 1 209 0 is_stmt 1 discriminator 4
 809 0712 314B     	 ldr r3,.L296
 810 0714 B3F80037 	 ldrh r3,[r3,#1792]
 811 0718 DA03     	 lsls r2,r3,#15
 812 071a 2F4B     	 ldr r3,.L296
 813 071c C3F8F026 	 str r2,[r3,#1776]
 210:../Simulink/Subsystem_OutputData.c **** 
 211:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S83>/Add1' */
 212:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_b = (real_T)VCU_B.Factor_ii * 3.0517578125E-5;
 814              	 .loc 1 212 0 discriminator 4
 815 0720 2D4B     	 ldr r3,.L296
 816 0722 D3F8F036 	 ldr r3,[r3,#1776]
 817 0726 1846     	 mov r0,r3
 818 0728 FFF7FEFF 	 bl __aeabi_ui2d
 819 072c 0246     	 mov r2,r0
 820 072e 0B46     	 mov r3,r1
 821 0730 1046     	 mov r0,r2
 822 0732 1946     	 mov r1,r3
 823 0734 4FF00002 	 mov r2,#0
 824 0738 4FF07C53 	 mov r3,#1056964608
 825 073c FFF7FEFF 	 bl __aeabi_dmul
 826 0740 0246     	 mov r2,r0
 827 0742 0B46     	 mov r3,r1
 828 0744 1046     	 mov r0,r2
 829 0746 1946     	 mov r1,r3
 830 0748 234B     	 ldr r3,.L296
 831 074a C3E9E801 	 strd r0,[r3,#928]
 213:../Simulink/Subsystem_OutputData.c **** 
 214:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S83>/Data Type Conversion10' */
 215:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_b);
 832              	 .loc 1 215 0 discriminator 4
 833 074e 224B     	 ldr r3,.L296
 834 0750 D3E9E823 	 ldrd r2,[r3,#928]
 835 0754 1046     	 mov r0,r2
 836 0756 1946     	 mov r1,r3
 837 0758 FFF7FEFF 	 bl floor
 838 075c C7E93C01 	 strd r0,[r7,#240]
 216:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 839              	 .loc 1 216 0 discriminator 4
 840 0760 D7E93C01 	 ldrd r0,[r7,#240]
 841 0764 FFF7FEFF 	 bl rtIsNaN
 842 0768 0346     	 mov r3,r0
 843 076a 002B     	 cmp r3,#0
 844 076c 06D1     	 bne .L47
 845              	 .loc 1 216 0 is_stmt 0 discriminator 1
 846 076e D7E93C01 	 ldrd r0,[r7,#240]
 847 0772 FFF7FEFF 	 bl rtIsInf
 848 0776 0346     	 mov r3,r0
 849 0778 002B     	 cmp r3,#0
 850 077a 06D0     	 beq .L48
 851              	.L47:
 217:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 852              	 .loc 1 217 0 is_stmt 1
 853 077c 4FF00002 	 mov r2,#0
 854 0780 4FF00003 	 mov r3,#0
 855 0784 C7E93C23 	 strd r2,[r7,#240]
 856 0788 08E0     	 b .L49
 857              	.L48:
 218:../Simulink/Subsystem_OutputData.c ****   } else {
 219:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 858              	 .loc 1 219 0
 859 078a D7E93C01 	 ldrd r0,[r7,#240]
 860 078e 4FF00002 	 mov r2,#0
 861 0792 144B     	 ldr r3,.L296+12
 862 0794 FFF7FEFF 	 bl fmod
 863 0798 C7E93C01 	 strd r0,[r7,#240]
 864              	.L49:
 220:../Simulink/Subsystem_OutputData.c ****   }
 221:../Simulink/Subsystem_OutputData.c **** 
 222:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_c = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 865              	 .loc 1 222 0
 866 079c D7E93C01 	 ldrd r0,[r7,#240]
 867 07a0 4FF00002 	 mov r2,#0
 868 07a4 4FF00003 	 mov r3,#0
 869 07a8 FFF7FEFF 	 bl __aeabi_dcmplt
 870 07ac 0346     	 mov r3,r0
 871 07ae 002B     	 cmp r3,#0
 872 07b0 1ED0     	 beq .L262
 223:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 873              	 .loc 1 223 0 discriminator 1
 874 07b2 D7F8F030 	 ldr r3,[r7,#240]
 875 07b6 C7F8C830 	 str r3,[r7,#200]
 876 07ba D7F8F430 	 ldr r3,[r7,#244]
 877 07be 83F00043 	 eor r3,r3,#-2147483648
 878 07c2 C7F8CC30 	 str r3,[r7,#204]
 879 07c6 D7E93201 	 ldrd r0,[r7,#200]
 880 07ca FFF7FEFF 	 bl __aeabi_d2uiz
 881 07ce 0346     	 mov r3,r0
 882 07d0 DBB2     	 uxtb r3,r3
 222:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 883              	 .loc 1 222 0 discriminator 1
 884 07d2 5B42     	 negs r3,r3
 885 07d4 DBB2     	 uxtb r3,r3
 886 07d6 11E0     	 b .L52
 887              	.L297:
 888              	 .align 2
 889              	.L296:
 890 07d8 00000000 	 .word VCU_B
 891 07dc 00000000 	 .word VCU_DW
 892 07e0 00002440 	 .word 1076101120
 893 07e4 00007040 	 .word 1081081856
 894 07e8 0000E03F 	 .word 1071644672
 895 07ec 0000F03F 	 .word 1072693248
 896              	.L262:
 222:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 897              	 .loc 1 222 0 is_stmt 0 discriminator 2
 898 07f0 D7E93C01 	 ldrd r0,[r7,#240]
 899 07f4 FFF7FEFF 	 bl __aeabi_d2uiz
 900 07f8 0346     	 mov r3,r0
 901 07fa DBB2     	 uxtb r3,r3
 902              	.L52:
 222:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 903              	 .loc 1 222 0 discriminator 4
 904 07fc 9F4A     	 ldr r2,.L298
 905 07fe 82F84637 	 strb r3,[r2,#1862]
 224:../Simulink/Subsystem_OutputData.c **** 
 225:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S83>/Data Type Conversion10' */
 226:../Simulink/Subsystem_OutputData.c **** 
 227:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write3' */
 228:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_dash_Bit = VCU_B.DataTypeConversion10_c;
 906              	 .loc 1 228 0 is_stmt 1 discriminator 4
 907 0802 9E4B     	 ldr r3,.L298
 908 0804 93F84637 	 ldrb r3,[r3,#1862]
 909 0808 9D4A     	 ldr r2,.L298+4
 910 080a 82F81E31 	 strb r3,[r2,#286]
 229:../Simulink/Subsystem_OutputData.c **** 
 230:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S108>/Compare' */
 231:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_k5 = VCU_B.LC_active_bit;
 911              	 .loc 1 231 0 discriminator 4
 912 080e 9B4B     	 ldr r3,.L298
 913 0810 93F88237 	 ldrb r3,[r3,#1922]
 914 0814 994A     	 ldr r2,.L298
 915 0816 82F80C38 	 strb r3,[r2,#2060]
 232:../Simulink/Subsystem_OutputData.c **** 
 233:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S84>/Factor' */
 234:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_c0 = (uint8_T)(VCU_B.Compare_k5 << 7);
 916              	 .loc 1 234 0 discriminator 4
 917 081a 984B     	 ldr r3,.L298
 918 081c 93F80C38 	 ldrb r3,[r3,#2060]
 919 0820 DB01     	 lsls r3,r3,#7
 920 0822 DBB2     	 uxtb r3,r3
 921 0824 954A     	 ldr r2,.L298
 922 0826 82F87A37 	 strb r3,[r2,#1914]
 235:../Simulink/Subsystem_OutputData.c **** 
 236:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S84>/Add1' */
 237:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_n = (real_T)VCU_B.Factor_c0 * 0.0078125;
 923              	 .loc 1 237 0 discriminator 4
 924 082a 944B     	 ldr r3,.L298
 925 082c 93F87A37 	 ldrb r3,[r3,#1914]
 926 0830 1846     	 mov r0,r3
 927 0832 FFF7FEFF 	 bl __aeabi_ui2d
 928 0836 0246     	 mov r2,r0
 929 0838 0B46     	 mov r3,r1
 930 083a 1046     	 mov r0,r2
 931 083c 1946     	 mov r1,r3
 932 083e 4FF00002 	 mov r2,#0
 933 0842 4FF07E53 	 mov r3,#1065353216
 934 0846 FFF7FEFF 	 bl __aeabi_dmul
 935 084a 0246     	 mov r2,r0
 936 084c 0B46     	 mov r3,r1
 937 084e 1046     	 mov r0,r2
 938 0850 1946     	 mov r1,r3
 939 0852 8A4B     	 ldr r3,.L298
 940 0854 C3E9EA01 	 strd r0,[r3,#936]
 238:../Simulink/Subsystem_OutputData.c **** 
 239:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S84>/Data Type Conversion10' */
 240:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_n);
 941              	 .loc 1 240 0 discriminator 4
 942 0858 884B     	 ldr r3,.L298
 943 085a D3E9EA23 	 ldrd r2,[r3,#936]
 944 085e 1046     	 mov r0,r2
 945 0860 1946     	 mov r1,r3
 946 0862 FFF7FEFF 	 bl floor
 947 0866 C7E93C01 	 strd r0,[r7,#240]
 241:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 948              	 .loc 1 241 0 discriminator 4
 949 086a D7E93C01 	 ldrd r0,[r7,#240]
 950 086e FFF7FEFF 	 bl rtIsNaN
 951 0872 0346     	 mov r3,r0
 952 0874 002B     	 cmp r3,#0
 953 0876 06D1     	 bne .L53
 954              	 .loc 1 241 0 is_stmt 0 discriminator 1
 955 0878 D7E93C01 	 ldrd r0,[r7,#240]
 956 087c FFF7FEFF 	 bl rtIsInf
 957 0880 0346     	 mov r3,r0
 958 0882 002B     	 cmp r3,#0
 959 0884 06D0     	 beq .L54
 960              	.L53:
 242:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 961              	 .loc 1 242 0 is_stmt 1
 962 0886 4FF00002 	 mov r2,#0
 963 088a 4FF00003 	 mov r3,#0
 964 088e C7E93C23 	 strd r2,[r7,#240]
 965 0892 08E0     	 b .L55
 966              	.L54:
 243:../Simulink/Subsystem_OutputData.c ****   } else {
 244:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 967              	 .loc 1 244 0
 968 0894 D7E93C01 	 ldrd r0,[r7,#240]
 969 0898 4FF00002 	 mov r2,#0
 970 089c 794B     	 ldr r3,.L298+8
 971 089e FFF7FEFF 	 bl fmod
 972 08a2 C7E93C01 	 strd r0,[r7,#240]
 973              	.L55:
 245:../Simulink/Subsystem_OutputData.c ****   }
 246:../Simulink/Subsystem_OutputData.c **** 
 247:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ou = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 974              	 .loc 1 247 0
 975 08a6 D7E93C01 	 ldrd r0,[r7,#240]
 976 08aa 4FF00002 	 mov r2,#0
 977 08ae 4FF00003 	 mov r3,#0
 978 08b2 FFF7FEFF 	 bl __aeabi_dcmplt
 979 08b6 0346     	 mov r3,r0
 980 08b8 002B     	 cmp r3,#0
 981 08ba 12D0     	 beq .L263
 248:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 982              	 .loc 1 248 0 discriminator 1
 983 08bc D7F8F030 	 ldr r3,[r7,#240]
 984 08c0 C7F8C030 	 str r3,[r7,#192]
 985 08c4 D7F8F430 	 ldr r3,[r7,#244]
 986 08c8 83F00043 	 eor r3,r3,#-2147483648
 987 08cc C7F8C430 	 str r3,[r7,#196]
 988 08d0 D7E93001 	 ldrd r0,[r7,#192]
 989 08d4 FFF7FEFF 	 bl __aeabi_d2uiz
 990 08d8 0346     	 mov r3,r0
 991 08da DBB2     	 uxtb r3,r3
 247:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 992              	 .loc 1 247 0 discriminator 1
 993 08dc 5B42     	 negs r3,r3
 994 08de DBB2     	 uxtb r3,r3
 995 08e0 05E0     	 b .L58
 996              	.L263:
 247:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 997              	 .loc 1 247 0 is_stmt 0 discriminator 2
 998 08e2 D7E93C01 	 ldrd r0,[r7,#240]
 999 08e6 FFF7FEFF 	 bl __aeabi_d2uiz
 1000 08ea 0346     	 mov r3,r0
 1001 08ec DBB2     	 uxtb r3,r3
 1002              	.L58:
 247:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1003              	 .loc 1 247 0 discriminator 4
 1004 08ee 634A     	 ldr r2,.L298
 1005 08f0 82F84737 	 strb r3,[r2,#1863]
 249:../Simulink/Subsystem_OutputData.c **** 
 250:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S84>/Data Type Conversion10' */
 251:../Simulink/Subsystem_OutputData.c **** 
 252:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write4' */
 253:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_active_bit = VCU_B.DataTypeConversion10_ou;
 1006              	 .loc 1 253 0 is_stmt 1 discriminator 4
 1007 08f4 614B     	 ldr r3,.L298
 1008 08f6 93F84737 	 ldrb r3,[r3,#1863]
 1009 08fa 614A     	 ldr r2,.L298+4
 1010 08fc 82F81F31 	 strb r3,[r2,#287]
 254:../Simulink/Subsystem_OutputData.c **** 
 255:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S85>/Factor' */
 256:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_b4 = (uint8_T)(VCU_B.LC_ready_bit << 7);
 1011              	 .loc 1 256 0 discriminator 4
 1012 0900 5E4B     	 ldr r3,.L298
 1013 0902 93F88337 	 ldrb r3,[r3,#1923]
 1014 0906 DB01     	 lsls r3,r3,#7
 1015 0908 DBB2     	 uxtb r3,r3
 1016 090a 5C4A     	 ldr r2,.L298
 1017 090c 82F87B37 	 strb r3,[r2,#1915]
 257:../Simulink/Subsystem_OutputData.c **** 
 258:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S85>/Add1' */
 259:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_jg = (real_T)VCU_B.Factor_b4 * 0.0078125;
 1018              	 .loc 1 259 0 discriminator 4
 1019 0910 5A4B     	 ldr r3,.L298
 1020 0912 93F87B37 	 ldrb r3,[r3,#1915]
 1021 0916 1846     	 mov r0,r3
 1022 0918 FFF7FEFF 	 bl __aeabi_ui2d
 1023 091c 0246     	 mov r2,r0
 1024 091e 0B46     	 mov r3,r1
 1025 0920 1046     	 mov r0,r2
 1026 0922 1946     	 mov r1,r3
 1027 0924 4FF00002 	 mov r2,#0
 1028 0928 4FF07E53 	 mov r3,#1065353216
 1029 092c FFF7FEFF 	 bl __aeabi_dmul
 1030 0930 0246     	 mov r2,r0
 1031 0932 0B46     	 mov r3,r1
 1032 0934 1046     	 mov r0,r2
 1033 0936 1946     	 mov r1,r3
 1034 0938 504B     	 ldr r3,.L298
 1035 093a C3E9EC01 	 strd r0,[r3,#944]
 260:../Simulink/Subsystem_OutputData.c **** 
 261:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S85>/Data Type Conversion10' */
 262:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_jg);
 1036              	 .loc 1 262 0 discriminator 4
 1037 093e 4F4B     	 ldr r3,.L298
 1038 0940 D3E9EC23 	 ldrd r2,[r3,#944]
 1039 0944 1046     	 mov r0,r2
 1040 0946 1946     	 mov r1,r3
 1041 0948 FFF7FEFF 	 bl floor
 1042 094c C7E93C01 	 strd r0,[r7,#240]
 263:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1043              	 .loc 1 263 0 discriminator 4
 1044 0950 D7E93C01 	 ldrd r0,[r7,#240]
 1045 0954 FFF7FEFF 	 bl rtIsNaN
 1046 0958 0346     	 mov r3,r0
 1047 095a 002B     	 cmp r3,#0
 1048 095c 06D1     	 bne .L59
 1049              	 .loc 1 263 0 is_stmt 0 discriminator 1
 1050 095e D7E93C01 	 ldrd r0,[r7,#240]
 1051 0962 FFF7FEFF 	 bl rtIsInf
 1052 0966 0346     	 mov r3,r0
 1053 0968 002B     	 cmp r3,#0
 1054 096a 06D0     	 beq .L60
 1055              	.L59:
 264:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1056              	 .loc 1 264 0 is_stmt 1
 1057 096c 4FF00002 	 mov r2,#0
 1058 0970 4FF00003 	 mov r3,#0
 1059 0974 C7E93C23 	 strd r2,[r7,#240]
 1060 0978 08E0     	 b .L61
 1061              	.L60:
 265:../Simulink/Subsystem_OutputData.c ****   } else {
 266:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1062              	 .loc 1 266 0
 1063 097a D7E93C01 	 ldrd r0,[r7,#240]
 1064 097e 4FF00002 	 mov r2,#0
 1065 0982 404B     	 ldr r3,.L298+8
 1066 0984 FFF7FEFF 	 bl fmod
 1067 0988 C7E93C01 	 strd r0,[r7,#240]
 1068              	.L61:
 267:../Simulink/Subsystem_OutputData.c ****   }
 268:../Simulink/Subsystem_OutputData.c **** 
 269:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_p = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1069              	 .loc 1 269 0
 1070 098c D7E93C01 	 ldrd r0,[r7,#240]
 1071 0990 4FF00002 	 mov r2,#0
 1072 0994 4FF00003 	 mov r3,#0
 1073 0998 FFF7FEFF 	 bl __aeabi_dcmplt
 1074 099c 0346     	 mov r3,r0
 1075 099e 002B     	 cmp r3,#0
 1076 09a0 12D0     	 beq .L264
 270:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1077              	 .loc 1 270 0 discriminator 1
 1078 09a2 D7F8F030 	 ldr r3,[r7,#240]
 1079 09a6 C7F8B830 	 str r3,[r7,#184]
 1080 09aa D7F8F430 	 ldr r3,[r7,#244]
 1081 09ae 83F00043 	 eor r3,r3,#-2147483648
 1082 09b2 C7F8BC30 	 str r3,[r7,#188]
 1083 09b6 D7E92E01 	 ldrd r0,[r7,#184]
 1084 09ba FFF7FEFF 	 bl __aeabi_d2uiz
 1085 09be 0346     	 mov r3,r0
 1086 09c0 DBB2     	 uxtb r3,r3
 269:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1087              	 .loc 1 269 0 discriminator 1
 1088 09c2 5B42     	 negs r3,r3
 1089 09c4 DBB2     	 uxtb r3,r3
 1090 09c6 05E0     	 b .L64
 1091              	.L264:
 269:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1092              	 .loc 1 269 0 is_stmt 0 discriminator 2
 1093 09c8 D7E93C01 	 ldrd r0,[r7,#240]
 1094 09cc FFF7FEFF 	 bl __aeabi_d2uiz
 1095 09d0 0346     	 mov r3,r0
 1096 09d2 DBB2     	 uxtb r3,r3
 1097              	.L64:
 269:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1098              	 .loc 1 269 0 discriminator 4
 1099 09d4 294A     	 ldr r2,.L298
 1100 09d6 82F84837 	 strb r3,[r2,#1864]
 271:../Simulink/Subsystem_OutputData.c **** 
 272:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S85>/Data Type Conversion10' */
 273:../Simulink/Subsystem_OutputData.c **** 
 274:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write5' */
 275:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_ready_bit = VCU_B.DataTypeConversion10_p;
 1101              	 .loc 1 275 0 is_stmt 1 discriminator 4
 1102 09da 284B     	 ldr r3,.L298
 1103 09dc 93F84837 	 ldrb r3,[r3,#1864]
 1104 09e0 274A     	 ldr r2,.L298+4
 1105 09e2 82F82031 	 strb r3,[r2,#288]
 276:../Simulink/Subsystem_OutputData.c **** 
 277:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S86>/Add1' */
 278:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_bq = VCU_B.LC_Mdes;
 1106              	 .loc 1 278 0 discriminator 4
 1107 09e6 254B     	 ldr r3,.L298
 1108 09e8 D3E91223 	 ldrd r2,[r3,#72]
 1109 09ec 2349     	 ldr r1,.L298
 1110 09ee C1E9EE23 	 strd r2,[r1,#952]
 279:../Simulink/Subsystem_OutputData.c **** 
 280:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S86>/Data Type Conversion10' */
 281:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_bq);
 1111              	 .loc 1 281 0 discriminator 4
 1112 09f2 224B     	 ldr r3,.L298
 1113 09f4 D3E9EE23 	 ldrd r2,[r3,#952]
 1114 09f8 1046     	 mov r0,r2
 1115 09fa 1946     	 mov r1,r3
 1116 09fc FFF7FEFF 	 bl floor
 1117 0a00 C7E93C01 	 strd r0,[r7,#240]
 282:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1118              	 .loc 1 282 0 discriminator 4
 1119 0a04 D7E93C01 	 ldrd r0,[r7,#240]
 1120 0a08 FFF7FEFF 	 bl rtIsNaN
 1121 0a0c 0346     	 mov r3,r0
 1122 0a0e 002B     	 cmp r3,#0
 1123 0a10 06D1     	 bne .L65
 1124              	 .loc 1 282 0 is_stmt 0 discriminator 1
 1125 0a12 D7E93C01 	 ldrd r0,[r7,#240]
 1126 0a16 FFF7FEFF 	 bl rtIsInf
 1127 0a1a 0346     	 mov r3,r0
 1128 0a1c 002B     	 cmp r3,#0
 1129 0a1e 06D0     	 beq .L66
 1130              	.L65:
 283:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1131              	 .loc 1 283 0 is_stmt 1
 1132 0a20 4FF00002 	 mov r2,#0
 1133 0a24 4FF00003 	 mov r3,#0
 1134 0a28 C7E93C23 	 strd r2,[r7,#240]
 1135 0a2c 08E0     	 b .L67
 1136              	.L66:
 284:../Simulink/Subsystem_OutputData.c ****   } else {
 285:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1137              	 .loc 1 285 0
 1138 0a2e D7E93C01 	 ldrd r0,[r7,#240]
 1139 0a32 4FF00002 	 mov r2,#0
 1140 0a36 134B     	 ldr r3,.L298+8
 1141 0a38 FFF7FEFF 	 bl fmod
 1142 0a3c C7E93C01 	 strd r0,[r7,#240]
 1143              	.L67:
 286:../Simulink/Subsystem_OutputData.c ****   }
 287:../Simulink/Subsystem_OutputData.c **** 
 288:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ci = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1144              	 .loc 1 288 0
 1145 0a40 D7E93C01 	 ldrd r0,[r7,#240]
 1146 0a44 4FF00002 	 mov r2,#0
 1147 0a48 4FF00003 	 mov r3,#0
 1148 0a4c FFF7FEFF 	 bl __aeabi_dcmplt
 1149 0a50 0346     	 mov r3,r0
 1150 0a52 002B     	 cmp r3,#0
 1151 0a54 18D0     	 beq .L265
 289:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1152              	 .loc 1 289 0 discriminator 1
 1153 0a56 D7F8F030 	 ldr r3,[r7,#240]
 1154 0a5a C7F8B030 	 str r3,[r7,#176]
 1155 0a5e D7F8F430 	 ldr r3,[r7,#244]
 1156 0a62 83F00043 	 eor r3,r3,#-2147483648
 1157 0a66 C7F8B430 	 str r3,[r7,#180]
 1158 0a6a D7E92C01 	 ldrd r0,[r7,#176]
 1159 0a6e FFF7FEFF 	 bl __aeabi_d2uiz
 1160 0a72 0346     	 mov r3,r0
 1161 0a74 DBB2     	 uxtb r3,r3
 288:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1162              	 .loc 1 288 0 discriminator 1
 1163 0a76 5B42     	 negs r3,r3
 1164 0a78 DBB2     	 uxtb r3,r3
 1165 0a7a 0BE0     	 b .L70
 1166              	.L299:
 1167              	 .align 2
 1168              	.L298:
 1169 0a7c 00000000 	 .word VCU_B
 1170 0a80 00000000 	 .word VCU_DW
 1171 0a84 00007040 	 .word 1081081856
 1172              	.L265:
 288:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1173              	 .loc 1 288 0 is_stmt 0 discriminator 2
 1174 0a88 D7E93C01 	 ldrd r0,[r7,#240]
 1175 0a8c FFF7FEFF 	 bl __aeabi_d2uiz
 1176 0a90 0346     	 mov r3,r0
 1177 0a92 DBB2     	 uxtb r3,r3
 1178              	.L70:
 288:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1179              	 .loc 1 288 0 discriminator 4
 1180 0a94 AA4A     	 ldr r2,.L300+8
 1181 0a96 82F84937 	 strb r3,[r2,#1865]
 290:../Simulink/Subsystem_OutputData.c **** 
 291:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S86>/Data Type Conversion10' */
 292:../Simulink/Subsystem_OutputData.c **** 
 293:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write6' */
 294:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_Mdes = VCU_B.DataTypeConversion10_ci;
 1182              	 .loc 1 294 0 is_stmt 1 discriminator 4
 1183 0a9a A94B     	 ldr r3,.L300+8
 1184 0a9c 93F84937 	 ldrb r3,[r3,#1865]
 1185 0aa0 A84A     	 ldr r2,.L300+12
 1186 0aa2 82F82131 	 strb r3,[r2,#289]
 295:../Simulink/Subsystem_OutputData.c **** 
 296:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S87>/Factor' */
 297:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_n = 0.1 * VCU_B.LC_Fnr;
 1187              	 .loc 1 297 0 discriminator 4
 1188 0aa6 A64B     	 ldr r3,.L300+8
 1189 0aa8 D3E90223 	 ldrd r2,[r3,#8]
 1190 0aac 1046     	 mov r0,r2
 1191 0aae 1946     	 mov r1,r3
 1192 0ab0 A1A3     	 adr r3,.L300
 1193 0ab2 D3E90023 	 ldrd r2,[r3]
 1194 0ab6 FFF7FEFF 	 bl __aeabi_dmul
 1195 0aba 0246     	 mov r2,r0
 1196 0abc 0B46     	 mov r3,r1
 1197 0abe 1046     	 mov r0,r2
 1198 0ac0 1946     	 mov r1,r3
 1199 0ac2 9F4B     	 ldr r3,.L300+8
 1200 0ac4 C3E9F001 	 strd r0,[r3,#960]
 298:../Simulink/Subsystem_OutputData.c **** 
 299:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S87>/Add1' */
 300:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_io = VCU_B.Factor_n;
 1201              	 .loc 1 300 0 discriminator 4
 1202 0ac8 9D4B     	 ldr r3,.L300+8
 1203 0aca D3E9F023 	 ldrd r2,[r3,#960]
 1204 0ace 9C49     	 ldr r1,.L300+8
 1205 0ad0 C1E9F223 	 strd r2,[r1,#968]
 301:../Simulink/Subsystem_OutputData.c **** 
 302:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S87>/Data Type Conversion10' */
 303:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_io);
 1206              	 .loc 1 303 0 discriminator 4
 1207 0ad4 9A4B     	 ldr r3,.L300+8
 1208 0ad6 D3E9F223 	 ldrd r2,[r3,#968]
 1209 0ada 1046     	 mov r0,r2
 1210 0adc 1946     	 mov r1,r3
 1211 0ade FFF7FEFF 	 bl floor
 1212 0ae2 C7E93C01 	 strd r0,[r7,#240]
 304:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1213              	 .loc 1 304 0 discriminator 4
 1214 0ae6 D7E93C01 	 ldrd r0,[r7,#240]
 1215 0aea FFF7FEFF 	 bl rtIsNaN
 1216 0aee 0346     	 mov r3,r0
 1217 0af0 002B     	 cmp r3,#0
 1218 0af2 06D1     	 bne .L71
 1219              	 .loc 1 304 0 is_stmt 0 discriminator 1
 1220 0af4 D7E93C01 	 ldrd r0,[r7,#240]
 1221 0af8 FFF7FEFF 	 bl rtIsInf
 1222 0afc 0346     	 mov r3,r0
 1223 0afe 002B     	 cmp r3,#0
 1224 0b00 06D0     	 beq .L72
 1225              	.L71:
 305:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1226              	 .loc 1 305 0 is_stmt 1
 1227 0b02 4FF00002 	 mov r2,#0
 1228 0b06 4FF00003 	 mov r3,#0
 1229 0b0a C7E93C23 	 strd r2,[r7,#240]
 1230 0b0e 08E0     	 b .L73
 1231              	.L72:
 306:../Simulink/Subsystem_OutputData.c ****   } else {
 307:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1232              	 .loc 1 307 0
 1233 0b10 D7E93C01 	 ldrd r0,[r7,#240]
 1234 0b14 4FF00002 	 mov r2,#0
 1235 0b18 8B4B     	 ldr r3,.L300+16
 1236 0b1a FFF7FEFF 	 bl fmod
 1237 0b1e C7E93C01 	 strd r0,[r7,#240]
 1238              	.L73:
 308:../Simulink/Subsystem_OutputData.c ****   }
 309:../Simulink/Subsystem_OutputData.c **** 
 310:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_j = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1239              	 .loc 1 310 0
 1240 0b22 D7E93C01 	 ldrd r0,[r7,#240]
 1241 0b26 4FF00002 	 mov r2,#0
 1242 0b2a 4FF00003 	 mov r3,#0
 1243 0b2e FFF7FEFF 	 bl __aeabi_dcmplt
 1244 0b32 0346     	 mov r3,r0
 1245 0b34 002B     	 cmp r3,#0
 1246 0b36 12D0     	 beq .L266
 311:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1247              	 .loc 1 311 0 discriminator 1
 1248 0b38 D7F8F030 	 ldr r3,[r7,#240]
 1249 0b3c C7F8A830 	 str r3,[r7,#168]
 1250 0b40 D7F8F430 	 ldr r3,[r7,#244]
 1251 0b44 83F00043 	 eor r3,r3,#-2147483648
 1252 0b48 C7F8AC30 	 str r3,[r7,#172]
 1253 0b4c D7E92A01 	 ldrd r0,[r7,#168]
 1254 0b50 FFF7FEFF 	 bl __aeabi_d2uiz
 1255 0b54 0346     	 mov r3,r0
 1256 0b56 DBB2     	 uxtb r3,r3
 310:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1257              	 .loc 1 310 0 discriminator 1
 1258 0b58 5B42     	 negs r3,r3
 1259 0b5a DBB2     	 uxtb r3,r3
 1260 0b5c 05E0     	 b .L76
 1261              	.L266:
 310:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1262              	 .loc 1 310 0 is_stmt 0 discriminator 2
 1263 0b5e D7E93C01 	 ldrd r0,[r7,#240]
 1264 0b62 FFF7FEFF 	 bl __aeabi_d2uiz
 1265 0b66 0346     	 mov r3,r0
 1266 0b68 DBB2     	 uxtb r3,r3
 1267              	.L76:
 310:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1268              	 .loc 1 310 0 discriminator 4
 1269 0b6a 754A     	 ldr r2,.L300+8
 1270 0b6c 82F84A37 	 strb r3,[r2,#1866]
 312:../Simulink/Subsystem_OutputData.c **** 
 313:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S87>/Data Type Conversion10' */
 314:../Simulink/Subsystem_OutputData.c **** 
 315:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S66>/Data Store Write7' */
 316:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_LC_Fnr = VCU_B.DataTypeConversion10_j;
 1271              	 .loc 1 316 0 is_stmt 1 discriminator 4
 1272 0b70 734B     	 ldr r3,.L300+8
 1273 0b72 93F84A37 	 ldrb r3,[r3,#1866]
 1274 0b76 734A     	 ldr r2,.L300+12
 1275 0b78 82F82231 	 strb r3,[r2,#290]
 317:../Simulink/Subsystem_OutputData.c **** 
 318:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S74>/Add1' */
 319:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_p = VCU_B.ABS_switchstate;
 1276              	 .loc 1 319 0 discriminator 4
 1277 0b7c 704B     	 ldr r3,.L300+8
 1278 0b7e 03F59A63 	 add r3,r3,#1232
 1279 0b82 D3E90023 	 ldrd r2,[r3]
 1280 0b86 6E49     	 ldr r1,.L300+8
 1281 0b88 C1E9F423 	 strd r2,[r1,#976]
 320:../Simulink/Subsystem_OutputData.c **** 
 321:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S74>/Data Type Conversion10' */
 322:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_p);
 1282              	 .loc 1 322 0 discriminator 4
 1283 0b8c 6C4B     	 ldr r3,.L300+8
 1284 0b8e D3E9F423 	 ldrd r2,[r3,#976]
 1285 0b92 1046     	 mov r0,r2
 1286 0b94 1946     	 mov r1,r3
 1287 0b96 FFF7FEFF 	 bl floor
 1288 0b9a C7E93C01 	 strd r0,[r7,#240]
 323:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1289              	 .loc 1 323 0 discriminator 4
 1290 0b9e D7E93C01 	 ldrd r0,[r7,#240]
 1291 0ba2 FFF7FEFF 	 bl rtIsNaN
 1292 0ba6 0346     	 mov r3,r0
 1293 0ba8 002B     	 cmp r3,#0
 1294 0baa 06D1     	 bne .L77
 1295              	 .loc 1 323 0 is_stmt 0 discriminator 1
 1296 0bac D7E93C01 	 ldrd r0,[r7,#240]
 1297 0bb0 FFF7FEFF 	 bl rtIsInf
 1298 0bb4 0346     	 mov r3,r0
 1299 0bb6 002B     	 cmp r3,#0
 1300 0bb8 06D0     	 beq .L78
 1301              	.L77:
 324:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1302              	 .loc 1 324 0 is_stmt 1
 1303 0bba 4FF00002 	 mov r2,#0
 1304 0bbe 4FF00003 	 mov r3,#0
 1305 0bc2 C7E93C23 	 strd r2,[r7,#240]
 1306 0bc6 08E0     	 b .L79
 1307              	.L78:
 325:../Simulink/Subsystem_OutputData.c ****   } else {
 326:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1308              	 .loc 1 326 0
 1309 0bc8 D7E93C01 	 ldrd r0,[r7,#240]
 1310 0bcc 4FF00002 	 mov r2,#0
 1311 0bd0 5D4B     	 ldr r3,.L300+16
 1312 0bd2 FFF7FEFF 	 bl fmod
 1313 0bd6 C7E93C01 	 strd r0,[r7,#240]
 1314              	.L79:
 327:../Simulink/Subsystem_OutputData.c ****   }
 328:../Simulink/Subsystem_OutputData.c **** 
 329:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_o3 = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1315              	 .loc 1 329 0
 1316 0bda D7E93C01 	 ldrd r0,[r7,#240]
 1317 0bde 4FF00002 	 mov r2,#0
 1318 0be2 4FF00003 	 mov r3,#0
 1319 0be6 FFF7FEFF 	 bl __aeabi_dcmplt
 1320 0bea 0346     	 mov r3,r0
 1321 0bec 002B     	 cmp r3,#0
 1322 0bee 12D0     	 beq .L267
 330:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1323              	 .loc 1 330 0 discriminator 1
 1324 0bf0 D7F8F030 	 ldr r3,[r7,#240]
 1325 0bf4 C7F8A030 	 str r3,[r7,#160]
 1326 0bf8 D7F8F430 	 ldr r3,[r7,#244]
 1327 0bfc 83F00043 	 eor r3,r3,#-2147483648
 1328 0c00 C7F8A430 	 str r3,[r7,#164]
 1329 0c04 D7E92801 	 ldrd r0,[r7,#160]
 1330 0c08 FFF7FEFF 	 bl __aeabi_d2uiz
 1331 0c0c 0346     	 mov r3,r0
 1332 0c0e DBB2     	 uxtb r3,r3
 329:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1333              	 .loc 1 329 0 discriminator 1
 1334 0c10 5B42     	 negs r3,r3
 1335 0c12 DBB2     	 uxtb r3,r3
 1336 0c14 05E0     	 b .L82
 1337              	.L267:
 329:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1338              	 .loc 1 329 0 is_stmt 0 discriminator 2
 1339 0c16 D7E93C01 	 ldrd r0,[r7,#240]
 1340 0c1a FFF7FEFF 	 bl __aeabi_d2uiz
 1341 0c1e 0346     	 mov r3,r0
 1342 0c20 DBB2     	 uxtb r3,r3
 1343              	.L82:
 329:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1344              	 .loc 1 329 0 discriminator 4
 1345 0c22 474A     	 ldr r2,.L300+8
 1346 0c24 82F84B37 	 strb r3,[r2,#1867]
 331:../Simulink/Subsystem_OutputData.c **** 
 332:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S74>/Data Type Conversion10' */
 333:../Simulink/Subsystem_OutputData.c **** 
 334:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write' */
 335:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_switchstate = VCU_B.DataTypeConversion10_o3;
 1347              	 .loc 1 335 0 is_stmt 1 discriminator 4
 1348 0c28 454B     	 ldr r3,.L300+8
 1349 0c2a 93F84B37 	 ldrb r3,[r3,#1867]
 1350 0c2e 454A     	 ldr r2,.L300+12
 1351 0c30 82F82331 	 strb r3,[r2,#291]
 336:../Simulink/Subsystem_OutputData.c **** 
 337:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S75>/Add1' */
 338:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_c = VCU_B.Add1_m;
 1352              	 .loc 1 338 0 discriminator 4
 1353 0c34 424B     	 ldr r3,.L300+8
 1354 0c36 03F59863 	 add r3,r3,#1216
 1355 0c3a D3E90023 	 ldrd r2,[r3]
 1356 0c3e 4049     	 ldr r1,.L300+8
 1357 0c40 C1E9F623 	 strd r2,[r1,#984]
 339:../Simulink/Subsystem_OutputData.c **** 
 340:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S75>/Data Type Conversion10' */
 341:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_c);
 1358              	 .loc 1 341 0 discriminator 4
 1359 0c44 3E4B     	 ldr r3,.L300+8
 1360 0c46 D3E9F623 	 ldrd r2,[r3,#984]
 1361 0c4a 1046     	 mov r0,r2
 1362 0c4c 1946     	 mov r1,r3
 1363 0c4e FFF7FEFF 	 bl floor
 1364 0c52 C7E93C01 	 strd r0,[r7,#240]
 342:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1365              	 .loc 1 342 0 discriminator 4
 1366 0c56 D7E93C01 	 ldrd r0,[r7,#240]
 1367 0c5a FFF7FEFF 	 bl rtIsNaN
 1368 0c5e 0346     	 mov r3,r0
 1369 0c60 002B     	 cmp r3,#0
 1370 0c62 06D1     	 bne .L83
 1371              	 .loc 1 342 0 is_stmt 0 discriminator 1
 1372 0c64 D7E93C01 	 ldrd r0,[r7,#240]
 1373 0c68 FFF7FEFF 	 bl rtIsInf
 1374 0c6c 0346     	 mov r3,r0
 1375 0c6e 002B     	 cmp r3,#0
 1376 0c70 06D0     	 beq .L84
 1377              	.L83:
 343:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1378              	 .loc 1 343 0 is_stmt 1
 1379 0c72 4FF00002 	 mov r2,#0
 1380 0c76 4FF00003 	 mov r3,#0
 1381 0c7a C7E93C23 	 strd r2,[r7,#240]
 1382 0c7e 08E0     	 b .L85
 1383              	.L84:
 344:../Simulink/Subsystem_OutputData.c ****   } else {
 345:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1384              	 .loc 1 345 0
 1385 0c80 D7E93C01 	 ldrd r0,[r7,#240]
 1386 0c84 4FF00002 	 mov r2,#0
 1387 0c88 304B     	 ldr r3,.L300+20
 1388 0c8a FFF7FEFF 	 bl fmod
 1389 0c8e C7E93C01 	 strd r0,[r7,#240]
 1390              	.L85:
 346:../Simulink/Subsystem_OutputData.c ****   }
 347:../Simulink/Subsystem_OutputData.c **** 
 348:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_h = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1391              	 .loc 1 348 0
 1392 0c92 D7E93C01 	 ldrd r0,[r7,#240]
 1393 0c96 4FF00002 	 mov r2,#0
 1394 0c9a 4FF00003 	 mov r3,#0
 1395 0c9e FFF7FEFF 	 bl __aeabi_dcmplt
 1396 0ca2 0346     	 mov r3,r0
 1397 0ca4 002B     	 cmp r3,#0
 1398 0ca6 12D0     	 beq .L268
 349:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1399              	 .loc 1 349 0 discriminator 1
 1400 0ca8 D7F8F030 	 ldr r3,[r7,#240]
 1401 0cac C7F89830 	 str r3,[r7,#152]
 1402 0cb0 D7F8F430 	 ldr r3,[r7,#244]
 1403 0cb4 83F00043 	 eor r3,r3,#-2147483648
 1404 0cb8 C7F89C30 	 str r3,[r7,#156]
 1405 0cbc D7E92601 	 ldrd r0,[r7,#152]
 1406 0cc0 FFF7FEFF 	 bl __aeabi_d2uiz
 1407 0cc4 0346     	 mov r3,r0
 1408 0cc6 9BB2     	 uxth r3,r3
 348:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1409              	 .loc 1 348 0 discriminator 1
 1410 0cc8 5B42     	 negs r3,r3
 1411 0cca 9BB2     	 uxth r3,r3
 1412 0ccc 05E0     	 b .L88
 1413              	.L268:
 348:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1414              	 .loc 1 348 0 is_stmt 0 discriminator 2
 1415 0cce D7E93C01 	 ldrd r0,[r7,#240]
 1416 0cd2 FFF7FEFF 	 bl __aeabi_d2uiz
 1417 0cd6 0346     	 mov r3,r0
 1418 0cd8 9BB2     	 uxth r3,r3
 1419              	.L88:
 348:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1420              	 .loc 1 348 0 discriminator 4
 1421 0cda 194A     	 ldr r2,.L300+8
 1422 0cdc A2F80237 	 strh r3,[r2,#1794]
 350:../Simulink/Subsystem_OutputData.c **** 
 351:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S75>/Data Type Conversion10' */
 352:../Simulink/Subsystem_OutputData.c **** 
 353:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write1' */
 354:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_brake_F = VCU_B.DataTypeConversion10_h;
 1423              	 .loc 1 354 0 is_stmt 1 discriminator 4
 1424 0ce0 174B     	 ldr r3,.L300+8
 1425 0ce2 B3F80237 	 ldrh r3,[r3,#1794]
 1426 0ce6 174A     	 ldr r2,.L300+12
 1427 0ce8 A2F8CA30 	 strh r3,[r2,#202]
 355:../Simulink/Subsystem_OutputData.c **** 
 356:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S76>/Add1' */
 357:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_js = VCU_B.ABS_BL_switch;
 1428              	 .loc 1 357 0 discriminator 4
 1429 0cec 144B     	 ldr r3,.L300+8
 1430 0cee 03F59963 	 add r3,r3,#1224
 1431 0cf2 D3E90023 	 ldrd r2,[r3]
 1432 0cf6 1249     	 ldr r1,.L300+8
 1433 0cf8 C1E9F823 	 strd r2,[r1,#992]
 358:../Simulink/Subsystem_OutputData.c **** 
 359:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S76>/Data Type Conversion10' */
 360:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_js);
 1434              	 .loc 1 360 0 discriminator 4
 1435 0cfc 104B     	 ldr r3,.L300+8
 1436 0cfe D3E9F823 	 ldrd r2,[r3,#992]
 1437 0d02 1046     	 mov r0,r2
 1438 0d04 1946     	 mov r1,r3
 1439 0d06 FFF7FEFF 	 bl floor
 1440 0d0a C7E93C01 	 strd r0,[r7,#240]
 361:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1441              	 .loc 1 361 0 discriminator 4
 1442 0d0e D7E93C01 	 ldrd r0,[r7,#240]
 1443 0d12 FFF7FEFF 	 bl rtIsNaN
 1444 0d16 0346     	 mov r3,r0
 1445 0d18 002B     	 cmp r3,#0
 1446 0d1a 06D1     	 bne .L89
 1447              	 .loc 1 361 0 is_stmt 0 discriminator 1
 1448 0d1c D7E93C01 	 ldrd r0,[r7,#240]
 1449 0d20 FFF7FEFF 	 bl rtIsInf
 1450 0d24 0346     	 mov r3,r0
 1451 0d26 002B     	 cmp r3,#0
 1452 0d28 12D0     	 beq .L90
 1453              	.L89:
 362:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1454              	 .loc 1 362 0 is_stmt 1
 1455 0d2a 4FF00002 	 mov r2,#0
 1456 0d2e 4FF00003 	 mov r3,#0
 1457 0d32 C7E93C23 	 strd r2,[r7,#240]
 1458 0d36 14E0     	 b .L91
 1459              	.L301:
 1460              	 .align 3
 1461              	.L300:
 1462 0d38 9A999999 	 .word -1717986918
 1463 0d3c 9999B93F 	 .word 1069128089
 1464 0d40 00000000 	 .word VCU_B
 1465 0d44 00000000 	 .word VCU_DW
 1466 0d48 00007040 	 .word 1081081856
 1467 0d4c 0000F040 	 .word 1089470464
 1468              	.L90:
 363:../Simulink/Subsystem_OutputData.c ****   } else {
 364:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1469              	 .loc 1 364 0
 1470 0d50 D7E93C01 	 ldrd r0,[r7,#240]
 1471 0d54 4FF00002 	 mov r2,#0
 1472 0d58 9A4B     	 ldr r3,.L302
 1473 0d5a FFF7FEFF 	 bl fmod
 1474 0d5e C7E93C01 	 strd r0,[r7,#240]
 1475              	.L91:
 365:../Simulink/Subsystem_OutputData.c ****   }
 366:../Simulink/Subsystem_OutputData.c **** 
 367:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ok = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1476              	 .loc 1 367 0
 1477 0d62 D7E93C01 	 ldrd r0,[r7,#240]
 1478 0d66 4FF00002 	 mov r2,#0
 1479 0d6a 4FF00003 	 mov r3,#0
 1480 0d6e FFF7FEFF 	 bl __aeabi_dcmplt
 1481 0d72 0346     	 mov r3,r0
 1482 0d74 002B     	 cmp r3,#0
 1483 0d76 12D0     	 beq .L269
 368:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1484              	 .loc 1 368 0 discriminator 1
 1485 0d78 D7F8F030 	 ldr r3,[r7,#240]
 1486 0d7c C7F89030 	 str r3,[r7,#144]
 1487 0d80 D7F8F430 	 ldr r3,[r7,#244]
 1488 0d84 83F00043 	 eor r3,r3,#-2147483648
 1489 0d88 C7F89430 	 str r3,[r7,#148]
 1490 0d8c D7E92401 	 ldrd r0,[r7,#144]
 1491 0d90 FFF7FEFF 	 bl __aeabi_d2uiz
 1492 0d94 0346     	 mov r3,r0
 1493 0d96 DBB2     	 uxtb r3,r3
 367:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1494              	 .loc 1 367 0 discriminator 1
 1495 0d98 5B42     	 negs r3,r3
 1496 0d9a DBB2     	 uxtb r3,r3
 1497 0d9c 05E0     	 b .L94
 1498              	.L269:
 367:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1499              	 .loc 1 367 0 is_stmt 0 discriminator 2
 1500 0d9e D7E93C01 	 ldrd r0,[r7,#240]
 1501 0da2 FFF7FEFF 	 bl __aeabi_d2uiz
 1502 0da6 0346     	 mov r3,r0
 1503 0da8 DBB2     	 uxtb r3,r3
 1504              	.L94:
 367:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1505              	 .loc 1 367 0 discriminator 4
 1506 0daa 874A     	 ldr r2,.L302+4
 1507 0dac 82F84C37 	 strb r3,[r2,#1868]
 369:../Simulink/Subsystem_OutputData.c **** 
 370:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S76>/Data Type Conversion10' */
 371:../Simulink/Subsystem_OutputData.c **** 
 372:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write2' */
 373:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_BL_switch = VCU_B.DataTypeConversion10_ok;
 1508              	 .loc 1 373 0 is_stmt 1 discriminator 4
 1509 0db0 854B     	 ldr r3,.L302+4
 1510 0db2 93F84C37 	 ldrb r3,[r3,#1868]
 1511 0db6 854A     	 ldr r2,.L302+8
 1512 0db8 82F82431 	 strb r3,[r2,#292]
 374:../Simulink/Subsystem_OutputData.c **** 
 375:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S77>/Add1' */
 376:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ak = VCU_B.ABS_active;
 1513              	 .loc 1 376 0 discriminator 4
 1514 0dbc 824B     	 ldr r3,.L302+4
 1515 0dbe 03F59C63 	 add r3,r3,#1248
 1516 0dc2 D3E90023 	 ldrd r2,[r3]
 1517 0dc6 8049     	 ldr r1,.L302+4
 1518 0dc8 C1E9FA23 	 strd r2,[r1,#1000]
 377:../Simulink/Subsystem_OutputData.c **** 
 378:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S77>/Data Type Conversion10' */
 379:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ak);
 1519              	 .loc 1 379 0 discriminator 4
 1520 0dcc 7E4B     	 ldr r3,.L302+4
 1521 0dce D3E9FA23 	 ldrd r2,[r3,#1000]
 1522 0dd2 1046     	 mov r0,r2
 1523 0dd4 1946     	 mov r1,r3
 1524 0dd6 FFF7FEFF 	 bl floor
 1525 0dda C7E93C01 	 strd r0,[r7,#240]
 380:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1526              	 .loc 1 380 0 discriminator 4
 1527 0dde D7E93C01 	 ldrd r0,[r7,#240]
 1528 0de2 FFF7FEFF 	 bl rtIsNaN
 1529 0de6 0346     	 mov r3,r0
 1530 0de8 002B     	 cmp r3,#0
 1531 0dea 06D1     	 bne .L95
 1532              	 .loc 1 380 0 is_stmt 0 discriminator 1
 1533 0dec D7E93C01 	 ldrd r0,[r7,#240]
 1534 0df0 FFF7FEFF 	 bl rtIsInf
 1535 0df4 0346     	 mov r3,r0
 1536 0df6 002B     	 cmp r3,#0
 1537 0df8 06D0     	 beq .L96
 1538              	.L95:
 381:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1539              	 .loc 1 381 0 is_stmt 1
 1540 0dfa 4FF00002 	 mov r2,#0
 1541 0dfe 4FF00003 	 mov r3,#0
 1542 0e02 C7E93C23 	 strd r2,[r7,#240]
 1543 0e06 08E0     	 b .L97
 1544              	.L96:
 382:../Simulink/Subsystem_OutputData.c ****   } else {
 383:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1545              	 .loc 1 383 0
 1546 0e08 D7E93C01 	 ldrd r0,[r7,#240]
 1547 0e0c 4FF00002 	 mov r2,#0
 1548 0e10 6C4B     	 ldr r3,.L302
 1549 0e12 FFF7FEFF 	 bl fmod
 1550 0e16 C7E93C01 	 strd r0,[r7,#240]
 1551              	.L97:
 384:../Simulink/Subsystem_OutputData.c ****   }
 385:../Simulink/Subsystem_OutputData.c **** 
 386:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ah = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1552              	 .loc 1 386 0
 1553 0e1a D7E93C01 	 ldrd r0,[r7,#240]
 1554 0e1e 4FF00002 	 mov r2,#0
 1555 0e22 4FF00003 	 mov r3,#0
 1556 0e26 FFF7FEFF 	 bl __aeabi_dcmplt
 1557 0e2a 0346     	 mov r3,r0
 1558 0e2c 002B     	 cmp r3,#0
 1559 0e2e 12D0     	 beq .L270
 387:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1560              	 .loc 1 387 0 discriminator 1
 1561 0e30 D7F8F030 	 ldr r3,[r7,#240]
 1562 0e34 C7F88830 	 str r3,[r7,#136]
 1563 0e38 D7F8F430 	 ldr r3,[r7,#244]
 1564 0e3c 83F00043 	 eor r3,r3,#-2147483648
 1565 0e40 C7F88C30 	 str r3,[r7,#140]
 1566 0e44 D7E92201 	 ldrd r0,[r7,#136]
 1567 0e48 FFF7FEFF 	 bl __aeabi_d2uiz
 1568 0e4c 0346     	 mov r3,r0
 1569 0e4e DBB2     	 uxtb r3,r3
 386:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1570              	 .loc 1 386 0 discriminator 1
 1571 0e50 5B42     	 negs r3,r3
 1572 0e52 DBB2     	 uxtb r3,r3
 1573 0e54 05E0     	 b .L100
 1574              	.L270:
 386:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1575              	 .loc 1 386 0 is_stmt 0 discriminator 2
 1576 0e56 D7E93C01 	 ldrd r0,[r7,#240]
 1577 0e5a FFF7FEFF 	 bl __aeabi_d2uiz
 1578 0e5e 0346     	 mov r3,r0
 1579 0e60 DBB2     	 uxtb r3,r3
 1580              	.L100:
 386:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1581              	 .loc 1 386 0 discriminator 4
 1582 0e62 594A     	 ldr r2,.L302+4
 1583 0e64 82F84D37 	 strb r3,[r2,#1869]
 388:../Simulink/Subsystem_OutputData.c **** 
 389:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S77>/Data Type Conversion10' */
 390:../Simulink/Subsystem_OutputData.c **** 
 391:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write3' */
 392:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_active = VCU_B.DataTypeConversion10_ah;
 1584              	 .loc 1 392 0 is_stmt 1 discriminator 4
 1585 0e68 574B     	 ldr r3,.L302+4
 1586 0e6a 93F84D37 	 ldrb r3,[r3,#1869]
 1587 0e6e 574A     	 ldr r2,.L302+8
 1588 0e70 82F82531 	 strb r3,[r2,#293]
 393:../Simulink/Subsystem_OutputData.c **** 
 394:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S78>/Add1' */
 395:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_n4 = VCU_B.ABS_EBD_Lamp;
 1589              	 .loc 1 395 0 discriminator 4
 1590 0e74 544B     	 ldr r3,.L302+4
 1591 0e76 03F59B63 	 add r3,r3,#1240
 1592 0e7a D3E90023 	 ldrd r2,[r3]
 1593 0e7e 5249     	 ldr r1,.L302+4
 1594 0e80 C1E9FC23 	 strd r2,[r1,#1008]
 396:../Simulink/Subsystem_OutputData.c **** 
 397:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S78>/Data Type Conversion10' */
 398:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_n4);
 1595              	 .loc 1 398 0 discriminator 4
 1596 0e84 504B     	 ldr r3,.L302+4
 1597 0e86 D3E9FC23 	 ldrd r2,[r3,#1008]
 1598 0e8a 1046     	 mov r0,r2
 1599 0e8c 1946     	 mov r1,r3
 1600 0e8e FFF7FEFF 	 bl floor
 1601 0e92 C7E93C01 	 strd r0,[r7,#240]
 399:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1602              	 .loc 1 399 0 discriminator 4
 1603 0e96 D7E93C01 	 ldrd r0,[r7,#240]
 1604 0e9a FFF7FEFF 	 bl rtIsNaN
 1605 0e9e 0346     	 mov r3,r0
 1606 0ea0 002B     	 cmp r3,#0
 1607 0ea2 06D1     	 bne .L101
 1608              	 .loc 1 399 0 is_stmt 0 discriminator 1
 1609 0ea4 D7E93C01 	 ldrd r0,[r7,#240]
 1610 0ea8 FFF7FEFF 	 bl rtIsInf
 1611 0eac 0346     	 mov r3,r0
 1612 0eae 002B     	 cmp r3,#0
 1613 0eb0 06D0     	 beq .L102
 1614              	.L101:
 400:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1615              	 .loc 1 400 0 is_stmt 1
 1616 0eb2 4FF00002 	 mov r2,#0
 1617 0eb6 4FF00003 	 mov r3,#0
 1618 0eba C7E93C23 	 strd r2,[r7,#240]
 1619 0ebe 08E0     	 b .L103
 1620              	.L102:
 401:../Simulink/Subsystem_OutputData.c ****   } else {
 402:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1621              	 .loc 1 402 0
 1622 0ec0 D7E93C01 	 ldrd r0,[r7,#240]
 1623 0ec4 4FF00002 	 mov r2,#0
 1624 0ec8 3E4B     	 ldr r3,.L302
 1625 0eca FFF7FEFF 	 bl fmod
 1626 0ece C7E93C01 	 strd r0,[r7,#240]
 1627              	.L103:
 403:../Simulink/Subsystem_OutputData.c ****   }
 404:../Simulink/Subsystem_OutputData.c **** 
 405:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_d = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1628              	 .loc 1 405 0
 1629 0ed2 D7E93C01 	 ldrd r0,[r7,#240]
 1630 0ed6 4FF00002 	 mov r2,#0
 1631 0eda 4FF00003 	 mov r3,#0
 1632 0ede FFF7FEFF 	 bl __aeabi_dcmplt
 1633 0ee2 0346     	 mov r3,r0
 1634 0ee4 002B     	 cmp r3,#0
 1635 0ee6 12D0     	 beq .L271
 406:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1636              	 .loc 1 406 0 discriminator 1
 1637 0ee8 D7F8F030 	 ldr r3,[r7,#240]
 1638 0eec C7F88030 	 str r3,[r7,#128]
 1639 0ef0 D7F8F430 	 ldr r3,[r7,#244]
 1640 0ef4 83F00043 	 eor r3,r3,#-2147483648
 1641 0ef8 C7F88430 	 str r3,[r7,#132]
 1642 0efc D7E92001 	 ldrd r0,[r7,#128]
 1643 0f00 FFF7FEFF 	 bl __aeabi_d2uiz
 1644 0f04 0346     	 mov r3,r0
 1645 0f06 DBB2     	 uxtb r3,r3
 405:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1646              	 .loc 1 405 0 discriminator 1
 1647 0f08 5B42     	 negs r3,r3
 1648 0f0a DBB2     	 uxtb r3,r3
 1649 0f0c 05E0     	 b .L106
 1650              	.L271:
 405:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1651              	 .loc 1 405 0 is_stmt 0 discriminator 2
 1652 0f0e D7E93C01 	 ldrd r0,[r7,#240]
 1653 0f12 FFF7FEFF 	 bl __aeabi_d2uiz
 1654 0f16 0346     	 mov r3,r0
 1655 0f18 DBB2     	 uxtb r3,r3
 1656              	.L106:
 405:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1657              	 .loc 1 405 0 discriminator 4
 1658 0f1a 2B4A     	 ldr r2,.L302+4
 1659 0f1c 82F84E37 	 strb r3,[r2,#1870]
 407:../Simulink/Subsystem_OutputData.c **** 
 408:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S78>/Data Type Conversion10' */
 409:../Simulink/Subsystem_OutputData.c **** 
 410:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write4' */
 411:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_EBD_Lamp = VCU_B.DataTypeConversion10_d;
 1660              	 .loc 1 411 0 is_stmt 1 discriminator 4
 1661 0f20 294B     	 ldr r3,.L302+4
 1662 0f22 93F84E37 	 ldrb r3,[r3,#1870]
 1663 0f26 294A     	 ldr r2,.L302+8
 1664 0f28 82F82631 	 strb r3,[r2,#294]
 412:../Simulink/Subsystem_OutputData.c **** 
 413:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S79>/Add1' */
 414:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_h = VCU_B.ABS_Lamp;
 1665              	 .loc 1 414 0 discriminator 4
 1666 0f2c 264B     	 ldr r3,.L302+4
 1667 0f2e 03F59D63 	 add r3,r3,#1256
 1668 0f32 D3E90023 	 ldrd r2,[r3]
 1669 0f36 2449     	 ldr r1,.L302+4
 1670 0f38 C1E9FE23 	 strd r2,[r1,#1016]
 415:../Simulink/Subsystem_OutputData.c **** 
 416:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S79>/Data Type Conversion10' */
 417:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_h);
 1671              	 .loc 1 417 0 discriminator 4
 1672 0f3c 224B     	 ldr r3,.L302+4
 1673 0f3e D3E9FE23 	 ldrd r2,[r3,#1016]
 1674 0f42 1046     	 mov r0,r2
 1675 0f44 1946     	 mov r1,r3
 1676 0f46 FFF7FEFF 	 bl floor
 1677 0f4a C7E93C01 	 strd r0,[r7,#240]
 418:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1678              	 .loc 1 418 0 discriminator 4
 1679 0f4e D7E93C01 	 ldrd r0,[r7,#240]
 1680 0f52 FFF7FEFF 	 bl rtIsNaN
 1681 0f56 0346     	 mov r3,r0
 1682 0f58 002B     	 cmp r3,#0
 1683 0f5a 06D1     	 bne .L107
 1684              	 .loc 1 418 0 is_stmt 0 discriminator 1
 1685 0f5c D7E93C01 	 ldrd r0,[r7,#240]
 1686 0f60 FFF7FEFF 	 bl rtIsInf
 1687 0f64 0346     	 mov r3,r0
 1688 0f66 002B     	 cmp r3,#0
 1689 0f68 06D0     	 beq .L108
 1690              	.L107:
 419:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1691              	 .loc 1 419 0 is_stmt 1
 1692 0f6a 4FF00002 	 mov r2,#0
 1693 0f6e 4FF00003 	 mov r3,#0
 1694 0f72 C7E93C23 	 strd r2,[r7,#240]
 1695 0f76 08E0     	 b .L109
 1696              	.L108:
 420:../Simulink/Subsystem_OutputData.c ****   } else {
 421:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 1697              	 .loc 1 421 0
 1698 0f78 D7E93C01 	 ldrd r0,[r7,#240]
 1699 0f7c 4FF00002 	 mov r2,#0
 1700 0f80 104B     	 ldr r3,.L302
 1701 0f82 FFF7FEFF 	 bl fmod
 1702 0f86 C7E93C01 	 strd r0,[r7,#240]
 1703              	.L109:
 422:../Simulink/Subsystem_OutputData.c ****   }
 423:../Simulink/Subsystem_OutputData.c **** 
 424:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_bd = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 1704              	 .loc 1 424 0
 1705 0f8a D7E93C01 	 ldrd r0,[r7,#240]
 1706 0f8e 4FF00002 	 mov r2,#0
 1707 0f92 4FF00003 	 mov r3,#0
 1708 0f96 FFF7FEFF 	 bl __aeabi_dcmplt
 1709 0f9a 0346     	 mov r3,r0
 1710 0f9c 002B     	 cmp r3,#0
 1711 0f9e 17D0     	 beq .L272
 425:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1712              	 .loc 1 425 0 discriminator 1
 1713 0fa0 D7F8F030 	 ldr r3,[r7,#240]
 1714 0fa4 BB67     	 str r3,[r7,#120]
 1715 0fa6 D7F8F430 	 ldr r3,[r7,#244]
 1716 0faa 83F00043 	 eor r3,r3,#-2147483648
 1717 0fae FB67     	 str r3,[r7,#124]
 1718 0fb0 D7E91E01 	 ldrd r0,[r7,#120]
 1719 0fb4 FFF7FEFF 	 bl __aeabi_d2uiz
 1720 0fb8 0346     	 mov r3,r0
 1721 0fba DBB2     	 uxtb r3,r3
 424:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1722              	 .loc 1 424 0 discriminator 1
 1723 0fbc 5B42     	 negs r3,r3
 1724 0fbe DBB2     	 uxtb r3,r3
 1725 0fc0 0CE0     	 b .L112
 1726              	.L303:
 1727 0fc2 00BF     	 .align 2
 1728              	.L302:
 1729 0fc4 00007040 	 .word 1081081856
 1730 0fc8 00000000 	 .word VCU_B
 1731 0fcc 00000000 	 .word VCU_DW
 1732              	.L272:
 424:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1733              	 .loc 1 424 0 is_stmt 0 discriminator 2
 1734 0fd0 D7E93C01 	 ldrd r0,[r7,#240]
 1735 0fd4 FFF7FEFF 	 bl __aeabi_d2uiz
 1736 0fd8 0346     	 mov r3,r0
 1737 0fda DBB2     	 uxtb r3,r3
 1738              	.L112:
 424:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 1739              	 .loc 1 424 0 discriminator 4
 1740 0fdc A94A     	 ldr r2,.L304
 1741 0fde 82F84F37 	 strb r3,[r2,#1871]
 426:../Simulink/Subsystem_OutputData.c **** 
 427:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S79>/Data Type Conversion10' */
 428:../Simulink/Subsystem_OutputData.c **** 
 429:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S65>/Data Store Write5' */
 430:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_ABS_Lamp = VCU_B.DataTypeConversion10_bd;
 1742              	 .loc 1 430 0 is_stmt 1 discriminator 4
 1743 0fe2 A84B     	 ldr r3,.L304
 1744 0fe4 93F84F37 	 ldrb r3,[r3,#1871]
 1745 0fe8 A74A     	 ldr r2,.L304+4
 1746 0fea 82F82731 	 strb r3,[r2,#295]
 431:../Simulink/Subsystem_OutputData.c **** 
 432:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S88>/Factor' */
 433:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_a = 10.0 * VCU_B.Saturation1_e;
 1747              	 .loc 1 433 0 discriminator 4
 1748 0fee A54B     	 ldr r3,.L304
 1749 0ff0 03F5CD63 	 add r3,r3,#1640
 1750 0ff4 D3E90023 	 ldrd r2,[r3]
 1751 0ff8 1046     	 mov r0,r2
 1752 0ffa 1946     	 mov r1,r3
 1753 0ffc 4FF00002 	 mov r2,#0
 1754 1000 A24B     	 ldr r3,.L304+8
 1755 1002 FFF7FEFF 	 bl __aeabi_dmul
 1756 1006 0246     	 mov r2,r0
 1757 1008 0B46     	 mov r3,r1
 1758 100a 1046     	 mov r0,r2
 1759 100c 1946     	 mov r1,r3
 1760 100e 9D4B     	 ldr r3,.L304
 1761 1010 03F58063 	 add r3,r3,#1024
 1762 1014 C3E90001 	 strd r0,[r3]
 434:../Simulink/Subsystem_OutputData.c **** 
 435:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S88>/Add1' */
 436:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_lh = VCU_B.Factor_a;
 1763              	 .loc 1 436 0 discriminator 4
 1764 1018 9A4B     	 ldr r3,.L304
 1765 101a 03F58063 	 add r3,r3,#1024
 1766 101e D3E90001 	 ldrd r0,[r3]
 1767 1022 984B     	 ldr r3,.L304
 1768 1024 03F58163 	 add r3,r3,#1032
 1769 1028 C3E90001 	 strd r0,[r3]
 437:../Simulink/Subsystem_OutputData.c **** 
 438:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S88>/Data Type Conversion10' */
 439:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_lh);
 1770              	 .loc 1 439 0 discriminator 4
 1771 102c 954B     	 ldr r3,.L304
 1772 102e 03F58163 	 add r3,r3,#1032
 1773 1032 D3E90023 	 ldrd r2,[r3]
 1774 1036 1046     	 mov r0,r2
 1775 1038 1946     	 mov r1,r3
 1776 103a FFF7FEFF 	 bl floor
 1777 103e C7E93C01 	 strd r0,[r7,#240]
 440:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1778              	 .loc 1 440 0 discriminator 4
 1779 1042 D7E93C01 	 ldrd r0,[r7,#240]
 1780 1046 FFF7FEFF 	 bl rtIsNaN
 1781 104a 0346     	 mov r3,r0
 1782 104c 002B     	 cmp r3,#0
 1783 104e 06D1     	 bne .L113
 1784              	 .loc 1 440 0 is_stmt 0 discriminator 1
 1785 1050 D7E93C01 	 ldrd r0,[r7,#240]
 1786 1054 FFF7FEFF 	 bl rtIsInf
 1787 1058 0346     	 mov r3,r0
 1788 105a 002B     	 cmp r3,#0
 1789 105c 06D0     	 beq .L114
 1790              	.L113:
 441:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1791              	 .loc 1 441 0 is_stmt 1
 1792 105e 4FF00002 	 mov r2,#0
 1793 1062 4FF00003 	 mov r3,#0
 1794 1066 C7E93C23 	 strd r2,[r7,#240]
 1795 106a 08E0     	 b .L115
 1796              	.L114:
 442:../Simulink/Subsystem_OutputData.c ****   } else {
 443:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1797              	 .loc 1 443 0
 1798 106c D7E93C01 	 ldrd r0,[r7,#240]
 1799 1070 4FF00002 	 mov r2,#0
 1800 1074 864B     	 ldr r3,.L304+12
 1801 1076 FFF7FEFF 	 bl fmod
 1802 107a C7E93C01 	 strd r0,[r7,#240]
 1803              	.L115:
 444:../Simulink/Subsystem_OutputData.c ****   }
 445:../Simulink/Subsystem_OutputData.c **** 
 446:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_m = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1804              	 .loc 1 446 0
 1805 107e D7E93C01 	 ldrd r0,[r7,#240]
 1806 1082 4FF00002 	 mov r2,#0
 1807 1086 4FF00003 	 mov r3,#0
 1808 108a FFF7FEFF 	 bl __aeabi_dcmplt
 1809 108e 0346     	 mov r3,r0
 1810 1090 002B     	 cmp r3,#0
 1811 1092 10D0     	 beq .L273
 447:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1812              	 .loc 1 447 0 discriminator 1
 1813 1094 D7F8F030 	 ldr r3,[r7,#240]
 1814 1098 3B67     	 str r3,[r7,#112]
 1815 109a D7F8F430 	 ldr r3,[r7,#244]
 1816 109e 83F00043 	 eor r3,r3,#-2147483648
 1817 10a2 7B67     	 str r3,[r7,#116]
 1818 10a4 D7E91C01 	 ldrd r0,[r7,#112]
 1819 10a8 FFF7FEFF 	 bl __aeabi_d2uiz
 1820 10ac 0346     	 mov r3,r0
 1821 10ae 9BB2     	 uxth r3,r3
 446:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1822              	 .loc 1 446 0 discriminator 1
 1823 10b0 5B42     	 negs r3,r3
 1824 10b2 9BB2     	 uxth r3,r3
 1825 10b4 05E0     	 b .L118
 1826              	.L273:
 446:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1827              	 .loc 1 446 0 is_stmt 0 discriminator 2
 1828 10b6 D7E93C01 	 ldrd r0,[r7,#240]
 1829 10ba FFF7FEFF 	 bl __aeabi_d2uiz
 1830 10be 0346     	 mov r3,r0
 1831 10c0 9BB2     	 uxth r3,r3
 1832              	.L118:
 446:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1833              	 .loc 1 446 0 discriminator 4
 1834 10c2 704A     	 ldr r2,.L304
 1835 10c4 A2F80437 	 strh r3,[r2,#1796]
 448:../Simulink/Subsystem_OutputData.c **** 
 449:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S88>/Data Type Conversion10' */
 450:../Simulink/Subsystem_OutputData.c **** 
 451:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write' */
 452:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_FL = VCU_B.DataTypeConversion10_m;
 1836              	 .loc 1 452 0 is_stmt 1 discriminator 4
 1837 10c8 6E4B     	 ldr r3,.L304
 1838 10ca B3F80437 	 ldrh r3,[r3,#1796]
 1839 10ce 6E4A     	 ldr r2,.L304+4
 1840 10d0 A2F8CC30 	 strh r3,[r2,#204]
 453:../Simulink/Subsystem_OutputData.c **** 
 454:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S89>/Factor' */
 455:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_i = 10.0 * VCU_B.Saturation1_n;
 1841              	 .loc 1 455 0 discriminator 4
 1842 10d4 6B4B     	 ldr r3,.L304
 1843 10d6 03F5D163 	 add r3,r3,#1672
 1844 10da D3E90023 	 ldrd r2,[r3]
 1845 10de 1046     	 mov r0,r2
 1846 10e0 1946     	 mov r1,r3
 1847 10e2 4FF00002 	 mov r2,#0
 1848 10e6 694B     	 ldr r3,.L304+8
 1849 10e8 FFF7FEFF 	 bl __aeabi_dmul
 1850 10ec 0246     	 mov r2,r0
 1851 10ee 0B46     	 mov r3,r1
 1852 10f0 1046     	 mov r0,r2
 1853 10f2 1946     	 mov r1,r3
 1854 10f4 634B     	 ldr r3,.L304
 1855 10f6 03F58263 	 add r3,r3,#1040
 1856 10fa C3E90001 	 strd r0,[r3]
 456:../Simulink/Subsystem_OutputData.c **** 
 457:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S89>/Add1' */
 458:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_bqm = VCU_B.Factor_i;
 1857              	 .loc 1 458 0 discriminator 4
 1858 10fe 614B     	 ldr r3,.L304
 1859 1100 03F58263 	 add r3,r3,#1040
 1860 1104 D3E90001 	 ldrd r0,[r3]
 1861 1108 5E4B     	 ldr r3,.L304
 1862 110a 03F58363 	 add r3,r3,#1048
 1863 110e C3E90001 	 strd r0,[r3]
 459:../Simulink/Subsystem_OutputData.c **** 
 460:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S89>/Data Type Conversion10' */
 461:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_bqm);
 1864              	 .loc 1 461 0 discriminator 4
 1865 1112 5C4B     	 ldr r3,.L304
 1866 1114 03F58363 	 add r3,r3,#1048
 1867 1118 D3E90023 	 ldrd r2,[r3]
 1868 111c 1046     	 mov r0,r2
 1869 111e 1946     	 mov r1,r3
 1870 1120 FFF7FEFF 	 bl floor
 1871 1124 C7E93C01 	 strd r0,[r7,#240]
 462:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1872              	 .loc 1 462 0 discriminator 4
 1873 1128 D7E93C01 	 ldrd r0,[r7,#240]
 1874 112c FFF7FEFF 	 bl rtIsNaN
 1875 1130 0346     	 mov r3,r0
 1876 1132 002B     	 cmp r3,#0
 1877 1134 06D1     	 bne .L119
 1878              	 .loc 1 462 0 is_stmt 0 discriminator 1
 1879 1136 D7E93C01 	 ldrd r0,[r7,#240]
 1880 113a FFF7FEFF 	 bl rtIsInf
 1881 113e 0346     	 mov r3,r0
 1882 1140 002B     	 cmp r3,#0
 1883 1142 06D0     	 beq .L120
 1884              	.L119:
 463:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1885              	 .loc 1 463 0 is_stmt 1
 1886 1144 4FF00002 	 mov r2,#0
 1887 1148 4FF00003 	 mov r3,#0
 1888 114c C7E93C23 	 strd r2,[r7,#240]
 1889 1150 08E0     	 b .L121
 1890              	.L120:
 464:../Simulink/Subsystem_OutputData.c ****   } else {
 465:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1891              	 .loc 1 465 0
 1892 1152 D7E93C01 	 ldrd r0,[r7,#240]
 1893 1156 4FF00002 	 mov r2,#0
 1894 115a 4D4B     	 ldr r3,.L304+12
 1895 115c FFF7FEFF 	 bl fmod
 1896 1160 C7E93C01 	 strd r0,[r7,#240]
 1897              	.L121:
 466:../Simulink/Subsystem_OutputData.c ****   }
 467:../Simulink/Subsystem_OutputData.c **** 
 468:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_f = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1898              	 .loc 1 468 0
 1899 1164 D7E93C01 	 ldrd r0,[r7,#240]
 1900 1168 4FF00002 	 mov r2,#0
 1901 116c 4FF00003 	 mov r3,#0
 1902 1170 FFF7FEFF 	 bl __aeabi_dcmplt
 1903 1174 0346     	 mov r3,r0
 1904 1176 002B     	 cmp r3,#0
 1905 1178 10D0     	 beq .L274
 469:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1906              	 .loc 1 469 0 discriminator 1
 1907 117a D7F8F030 	 ldr r3,[r7,#240]
 1908 117e BB66     	 str r3,[r7,#104]
 1909 1180 D7F8F430 	 ldr r3,[r7,#244]
 1910 1184 83F00043 	 eor r3,r3,#-2147483648
 1911 1188 FB66     	 str r3,[r7,#108]
 1912 118a D7E91A01 	 ldrd r0,[r7,#104]
 1913 118e FFF7FEFF 	 bl __aeabi_d2uiz
 1914 1192 0346     	 mov r3,r0
 1915 1194 9BB2     	 uxth r3,r3
 468:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1916              	 .loc 1 468 0 discriminator 1
 1917 1196 5B42     	 negs r3,r3
 1918 1198 9BB2     	 uxth r3,r3
 1919 119a 05E0     	 b .L124
 1920              	.L274:
 468:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1921              	 .loc 1 468 0 is_stmt 0 discriminator 2
 1922 119c D7E93C01 	 ldrd r0,[r7,#240]
 1923 11a0 FFF7FEFF 	 bl __aeabi_d2uiz
 1924 11a4 0346     	 mov r3,r0
 1925 11a6 9BB2     	 uxth r3,r3
 1926              	.L124:
 468:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 1927              	 .loc 1 468 0 discriminator 4
 1928 11a8 364A     	 ldr r2,.L304
 1929 11aa A2F80637 	 strh r3,[r2,#1798]
 470:../Simulink/Subsystem_OutputData.c **** 
 471:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S89>/Data Type Conversion10' */
 472:../Simulink/Subsystem_OutputData.c **** 
 473:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write1' */
 474:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_FR = VCU_B.DataTypeConversion10_f;
 1930              	 .loc 1 474 0 is_stmt 1 discriminator 4
 1931 11ae 354B     	 ldr r3,.L304
 1932 11b0 B3F80637 	 ldrh r3,[r3,#1798]
 1933 11b4 344A     	 ldr r2,.L304+4
 1934 11b6 A2F8CE30 	 strh r3,[r2,#206]
 475:../Simulink/Subsystem_OutputData.c **** 
 476:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S90>/Factor' */
 477:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_jn = 10.0 * VCU_B.Saturation1_o;
 1935              	 .loc 1 477 0 discriminator 4
 1936 11ba 324B     	 ldr r3,.L304
 1937 11bc 03F5D563 	 add r3,r3,#1704
 1938 11c0 D3E90023 	 ldrd r2,[r3]
 1939 11c4 1046     	 mov r0,r2
 1940 11c6 1946     	 mov r1,r3
 1941 11c8 4FF00002 	 mov r2,#0
 1942 11cc 2F4B     	 ldr r3,.L304+8
 1943 11ce FFF7FEFF 	 bl __aeabi_dmul
 1944 11d2 0246     	 mov r2,r0
 1945 11d4 0B46     	 mov r3,r1
 1946 11d6 1046     	 mov r0,r2
 1947 11d8 1946     	 mov r1,r3
 1948 11da 2A4B     	 ldr r3,.L304
 1949 11dc 03F58463 	 add r3,r3,#1056
 1950 11e0 C3E90001 	 strd r0,[r3]
 478:../Simulink/Subsystem_OutputData.c **** 
 479:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S90>/Add1' */
 480:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_iv = VCU_B.Factor_jn;
 1951              	 .loc 1 480 0 discriminator 4
 1952 11e4 274B     	 ldr r3,.L304
 1953 11e6 03F58463 	 add r3,r3,#1056
 1954 11ea D3E90001 	 ldrd r0,[r3]
 1955 11ee 254B     	 ldr r3,.L304
 1956 11f0 03F58563 	 add r3,r3,#1064
 1957 11f4 C3E90001 	 strd r0,[r3]
 481:../Simulink/Subsystem_OutputData.c **** 
 482:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S90>/Data Type Conversion10' */
 483:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_iv);
 1958              	 .loc 1 483 0 discriminator 4
 1959 11f8 224B     	 ldr r3,.L304
 1960 11fa 03F58563 	 add r3,r3,#1064
 1961 11fe D3E90023 	 ldrd r2,[r3]
 1962 1202 1046     	 mov r0,r2
 1963 1204 1946     	 mov r1,r3
 1964 1206 FFF7FEFF 	 bl floor
 1965 120a C7E93C01 	 strd r0,[r7,#240]
 484:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 1966              	 .loc 1 484 0 discriminator 4
 1967 120e D7E93C01 	 ldrd r0,[r7,#240]
 1968 1212 FFF7FEFF 	 bl rtIsNaN
 1969 1216 0346     	 mov r3,r0
 1970 1218 002B     	 cmp r3,#0
 1971 121a 06D1     	 bne .L125
 1972              	 .loc 1 484 0 is_stmt 0 discriminator 1
 1973 121c D7E93C01 	 ldrd r0,[r7,#240]
 1974 1220 FFF7FEFF 	 bl rtIsInf
 1975 1224 0346     	 mov r3,r0
 1976 1226 002B     	 cmp r3,#0
 1977 1228 06D0     	 beq .L126
 1978              	.L125:
 485:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 1979              	 .loc 1 485 0 is_stmt 1
 1980 122a 4FF00002 	 mov r2,#0
 1981 122e 4FF00003 	 mov r3,#0
 1982 1232 C7E93C23 	 strd r2,[r7,#240]
 1983 1236 08E0     	 b .L127
 1984              	.L126:
 486:../Simulink/Subsystem_OutputData.c ****   } else {
 487:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 1985              	 .loc 1 487 0
 1986 1238 D7E93C01 	 ldrd r0,[r7,#240]
 1987 123c 4FF00002 	 mov r2,#0
 1988 1240 134B     	 ldr r3,.L304+12
 1989 1242 FFF7FEFF 	 bl fmod
 1990 1246 C7E93C01 	 strd r0,[r7,#240]
 1991              	.L127:
 488:../Simulink/Subsystem_OutputData.c ****   }
 489:../Simulink/Subsystem_OutputData.c **** 
 490:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_a = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 1992              	 .loc 1 490 0
 1993 124a D7E93C01 	 ldrd r0,[r7,#240]
 1994 124e 4FF00002 	 mov r2,#0
 1995 1252 4FF00003 	 mov r3,#0
 1996 1256 FFF7FEFF 	 bl __aeabi_dcmplt
 1997 125a 0346     	 mov r3,r0
 1998 125c 002B     	 cmp r3,#0
 1999 125e 19D0     	 beq .L275
 491:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2000              	 .loc 1 491 0 discriminator 1
 2001 1260 D7F8F030 	 ldr r3,[r7,#240]
 2002 1264 3B66     	 str r3,[r7,#96]
 2003 1266 D7F8F430 	 ldr r3,[r7,#244]
 2004 126a 83F00043 	 eor r3,r3,#-2147483648
 2005 126e 7B66     	 str r3,[r7,#100]
 2006 1270 D7E91801 	 ldrd r0,[r7,#96]
 2007 1274 FFF7FEFF 	 bl __aeabi_d2uiz
 2008 1278 0346     	 mov r3,r0
 2009 127a 9BB2     	 uxth r3,r3
 490:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2010              	 .loc 1 490 0 discriminator 1
 2011 127c 5B42     	 negs r3,r3
 2012 127e 9BB2     	 uxth r3,r3
 2013 1280 0EE0     	 b .L130
 2014              	.L305:
 2015 1282 00BF     	 .align 2
 2016              	.L304:
 2017 1284 00000000 	 .word VCU_B
 2018 1288 00000000 	 .word VCU_DW
 2019 128c 00002440 	 .word 1076101120
 2020 1290 0000F040 	 .word 1089470464
 2021              	.L275:
 490:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2022              	 .loc 1 490 0 is_stmt 0 discriminator 2
 2023 1294 D7E93C01 	 ldrd r0,[r7,#240]
 2024 1298 FFF7FEFF 	 bl __aeabi_d2uiz
 2025 129c 0346     	 mov r3,r0
 2026 129e 9BB2     	 uxth r3,r3
 2027              	.L130:
 490:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2028              	 .loc 1 490 0 discriminator 4
 2029 12a0 AB4A     	 ldr r2,.L306+8
 2030 12a2 A2F80837 	 strh r3,[r2,#1800]
 492:../Simulink/Subsystem_OutputData.c **** 
 493:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S90>/Data Type Conversion10' */
 494:../Simulink/Subsystem_OutputData.c **** 
 495:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write2' */
 496:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_RL = VCU_B.DataTypeConversion10_a;
 2031              	 .loc 1 496 0 is_stmt 1 discriminator 4
 2032 12a6 AA4B     	 ldr r3,.L306+8
 2033 12a8 B3F80837 	 ldrh r3,[r3,#1800]
 2034 12ac A94A     	 ldr r2,.L306+12
 2035 12ae A2F8D030 	 strh r3,[r2,#208]
 497:../Simulink/Subsystem_OutputData.c **** 
 498:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S91>/Factor' */
 499:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_h0 = 10.0 * VCU_B.Saturation1_h;
 2036              	 .loc 1 499 0 discriminator 4
 2037 12b2 A74B     	 ldr r3,.L306+8
 2038 12b4 03F5D963 	 add r3,r3,#1736
 2039 12b8 D3E90023 	 ldrd r2,[r3]
 2040 12bc 1046     	 mov r0,r2
 2041 12be 1946     	 mov r1,r3
 2042 12c0 4FF00002 	 mov r2,#0
 2043 12c4 A44B     	 ldr r3,.L306+16
 2044 12c6 FFF7FEFF 	 bl __aeabi_dmul
 2045 12ca 0246     	 mov r2,r0
 2046 12cc 0B46     	 mov r3,r1
 2047 12ce 1046     	 mov r0,r2
 2048 12d0 1946     	 mov r1,r3
 2049 12d2 9F4B     	 ldr r3,.L306+8
 2050 12d4 03F58663 	 add r3,r3,#1072
 2051 12d8 C3E90001 	 strd r0,[r3]
 500:../Simulink/Subsystem_OutputData.c **** 
 501:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S91>/Add1' */
 502:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_i1 = VCU_B.Factor_h0;
 2052              	 .loc 1 502 0 discriminator 4
 2053 12dc 9C4B     	 ldr r3,.L306+8
 2054 12de 03F58663 	 add r3,r3,#1072
 2055 12e2 D3E90001 	 ldrd r0,[r3]
 2056 12e6 9A4B     	 ldr r3,.L306+8
 2057 12e8 03F58763 	 add r3,r3,#1080
 2058 12ec C3E90001 	 strd r0,[r3]
 503:../Simulink/Subsystem_OutputData.c **** 
 504:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S91>/Data Type Conversion10' */
 505:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_i1);
 2059              	 .loc 1 505 0 discriminator 4
 2060 12f0 974B     	 ldr r3,.L306+8
 2061 12f2 03F58763 	 add r3,r3,#1080
 2062 12f6 D3E90023 	 ldrd r2,[r3]
 2063 12fa 1046     	 mov r0,r2
 2064 12fc 1946     	 mov r1,r3
 2065 12fe FFF7FEFF 	 bl floor
 2066 1302 C7E93C01 	 strd r0,[r7,#240]
 506:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2067              	 .loc 1 506 0 discriminator 4
 2068 1306 D7E93C01 	 ldrd r0,[r7,#240]
 2069 130a FFF7FEFF 	 bl rtIsNaN
 2070 130e 0346     	 mov r3,r0
 2071 1310 002B     	 cmp r3,#0
 2072 1312 06D1     	 bne .L131
 2073              	 .loc 1 506 0 is_stmt 0 discriminator 1
 2074 1314 D7E93C01 	 ldrd r0,[r7,#240]
 2075 1318 FFF7FEFF 	 bl rtIsInf
 2076 131c 0346     	 mov r3,r0
 2077 131e 002B     	 cmp r3,#0
 2078 1320 06D0     	 beq .L132
 2079              	.L131:
 507:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2080              	 .loc 1 507 0 is_stmt 1
 2081 1322 4FF00002 	 mov r2,#0
 2082 1326 4FF00003 	 mov r3,#0
 2083 132a C7E93C23 	 strd r2,[r7,#240]
 2084 132e 08E0     	 b .L133
 2085              	.L132:
 508:../Simulink/Subsystem_OutputData.c ****   } else {
 509:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 2086              	 .loc 1 509 0
 2087 1330 D7E93C01 	 ldrd r0,[r7,#240]
 2088 1334 4FF00002 	 mov r2,#0
 2089 1338 884B     	 ldr r3,.L306+20
 2090 133a FFF7FEFF 	 bl fmod
 2091 133e C7E93C01 	 strd r0,[r7,#240]
 2092              	.L133:
 510:../Simulink/Subsystem_OutputData.c ****   }
 511:../Simulink/Subsystem_OutputData.c **** 
 512:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_n = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)
 2093              	 .loc 1 512 0
 2094 1342 D7E93C01 	 ldrd r0,[r7,#240]
 2095 1346 4FF00002 	 mov r2,#0
 2096 134a 4FF00003 	 mov r3,#0
 2097 134e FFF7FEFF 	 bl __aeabi_dcmplt
 2098 1352 0346     	 mov r3,r0
 2099 1354 002B     	 cmp r3,#0
 2100 1356 10D0     	 beq .L276
 513:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2101              	 .loc 1 513 0 discriminator 1
 2102 1358 D7F8F030 	 ldr r3,[r7,#240]
 2103 135c BB65     	 str r3,[r7,#88]
 2104 135e D7F8F430 	 ldr r3,[r7,#244]
 2105 1362 83F00043 	 eor r3,r3,#-2147483648
 2106 1366 FB65     	 str r3,[r7,#92]
 2107 1368 D7E91601 	 ldrd r0,[r7,#88]
 2108 136c FFF7FEFF 	 bl __aeabi_d2uiz
 2109 1370 0346     	 mov r3,r0
 2110 1372 9BB2     	 uxth r3,r3
 512:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2111              	 .loc 1 512 0 discriminator 1
 2112 1374 5B42     	 negs r3,r3
 2113 1376 9BB2     	 uxth r3,r3
 2114 1378 05E0     	 b .L136
 2115              	.L276:
 512:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2116              	 .loc 1 512 0 is_stmt 0 discriminator 2
 2117 137a D7E93C01 	 ldrd r0,[r7,#240]
 2118 137e FFF7FEFF 	 bl __aeabi_d2uiz
 2119 1382 0346     	 mov r3,r0
 2120 1384 9BB2     	 uxth r3,r3
 2121              	.L136:
 512:../Simulink/Subsystem_OutputData.c ****     -(int16_T)(uint16_T)-tmp : (int32_T)(uint16_T)tmp);
 2122              	 .loc 1 512 0 discriminator 4
 2123 1386 724A     	 ldr r2,.L306+8
 2124 1388 A2F80A37 	 strh r3,[r2,#1802]
 514:../Simulink/Subsystem_OutputData.c **** 
 515:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S91>/Data Type Conversion10' */
 516:../Simulink/Subsystem_OutputData.c **** 
 517:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S67>/Data Store Write3' */
 518:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_f_RR = VCU_B.DataTypeConversion10_n;
 2125              	 .loc 1 518 0 is_stmt 1 discriminator 4
 2126 138c 704B     	 ldr r3,.L306+8
 2127 138e B3F80A37 	 ldrh r3,[r3,#1802]
 2128 1392 704A     	 ldr r2,.L306+12
 2129 1394 A2F8D230 	 strh r3,[r2,#210]
 519:../Simulink/Subsystem_OutputData.c **** 
 520:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S92>/Factor' */
 521:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_dd = 1.3 * VCU_B.x_RH_RL;
 2130              	 .loc 1 521 0 discriminator 4
 2131 1398 6D4B     	 ldr r3,.L306+8
 2132 139a 03F5BA63 	 add r3,r3,#1488
 2133 139e D3E90023 	 ldrd r2,[r3]
 2134 13a2 1046     	 mov r0,r2
 2135 13a4 1946     	 mov r1,r3
 2136 13a6 68A3     	 adr r3,.L306
 2137 13a8 D3E90023 	 ldrd r2,[r3]
 2138 13ac FFF7FEFF 	 bl __aeabi_dmul
 2139 13b0 0246     	 mov r2,r0
 2140 13b2 0B46     	 mov r3,r1
 2141 13b4 1046     	 mov r0,r2
 2142 13b6 1946     	 mov r1,r3
 2143 13b8 654B     	 ldr r3,.L306+8
 2144 13ba 03F58863 	 add r3,r3,#1088
 2145 13be C3E90001 	 strd r0,[r3]
 522:../Simulink/Subsystem_OutputData.c **** 
 523:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S92>/Add1' */
 524:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ai = VCU_B.Factor_dd;
 2146              	 .loc 1 524 0 discriminator 4
 2147 13c2 634B     	 ldr r3,.L306+8
 2148 13c4 03F58863 	 add r3,r3,#1088
 2149 13c8 D3E90001 	 ldrd r0,[r3]
 2150 13cc 604B     	 ldr r3,.L306+8
 2151 13ce 03F58963 	 add r3,r3,#1096
 2152 13d2 C3E90001 	 strd r0,[r3]
 525:../Simulink/Subsystem_OutputData.c **** 
 526:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S92>/Data Type Conversion10' */
 527:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ai);
 2153              	 .loc 1 527 0 discriminator 4
 2154 13d6 5E4B     	 ldr r3,.L306+8
 2155 13d8 03F58963 	 add r3,r3,#1096
 2156 13dc D3E90023 	 ldrd r2,[r3]
 2157 13e0 1046     	 mov r0,r2
 2158 13e2 1946     	 mov r1,r3
 2159 13e4 FFF7FEFF 	 bl floor
 2160 13e8 C7E93C01 	 strd r0,[r7,#240]
 528:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2161              	 .loc 1 528 0 discriminator 4
 2162 13ec D7E93C01 	 ldrd r0,[r7,#240]
 2163 13f0 FFF7FEFF 	 bl rtIsNaN
 2164 13f4 0346     	 mov r3,r0
 2165 13f6 002B     	 cmp r3,#0
 2166 13f8 06D1     	 bne .L137
 2167              	 .loc 1 528 0 is_stmt 0 discriminator 1
 2168 13fa D7E93C01 	 ldrd r0,[r7,#240]
 2169 13fe FFF7FEFF 	 bl rtIsInf
 2170 1402 0346     	 mov r3,r0
 2171 1404 002B     	 cmp r3,#0
 2172 1406 06D0     	 beq .L138
 2173              	.L137:
 529:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2174              	 .loc 1 529 0 is_stmt 1
 2175 1408 4FF00002 	 mov r2,#0
 2176 140c 4FF00003 	 mov r3,#0
 2177 1410 C7E93C23 	 strd r2,[r7,#240]
 2178 1414 08E0     	 b .L139
 2179              	.L138:
 530:../Simulink/Subsystem_OutputData.c ****   } else {
 531:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2180              	 .loc 1 531 0
 2181 1416 D7E93C01 	 ldrd r0,[r7,#240]
 2182 141a 4FF00002 	 mov r2,#0
 2183 141e 504B     	 ldr r3,.L306+24
 2184 1420 FFF7FEFF 	 bl fmod
 2185 1424 C7E93C01 	 strd r0,[r7,#240]
 2186              	.L139:
 532:../Simulink/Subsystem_OutputData.c ****   }
 533:../Simulink/Subsystem_OutputData.c **** 
 534:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_px = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2187              	 .loc 1 534 0
 2188 1428 D7E93C01 	 ldrd r0,[r7,#240]
 2189 142c 4FF00002 	 mov r2,#0
 2190 1430 4FF00003 	 mov r3,#0
 2191 1434 FFF7FEFF 	 bl __aeabi_dcmplt
 2192 1438 0346     	 mov r3,r0
 2193 143a 002B     	 cmp r3,#0
 2194 143c 10D0     	 beq .L277
 535:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2195              	 .loc 1 535 0 discriminator 1
 2196 143e D7F8F030 	 ldr r3,[r7,#240]
 2197 1442 3B65     	 str r3,[r7,#80]
 2198 1444 D7F8F430 	 ldr r3,[r7,#244]
 2199 1448 83F00043 	 eor r3,r3,#-2147483648
 2200 144c 7B65     	 str r3,[r7,#84]
 2201 144e D7E91401 	 ldrd r0,[r7,#80]
 2202 1452 FFF7FEFF 	 bl __aeabi_d2uiz
 2203 1456 0346     	 mov r3,r0
 2204 1458 DBB2     	 uxtb r3,r3
 534:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2205              	 .loc 1 534 0 discriminator 1
 2206 145a 5B42     	 negs r3,r3
 2207 145c DBB2     	 uxtb r3,r3
 2208 145e 05E0     	 b .L142
 2209              	.L277:
 534:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2210              	 .loc 1 534 0 is_stmt 0 discriminator 2
 2211 1460 D7E93C01 	 ldrd r0,[r7,#240]
 2212 1464 FFF7FEFF 	 bl __aeabi_d2uiz
 2213 1468 0346     	 mov r3,r0
 2214 146a DBB2     	 uxtb r3,r3
 2215              	.L142:
 534:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2216              	 .loc 1 534 0 discriminator 4
 2217 146c 384A     	 ldr r2,.L306+8
 2218 146e 82F85037 	 strb r3,[r2,#1872]
 536:../Simulink/Subsystem_OutputData.c **** 
 537:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S92>/Data Type Conversion10' */
 538:../Simulink/Subsystem_OutputData.c **** 
 539:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write' */
 540:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_RL = VCU_B.DataTypeConversion10_px;
 2219              	 .loc 1 540 0 is_stmt 1 discriminator 4
 2220 1472 374B     	 ldr r3,.L306+8
 2221 1474 93F85037 	 ldrb r3,[r3,#1872]
 2222 1478 364A     	 ldr r2,.L306+12
 2223 147a 82F82831 	 strb r3,[r2,#296]
 541:../Simulink/Subsystem_OutputData.c **** 
 542:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S93>/Factor' */
 543:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_bc = 1.3 * VCU_B.x_RH_RR;
 2224              	 .loc 1 543 0 discriminator 4
 2225 147e 344B     	 ldr r3,.L306+8
 2226 1480 03F5BD63 	 add r3,r3,#1512
 2227 1484 D3E90023 	 ldrd r2,[r3]
 2228 1488 1046     	 mov r0,r2
 2229 148a 1946     	 mov r1,r3
 2230 148c 2EA3     	 adr r3,.L306
 2231 148e D3E90023 	 ldrd r2,[r3]
 2232 1492 FFF7FEFF 	 bl __aeabi_dmul
 2233 1496 0246     	 mov r2,r0
 2234 1498 0B46     	 mov r3,r1
 2235 149a 1046     	 mov r0,r2
 2236 149c 1946     	 mov r1,r3
 2237 149e 2C4B     	 ldr r3,.L306+8
 2238 14a0 03F58A63 	 add r3,r3,#1104
 2239 14a4 C3E90001 	 strd r0,[r3]
 544:../Simulink/Subsystem_OutputData.c **** 
 545:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S93>/Add1' */
 546:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_o = VCU_B.Factor_bc;
 2240              	 .loc 1 546 0 discriminator 4
 2241 14a8 294B     	 ldr r3,.L306+8
 2242 14aa 03F58A63 	 add r3,r3,#1104
 2243 14ae D3E90001 	 ldrd r0,[r3]
 2244 14b2 274B     	 ldr r3,.L306+8
 2245 14b4 03F58B63 	 add r3,r3,#1112
 2246 14b8 C3E90001 	 strd r0,[r3]
 547:../Simulink/Subsystem_OutputData.c **** 
 548:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S93>/Data Type Conversion10' */
 549:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_o);
 2247              	 .loc 1 549 0 discriminator 4
 2248 14bc 244B     	 ldr r3,.L306+8
 2249 14be 03F58B63 	 add r3,r3,#1112
 2250 14c2 D3E90023 	 ldrd r2,[r3]
 2251 14c6 1046     	 mov r0,r2
 2252 14c8 1946     	 mov r1,r3
 2253 14ca FFF7FEFF 	 bl floor
 2254 14ce C7E93C01 	 strd r0,[r7,#240]
 550:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2255              	 .loc 1 550 0 discriminator 4
 2256 14d2 D7E93C01 	 ldrd r0,[r7,#240]
 2257 14d6 FFF7FEFF 	 bl rtIsNaN
 2258 14da 0346     	 mov r3,r0
 2259 14dc 002B     	 cmp r3,#0
 2260 14de 06D1     	 bne .L143
 2261              	 .loc 1 550 0 is_stmt 0 discriminator 1
 2262 14e0 D7E93C01 	 ldrd r0,[r7,#240]
 2263 14e4 FFF7FEFF 	 bl rtIsInf
 2264 14e8 0346     	 mov r3,r0
 2265 14ea 002B     	 cmp r3,#0
 2266 14ec 06D0     	 beq .L144
 2267              	.L143:
 551:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2268              	 .loc 1 551 0 is_stmt 1
 2269 14ee 4FF00002 	 mov r2,#0
 2270 14f2 4FF00003 	 mov r3,#0
 2271 14f6 C7E93C23 	 strd r2,[r7,#240]
 2272 14fa 08E0     	 b .L145
 2273              	.L144:
 552:../Simulink/Subsystem_OutputData.c ****   } else {
 553:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2274              	 .loc 1 553 0
 2275 14fc D7E93C01 	 ldrd r0,[r7,#240]
 2276 1500 4FF00002 	 mov r2,#0
 2277 1504 164B     	 ldr r3,.L306+24
 2278 1506 FFF7FEFF 	 bl fmod
 2279 150a C7E93C01 	 strd r0,[r7,#240]
 2280              	.L145:
 554:../Simulink/Subsystem_OutputData.c ****   }
 555:../Simulink/Subsystem_OutputData.c **** 
 556:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_ab = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2281              	 .loc 1 556 0
 2282 150e D7E93C01 	 ldrd r0,[r7,#240]
 2283 1512 4FF00002 	 mov r2,#0
 2284 1516 4FF00003 	 mov r3,#0
 2285 151a FFF7FEFF 	 bl __aeabi_dcmplt
 2286 151e 0346     	 mov r3,r0
 2287 1520 002B     	 cmp r3,#0
 2288 1522 1FD0     	 beq .L278
 557:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2289              	 .loc 1 557 0 discriminator 1
 2290 1524 D7F8F030 	 ldr r3,[r7,#240]
 2291 1528 BB64     	 str r3,[r7,#72]
 2292 152a D7F8F430 	 ldr r3,[r7,#244]
 2293 152e 83F00043 	 eor r3,r3,#-2147483648
 2294 1532 FB64     	 str r3,[r7,#76]
 2295 1534 D7E91201 	 ldrd r0,[r7,#72]
 2296 1538 FFF7FEFF 	 bl __aeabi_d2uiz
 2297 153c 0346     	 mov r3,r0
 2298 153e DBB2     	 uxtb r3,r3
 556:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2299              	 .loc 1 556 0 discriminator 1
 2300 1540 5B42     	 negs r3,r3
 2301 1542 DBB2     	 uxtb r3,r3
 2302 1544 14E0     	 b .L148
 2303              	.L307:
 2304 1546 00BF     	 .align 3
 2305              	.L306:
 2306 1548 CDCCCCCC 	 .word -858993459
 2307 154c CCCCF43F 	 .word 1073007820
 2308 1550 00000000 	 .word VCU_B
 2309 1554 00000000 	 .word VCU_DW
 2310 1558 00002440 	 .word 1076101120
 2311 155c 0000F040 	 .word 1089470464
 2312 1560 00007040 	 .word 1081081856
 2313              	.L278:
 556:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2314              	 .loc 1 556 0 is_stmt 0 discriminator 2
 2315 1564 D7E93C01 	 ldrd r0,[r7,#240]
 2316 1568 FFF7FEFF 	 bl __aeabi_d2uiz
 2317 156c 0346     	 mov r3,r0
 2318 156e DBB2     	 uxtb r3,r3
 2319              	.L148:
 556:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2320              	 .loc 1 556 0 discriminator 4
 2321 1570 AB4A     	 ldr r2,.L308+8
 2322 1572 82F85137 	 strb r3,[r2,#1873]
 558:../Simulink/Subsystem_OutputData.c **** 
 559:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S93>/Data Type Conversion10' */
 560:../Simulink/Subsystem_OutputData.c **** 
 561:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write1' */
 562:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_RR = VCU_B.DataTypeConversion10_ab;
 2323              	 .loc 1 562 0 is_stmt 1 discriminator 4
 2324 1576 AA4B     	 ldr r3,.L308+8
 2325 1578 93F85137 	 ldrb r3,[r3,#1873]
 2326 157c A94A     	 ldr r2,.L308+12
 2327 157e 82F82931 	 strb r3,[r2,#297]
 563:../Simulink/Subsystem_OutputData.c **** 
 564:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S94>/Factor' */
 565:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_f = 1.3 * VCU_B.x_RH_F;
 2328              	 .loc 1 565 0 discriminator 4
 2329 1582 A74B     	 ldr r3,.L308+8
 2330 1584 03F5B763 	 add r3,r3,#1464
 2331 1588 D3E90023 	 ldrd r2,[r3]
 2332 158c 1046     	 mov r0,r2
 2333 158e 1946     	 mov r1,r3
 2334 1590 A1A3     	 adr r3,.L308
 2335 1592 D3E90023 	 ldrd r2,[r3]
 2336 1596 FFF7FEFF 	 bl __aeabi_dmul
 2337 159a 0246     	 mov r2,r0
 2338 159c 0B46     	 mov r3,r1
 2339 159e 1046     	 mov r0,r2
 2340 15a0 1946     	 mov r1,r3
 2341 15a2 9F4B     	 ldr r3,.L308+8
 2342 15a4 03F58C63 	 add r3,r3,#1120
 2343 15a8 C3E90001 	 strd r0,[r3]
 566:../Simulink/Subsystem_OutputData.c **** 
 567:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S94>/Add1' */
 568:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ge = VCU_B.Factor_f;
 2344              	 .loc 1 568 0 discriminator 4
 2345 15ac 9C4B     	 ldr r3,.L308+8
 2346 15ae 03F58C63 	 add r3,r3,#1120
 2347 15b2 D3E90001 	 ldrd r0,[r3]
 2348 15b6 9A4B     	 ldr r3,.L308+8
 2349 15b8 03F58D63 	 add r3,r3,#1128
 2350 15bc C3E90001 	 strd r0,[r3]
 569:../Simulink/Subsystem_OutputData.c **** 
 570:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S94>/Data Type Conversion10' */
 571:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ge);
 2351              	 .loc 1 571 0 discriminator 4
 2352 15c0 974B     	 ldr r3,.L308+8
 2353 15c2 03F58D63 	 add r3,r3,#1128
 2354 15c6 D3E90023 	 ldrd r2,[r3]
 2355 15ca 1046     	 mov r0,r2
 2356 15cc 1946     	 mov r1,r3
 2357 15ce FFF7FEFF 	 bl floor
 2358 15d2 C7E93C01 	 strd r0,[r7,#240]
 572:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2359              	 .loc 1 572 0 discriminator 4
 2360 15d6 D7E93C01 	 ldrd r0,[r7,#240]
 2361 15da FFF7FEFF 	 bl rtIsNaN
 2362 15de 0346     	 mov r3,r0
 2363 15e0 002B     	 cmp r3,#0
 2364 15e2 06D1     	 bne .L149
 2365              	 .loc 1 572 0 is_stmt 0 discriminator 1
 2366 15e4 D7E93C01 	 ldrd r0,[r7,#240]
 2367 15e8 FFF7FEFF 	 bl rtIsInf
 2368 15ec 0346     	 mov r3,r0
 2369 15ee 002B     	 cmp r3,#0
 2370 15f0 06D0     	 beq .L150
 2371              	.L149:
 573:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2372              	 .loc 1 573 0 is_stmt 1
 2373 15f2 4FF00002 	 mov r2,#0
 2374 15f6 4FF00003 	 mov r3,#0
 2375 15fa C7E93C23 	 strd r2,[r7,#240]
 2376 15fe 08E0     	 b .L151
 2377              	.L150:
 574:../Simulink/Subsystem_OutputData.c ****   } else {
 575:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2378              	 .loc 1 575 0
 2379 1600 D7E93C01 	 ldrd r0,[r7,#240]
 2380 1604 4FF00002 	 mov r2,#0
 2381 1608 874B     	 ldr r3,.L308+16
 2382 160a FFF7FEFF 	 bl fmod
 2383 160e C7E93C01 	 strd r0,[r7,#240]
 2384              	.L151:
 576:../Simulink/Subsystem_OutputData.c ****   }
 577:../Simulink/Subsystem_OutputData.c **** 
 578:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_e = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2385              	 .loc 1 578 0
 2386 1612 D7E93C01 	 ldrd r0,[r7,#240]
 2387 1616 4FF00002 	 mov r2,#0
 2388 161a 4FF00003 	 mov r3,#0
 2389 161e FFF7FEFF 	 bl __aeabi_dcmplt
 2390 1622 0346     	 mov r3,r0
 2391 1624 002B     	 cmp r3,#0
 2392 1626 10D0     	 beq .L279
 579:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2393              	 .loc 1 579 0 discriminator 1
 2394 1628 D7F8F030 	 ldr r3,[r7,#240]
 2395 162c 3B64     	 str r3,[r7,#64]
 2396 162e D7F8F430 	 ldr r3,[r7,#244]
 2397 1632 83F00043 	 eor r3,r3,#-2147483648
 2398 1636 7B64     	 str r3,[r7,#68]
 2399 1638 D7E91001 	 ldrd r0,[r7,#64]
 2400 163c FFF7FEFF 	 bl __aeabi_d2uiz
 2401 1640 0346     	 mov r3,r0
 2402 1642 DBB2     	 uxtb r3,r3
 578:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2403              	 .loc 1 578 0 discriminator 1
 2404 1644 5B42     	 negs r3,r3
 2405 1646 DBB2     	 uxtb r3,r3
 2406 1648 05E0     	 b .L154
 2407              	.L279:
 578:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2408              	 .loc 1 578 0 is_stmt 0 discriminator 2
 2409 164a D7E93C01 	 ldrd r0,[r7,#240]
 2410 164e FFF7FEFF 	 bl __aeabi_d2uiz
 2411 1652 0346     	 mov r3,r0
 2412 1654 DBB2     	 uxtb r3,r3
 2413              	.L154:
 578:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2414              	 .loc 1 578 0 discriminator 4
 2415 1656 724A     	 ldr r2,.L308+8
 2416 1658 82F85237 	 strb r3,[r2,#1874]
 580:../Simulink/Subsystem_OutputData.c **** 
 581:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S94>/Data Type Conversion10' */
 582:../Simulink/Subsystem_OutputData.c **** 
 583:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write2' */
 584:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_RH_F = VCU_B.DataTypeConversion10_e;
 2417              	 .loc 1 584 0 is_stmt 1 discriminator 4
 2418 165c 704B     	 ldr r3,.L308+8
 2419 165e 93F85237 	 ldrb r3,[r3,#1874]
 2420 1662 704A     	 ldr r2,.L308+12
 2421 1664 82F82A31 	 strb r3,[r2,#298]
 585:../Simulink/Subsystem_OutputData.c **** 
 586:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S95>/Factor' */
 587:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_o = 10.0 * VCU_B.x_clutch_b;
 2422              	 .loc 1 587 0 discriminator 4
 2423 1668 6D4B     	 ldr r3,.L308+8
 2424 166a 03F5C163 	 add r3,r3,#1544
 2425 166e D3E90023 	 ldrd r2,[r3]
 2426 1672 1046     	 mov r0,r2
 2427 1674 1946     	 mov r1,r3
 2428 1676 4FF00002 	 mov r2,#0
 2429 167a 6C4B     	 ldr r3,.L308+20
 2430 167c FFF7FEFF 	 bl __aeabi_dmul
 2431 1680 0246     	 mov r2,r0
 2432 1682 0B46     	 mov r3,r1
 2433 1684 1046     	 mov r0,r2
 2434 1686 1946     	 mov r1,r3
 2435 1688 654B     	 ldr r3,.L308+8
 2436 168a 03F58E63 	 add r3,r3,#1136
 2437 168e C3E90001 	 strd r0,[r3]
 588:../Simulink/Subsystem_OutputData.c **** 
 589:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S95>/Add1' */
 590:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_id = VCU_B.Factor_o;
 2438              	 .loc 1 590 0 discriminator 4
 2439 1692 634B     	 ldr r3,.L308+8
 2440 1694 03F58E63 	 add r3,r3,#1136
 2441 1698 D3E90001 	 ldrd r0,[r3]
 2442 169c 604B     	 ldr r3,.L308+8
 2443 169e 03F58F63 	 add r3,r3,#1144
 2444 16a2 C3E90001 	 strd r0,[r3]
 591:../Simulink/Subsystem_OutputData.c **** 
 592:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S95>/Data Type Conversion10' */
 593:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_id);
 2445              	 .loc 1 593 0 discriminator 4
 2446 16a6 5E4B     	 ldr r3,.L308+8
 2447 16a8 03F58F63 	 add r3,r3,#1144
 2448 16ac D3E90023 	 ldrd r2,[r3]
 2449 16b0 1046     	 mov r0,r2
 2450 16b2 1946     	 mov r1,r3
 2451 16b4 FFF7FEFF 	 bl floor
 2452 16b8 C7E93C01 	 strd r0,[r7,#240]
 594:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2453              	 .loc 1 594 0 discriminator 4
 2454 16bc D7E93C01 	 ldrd r0,[r7,#240]
 2455 16c0 FFF7FEFF 	 bl rtIsNaN
 2456 16c4 0346     	 mov r3,r0
 2457 16c6 002B     	 cmp r3,#0
 2458 16c8 06D1     	 bne .L155
 2459              	 .loc 1 594 0 is_stmt 0 discriminator 1
 2460 16ca D7E93C01 	 ldrd r0,[r7,#240]
 2461 16ce FFF7FEFF 	 bl rtIsInf
 2462 16d2 0346     	 mov r3,r0
 2463 16d4 002B     	 cmp r3,#0
 2464 16d6 06D0     	 beq .L156
 2465              	.L155:
 595:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2466              	 .loc 1 595 0 is_stmt 1
 2467 16d8 4FF00002 	 mov r2,#0
 2468 16dc 4FF00003 	 mov r3,#0
 2469 16e0 C7E93C23 	 strd r2,[r7,#240]
 2470 16e4 08E0     	 b .L157
 2471              	.L156:
 596:../Simulink/Subsystem_OutputData.c ****   } else {
 597:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2472              	 .loc 1 597 0
 2473 16e6 D7E93C01 	 ldrd r0,[r7,#240]
 2474 16ea 4FF00002 	 mov r2,#0
 2475 16ee 4E4B     	 ldr r3,.L308+16
 2476 16f0 FFF7FEFF 	 bl fmod
 2477 16f4 C7E93C01 	 strd r0,[r7,#240]
 2478              	.L157:
 598:../Simulink/Subsystem_OutputData.c ****   }
 599:../Simulink/Subsystem_OutputData.c **** 
 600:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_g = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2479              	 .loc 1 600 0
 2480 16f8 D7E93C01 	 ldrd r0,[r7,#240]
 2481 16fc 4FF00002 	 mov r2,#0
 2482 1700 4FF00003 	 mov r3,#0
 2483 1704 FFF7FEFF 	 bl __aeabi_dcmplt
 2484 1708 0346     	 mov r3,r0
 2485 170a 002B     	 cmp r3,#0
 2486 170c 10D0     	 beq .L280
 601:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2487              	 .loc 1 601 0 discriminator 1
 2488 170e D7F8F030 	 ldr r3,[r7,#240]
 2489 1712 BB63     	 str r3,[r7,#56]
 2490 1714 D7F8F430 	 ldr r3,[r7,#244]
 2491 1718 83F00043 	 eor r3,r3,#-2147483648
 2492 171c FB63     	 str r3,[r7,#60]
 2493 171e D7E90E01 	 ldrd r0,[r7,#56]
 2494 1722 FFF7FEFF 	 bl __aeabi_d2uiz
 2495 1726 0346     	 mov r3,r0
 2496 1728 DBB2     	 uxtb r3,r3
 600:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2497              	 .loc 1 600 0 discriminator 1
 2498 172a 5B42     	 negs r3,r3
 2499 172c DBB2     	 uxtb r3,r3
 2500 172e 05E0     	 b .L160
 2501              	.L280:
 600:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2502              	 .loc 1 600 0 is_stmt 0 discriminator 2
 2503 1730 D7E93C01 	 ldrd r0,[r7,#240]
 2504 1734 FFF7FEFF 	 bl __aeabi_d2uiz
 2505 1738 0346     	 mov r3,r0
 2506 173a DBB2     	 uxtb r3,r3
 2507              	.L160:
 600:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2508              	 .loc 1 600 0 discriminator 4
 2509 173c 384A     	 ldr r2,.L308+8
 2510 173e 82F85337 	 strb r3,[r2,#1875]
 602:../Simulink/Subsystem_OutputData.c **** 
 603:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S95>/Data Type Conversion10' */
 604:../Simulink/Subsystem_OutputData.c **** 
 605:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write3' */
 606:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch = VCU_B.DataTypeConversion10_g;
 2511              	 .loc 1 606 0 is_stmt 1 discriminator 4
 2512 1742 374B     	 ldr r3,.L308+8
 2513 1744 93F85337 	 ldrb r3,[r3,#1875]
 2514 1748 364A     	 ldr r2,.L308+12
 2515 174a 82F82B31 	 strb r3,[r2,#299]
 607:../Simulink/Subsystem_OutputData.c **** 
 608:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S96>/Factor' */
 609:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_k = 10.0 * VCU_B.x_clutch_STW;
 2516              	 .loc 1 609 0 discriminator 4
 2517 174e 344B     	 ldr r3,.L308+8
 2518 1750 03F5B063 	 add r3,r3,#1408
 2519 1754 D3E90023 	 ldrd r2,[r3]
 2520 1758 1046     	 mov r0,r2
 2521 175a 1946     	 mov r1,r3
 2522 175c 4FF00002 	 mov r2,#0
 2523 1760 324B     	 ldr r3,.L308+20
 2524 1762 FFF7FEFF 	 bl __aeabi_dmul
 2525 1766 0246     	 mov r2,r0
 2526 1768 0B46     	 mov r3,r1
 2527 176a 1046     	 mov r0,r2
 2528 176c 1946     	 mov r1,r3
 2529 176e 2C4B     	 ldr r3,.L308+8
 2530 1770 03F59063 	 add r3,r3,#1152
 2531 1774 C3E90001 	 strd r0,[r3]
 610:../Simulink/Subsystem_OutputData.c **** 
 611:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S96>/Add1' */
 612:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_d = VCU_B.Factor_k;
 2532              	 .loc 1 612 0 discriminator 4
 2533 1778 294B     	 ldr r3,.L308+8
 2534 177a 03F59063 	 add r3,r3,#1152
 2535 177e D3E90001 	 ldrd r0,[r3]
 2536 1782 274B     	 ldr r3,.L308+8
 2537 1784 03F59163 	 add r3,r3,#1160
 2538 1788 C3E90001 	 strd r0,[r3]
 613:../Simulink/Subsystem_OutputData.c **** 
 614:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S96>/Data Type Conversion10' */
 615:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_d);
 2539              	 .loc 1 615 0 discriminator 4
 2540 178c 244B     	 ldr r3,.L308+8
 2541 178e 03F59163 	 add r3,r3,#1160
 2542 1792 D3E90023 	 ldrd r2,[r3]
 2543 1796 1046     	 mov r0,r2
 2544 1798 1946     	 mov r1,r3
 2545 179a FFF7FEFF 	 bl floor
 2546 179e C7E93C01 	 strd r0,[r7,#240]
 616:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2547              	 .loc 1 616 0 discriminator 4
 2548 17a2 D7E93C01 	 ldrd r0,[r7,#240]
 2549 17a6 FFF7FEFF 	 bl rtIsNaN
 2550 17aa 0346     	 mov r3,r0
 2551 17ac 002B     	 cmp r3,#0
 2552 17ae 06D1     	 bne .L161
 2553              	 .loc 1 616 0 is_stmt 0 discriminator 1
 2554 17b0 D7E93C01 	 ldrd r0,[r7,#240]
 2555 17b4 FFF7FEFF 	 bl rtIsInf
 2556 17b8 0346     	 mov r3,r0
 2557 17ba 002B     	 cmp r3,#0
 2558 17bc 06D0     	 beq .L162
 2559              	.L161:
 617:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2560              	 .loc 1 617 0 is_stmt 1
 2561 17be 4FF00002 	 mov r2,#0
 2562 17c2 4FF00003 	 mov r3,#0
 2563 17c6 C7E93C23 	 strd r2,[r7,#240]
 2564 17ca 08E0     	 b .L163
 2565              	.L162:
 618:../Simulink/Subsystem_OutputData.c ****   } else {
 619:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2566              	 .loc 1 619 0
 2567 17cc D7E93C01 	 ldrd r0,[r7,#240]
 2568 17d0 4FF00002 	 mov r2,#0
 2569 17d4 144B     	 ldr r3,.L308+16
 2570 17d6 FFF7FEFF 	 bl fmod
 2571 17da C7E93C01 	 strd r0,[r7,#240]
 2572              	.L163:
 620:../Simulink/Subsystem_OutputData.c ****   }
 621:../Simulink/Subsystem_OutputData.c **** 
 622:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_k = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2573              	 .loc 1 622 0
 2574 17de D7E93C01 	 ldrd r0,[r7,#240]
 2575 17e2 4FF00002 	 mov r2,#0
 2576 17e6 4FF00003 	 mov r3,#0
 2577 17ea FFF7FEFF 	 bl __aeabi_dcmplt
 2578 17ee 0346     	 mov r3,r0
 2579 17f0 002B     	 cmp r3,#0
 2580 17f2 1DD0     	 beq .L281
 623:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2581              	 .loc 1 623 0 discriminator 1
 2582 17f4 D7F8F030 	 ldr r3,[r7,#240]
 2583 17f8 3B63     	 str r3,[r7,#48]
 2584 17fa D7F8F430 	 ldr r3,[r7,#244]
 2585 17fe 83F00043 	 eor r3,r3,#-2147483648
 2586 1802 7B63     	 str r3,[r7,#52]
 2587 1804 D7E90C01 	 ldrd r0,[r7,#48]
 2588 1808 FFF7FEFF 	 bl __aeabi_d2uiz
 2589 180c 0346     	 mov r3,r0
 2590 180e DBB2     	 uxtb r3,r3
 622:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2591              	 .loc 1 622 0 discriminator 1
 2592 1810 5B42     	 negs r3,r3
 2593 1812 DBB2     	 uxtb r3,r3
 2594 1814 12E0     	 b .L166
 2595              	.L309:
 2596 1816 00BF     	 .align 3
 2597              	.L308:
 2598 1818 CDCCCCCC 	 .word -858993459
 2599 181c CCCCF43F 	 .word 1073007820
 2600 1820 00000000 	 .word VCU_B
 2601 1824 00000000 	 .word VCU_DW
 2602 1828 00007040 	 .word 1081081856
 2603 182c 00002440 	 .word 1076101120
 2604              	.L281:
 622:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2605              	 .loc 1 622 0 is_stmt 0 discriminator 2
 2606 1830 D7E93C01 	 ldrd r0,[r7,#240]
 2607 1834 FFF7FEFF 	 bl __aeabi_d2uiz
 2608 1838 0346     	 mov r3,r0
 2609 183a DBB2     	 uxtb r3,r3
 2610              	.L166:
 622:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2611              	 .loc 1 622 0 discriminator 4
 2612 183c 714A     	 ldr r2,.L310
 2613 183e 82F85437 	 strb r3,[r2,#1876]
 624:../Simulink/Subsystem_OutputData.c **** 
 625:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S96>/Data Type Conversion10' */
 626:../Simulink/Subsystem_OutputData.c **** 
 627:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write4' */
 628:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_x_clutch_STW = VCU_B.DataTypeConversion10_k;
 2614              	 .loc 1 628 0 is_stmt 1 discriminator 4
 2615 1842 704B     	 ldr r3,.L310
 2616 1844 93F85437 	 ldrb r3,[r3,#1876]
 2617 1848 6F4A     	 ldr r2,.L310+4
 2618 184a 82F82C31 	 strb r3,[r2,#300]
 629:../Simulink/Subsystem_OutputData.c **** 
 630:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S97>/Factor' */
 631:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_cv = 40960U * VCU_B.p_pneum;
 2619              	 .loc 1 631 0 discriminator 4
 2620 184e 6D4B     	 ldr r3,.L310
 2621 1850 B3F82437 	 ldrh r3,[r3,#1828]
 2622 1854 1A46     	 mov r2,r3
 2623 1856 1346     	 mov r3,r2
 2624 1858 9B00     	 lsls r3,r3,#2
 2625 185a 1344     	 add r3,r3,r2
 2626 185c 5B03     	 lsls r3,r3,#13
 2627 185e 1A46     	 mov r2,r3
 2628 1860 684B     	 ldr r3,.L310
 2629 1862 C3F8D826 	 str r2,[r3,#1752]
 632:../Simulink/Subsystem_OutputData.c **** 
 633:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S97>/Add1' */
 634:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_a5 = (real_T)VCU_B.Factor_cv * 5.9604644775390625E-8;
 2630              	 .loc 1 634 0 discriminator 4
 2631 1866 674B     	 ldr r3,.L310
 2632 1868 D3F8D836 	 ldr r3,[r3,#1752]
 2633 186c 1846     	 mov r0,r3
 2634 186e FFF7FEFF 	 bl __aeabi_ui2d
 2635 1872 0246     	 mov r2,r0
 2636 1874 0B46     	 mov r3,r1
 2637 1876 1046     	 mov r0,r2
 2638 1878 1946     	 mov r1,r3
 2639 187a 4FF00002 	 mov r2,#0
 2640 187e 634B     	 ldr r3,.L310+8
 2641 1880 FFF7FEFF 	 bl __aeabi_dmul
 2642 1884 0246     	 mov r2,r0
 2643 1886 0B46     	 mov r3,r1
 2644 1888 1046     	 mov r0,r2
 2645 188a 1946     	 mov r1,r3
 2646 188c 5D4B     	 ldr r3,.L310
 2647 188e 03F59263 	 add r3,r3,#1168
 2648 1892 C3E90001 	 strd r0,[r3]
 635:../Simulink/Subsystem_OutputData.c **** 
 636:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S97>/Data Type Conversion10' */
 637:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_a5);
 2649              	 .loc 1 637 0 discriminator 4
 2650 1896 5B4B     	 ldr r3,.L310
 2651 1898 03F59263 	 add r3,r3,#1168
 2652 189c D3E90023 	 ldrd r2,[r3]
 2653 18a0 1046     	 mov r0,r2
 2654 18a2 1946     	 mov r1,r3
 2655 18a4 FFF7FEFF 	 bl floor
 2656 18a8 C7E93C01 	 strd r0,[r7,#240]
 638:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2657              	 .loc 1 638 0 discriminator 4
 2658 18ac D7E93C01 	 ldrd r0,[r7,#240]
 2659 18b0 FFF7FEFF 	 bl rtIsNaN
 2660 18b4 0346     	 mov r3,r0
 2661 18b6 002B     	 cmp r3,#0
 2662 18b8 06D1     	 bne .L167
 2663              	 .loc 1 638 0 is_stmt 0 discriminator 1
 2664 18ba D7E93C01 	 ldrd r0,[r7,#240]
 2665 18be FFF7FEFF 	 bl rtIsInf
 2666 18c2 0346     	 mov r3,r0
 2667 18c4 002B     	 cmp r3,#0
 2668 18c6 06D0     	 beq .L168
 2669              	.L167:
 639:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2670              	 .loc 1 639 0 is_stmt 1
 2671 18c8 4FF00002 	 mov r2,#0
 2672 18cc 4FF00003 	 mov r3,#0
 2673 18d0 C7E93C23 	 strd r2,[r7,#240]
 2674 18d4 08E0     	 b .L169
 2675              	.L168:
 640:../Simulink/Subsystem_OutputData.c ****   } else {
 641:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2676              	 .loc 1 641 0
 2677 18d6 D7E93C01 	 ldrd r0,[r7,#240]
 2678 18da 4FF00002 	 mov r2,#0
 2679 18de 4C4B     	 ldr r3,.L310+12
 2680 18e0 FFF7FEFF 	 bl fmod
 2681 18e4 C7E93C01 	 strd r0,[r7,#240]
 2682              	.L169:
 642:../Simulink/Subsystem_OutputData.c ****   }
 643:../Simulink/Subsystem_OutputData.c **** 
 644:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_p5 = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2683              	 .loc 1 644 0
 2684 18e8 D7E93C01 	 ldrd r0,[r7,#240]
 2685 18ec 4FF00002 	 mov r2,#0
 2686 18f0 4FF00003 	 mov r3,#0
 2687 18f4 FFF7FEFF 	 bl __aeabi_dcmplt
 2688 18f8 0346     	 mov r3,r0
 2689 18fa 002B     	 cmp r3,#0
 2690 18fc 10D0     	 beq .L282
 645:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2691              	 .loc 1 645 0 discriminator 1
 2692 18fe D7F8F030 	 ldr r3,[r7,#240]
 2693 1902 BB62     	 str r3,[r7,#40]
 2694 1904 D7F8F430 	 ldr r3,[r7,#244]
 2695 1908 83F00043 	 eor r3,r3,#-2147483648
 2696 190c FB62     	 str r3,[r7,#44]
 2697 190e D7E90A01 	 ldrd r0,[r7,#40]
 2698 1912 FFF7FEFF 	 bl __aeabi_d2uiz
 2699 1916 0346     	 mov r3,r0
 2700 1918 DBB2     	 uxtb r3,r3
 644:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2701              	 .loc 1 644 0 discriminator 1
 2702 191a 5B42     	 negs r3,r3
 2703 191c DBB2     	 uxtb r3,r3
 2704 191e 05E0     	 b .L172
 2705              	.L282:
 644:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2706              	 .loc 1 644 0 is_stmt 0 discriminator 2
 2707 1920 D7E93C01 	 ldrd r0,[r7,#240]
 2708 1924 FFF7FEFF 	 bl __aeabi_d2uiz
 2709 1928 0346     	 mov r3,r0
 2710 192a DBB2     	 uxtb r3,r3
 2711              	.L172:
 644:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2712              	 .loc 1 644 0 discriminator 4
 2713 192c 354A     	 ldr r2,.L310
 2714 192e 82F85537 	 strb r3,[r2,#1877]
 646:../Simulink/Subsystem_OutputData.c **** 
 647:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S97>/Data Type Conversion10' */
 648:../Simulink/Subsystem_OutputData.c **** 
 649:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write5' */
 650:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_p_pneum = VCU_B.DataTypeConversion10_p5;
 2715              	 .loc 1 650 0 is_stmt 1 discriminator 4
 2716 1932 344B     	 ldr r3,.L310
 2717 1934 93F85527 	 ldrb r2,[r3,#1877]
 2718 1938 334B     	 ldr r3,.L310+4
 2719 193a 83F82D21 	 strb r2,[r3,#301]
 651:../Simulink/Subsystem_OutputData.c **** 
 652:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S98>/Factor' */
 653:../Simulink/Subsystem_OutputData.c ****   VCU_B.Factor_nt = 10.0 * VCU_B.U_Bat;
 2720              	 .loc 1 653 0 discriminator 4
 2721 193e 314B     	 ldr r3,.L310
 2722 1940 03F5C963 	 add r3,r3,#1608
 2723 1944 D3E90023 	 ldrd r2,[r3]
 2724 1948 1046     	 mov r0,r2
 2725 194a 1946     	 mov r1,r3
 2726 194c 4FF00002 	 mov r2,#0
 2727 1950 304B     	 ldr r3,.L310+16
 2728 1952 FFF7FEFF 	 bl __aeabi_dmul
 2729 1956 0246     	 mov r2,r0
 2730 1958 0B46     	 mov r3,r1
 2731 195a 2A49     	 ldr r1,.L310
 2732 195c 01F59361 	 add r1,r1,#1176
 2733 1960 C1E90023 	 strd r2,[r1]
 654:../Simulink/Subsystem_OutputData.c **** 
 655:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S98>/Add1' */
 656:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_ph = VCU_B.Factor_nt;
 2734              	 .loc 1 656 0 discriminator 4
 2735 1964 274B     	 ldr r3,.L310
 2736 1966 03F59363 	 add r3,r3,#1176
 2737 196a D3E90023 	 ldrd r2,[r3]
 2738 196e 2549     	 ldr r1,.L310
 2739 1970 01F59461 	 add r1,r1,#1184
 2740 1974 C1E90023 	 strd r2,[r1]
 657:../Simulink/Subsystem_OutputData.c **** 
 658:../Simulink/Subsystem_OutputData.c ****   /* DataTypeConversion: '<S98>/Data Type Conversion10' */
 659:../Simulink/Subsystem_OutputData.c ****   tmp = floor(VCU_B.Add1_ph);
 2741              	 .loc 1 659 0 discriminator 4
 2742 1978 224B     	 ldr r3,.L310
 2743 197a 03F59463 	 add r3,r3,#1184
 2744 197e D3E90023 	 ldrd r2,[r3]
 2745 1982 1046     	 mov r0,r2
 2746 1984 1946     	 mov r1,r3
 2747 1986 FFF7FEFF 	 bl floor
 2748 198a C7E93C01 	 strd r0,[r7,#240]
 660:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2749              	 .loc 1 660 0 discriminator 4
 2750 198e D7E93C01 	 ldrd r0,[r7,#240]
 2751 1992 FFF7FEFF 	 bl rtIsNaN
 2752 1996 0346     	 mov r3,r0
 2753 1998 002B     	 cmp r3,#0
 2754 199a 06D1     	 bne .L173
 2755              	 .loc 1 660 0 is_stmt 0 discriminator 1
 2756 199c D7E93C01 	 ldrd r0,[r7,#240]
 2757 19a0 FFF7FEFF 	 bl rtIsInf
 2758 19a4 0346     	 mov r3,r0
 2759 19a6 002B     	 cmp r3,#0
 2760 19a8 06D0     	 beq .L174
 2761              	.L173:
 661:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2762              	 .loc 1 661 0 is_stmt 1
 2763 19aa 4FF00002 	 mov r2,#0
 2764 19ae 4FF00003 	 mov r3,#0
 2765 19b2 C7E93C23 	 strd r2,[r7,#240]
 2766 19b6 08E0     	 b .L175
 2767              	.L174:
 662:../Simulink/Subsystem_OutputData.c ****   } else {
 663:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 256.0);
 2768              	 .loc 1 663 0
 2769 19b8 D7E93C01 	 ldrd r0,[r7,#240]
 2770 19bc 4FF00002 	 mov r2,#0
 2771 19c0 134B     	 ldr r3,.L310+12
 2772 19c2 FFF7FEFF 	 bl fmod
 2773 19c6 C7E93C01 	 strd r0,[r7,#240]
 2774              	.L175:
 664:../Simulink/Subsystem_OutputData.c ****   }
 665:../Simulink/Subsystem_OutputData.c **** 
 666:../Simulink/Subsystem_OutputData.c ****   VCU_B.DataTypeConversion10_bm = (uint8_T)(tmp < 0.0 ? (int32_T)(uint8_T)
 2775              	 .loc 1 666 0
 2776 19ca D7E93C01 	 ldrd r0,[r7,#240]
 2777 19ce 4FF00002 	 mov r2,#0
 2778 19d2 4FF00003 	 mov r3,#0
 2779 19d6 FFF7FEFF 	 bl __aeabi_dcmplt
 2780 19da 0346     	 mov r3,r0
 2781 19dc 002B     	 cmp r3,#0
 2782 19de 1BD0     	 beq .L283
 667:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2783              	 .loc 1 667 0 discriminator 1
 2784 19e0 D7F8F030 	 ldr r3,[r7,#240]
 2785 19e4 3B62     	 str r3,[r7,#32]
 2786 19e6 D7F8F430 	 ldr r3,[r7,#244]
 2787 19ea 83F00043 	 eor r3,r3,#-2147483648
 2788 19ee 7B62     	 str r3,[r7,#36]
 2789 19f0 D7E90801 	 ldrd r0,[r7,#32]
 2790 19f4 FFF7FEFF 	 bl __aeabi_d2uiz
 2791 19f8 0346     	 mov r3,r0
 2792 19fa DBB2     	 uxtb r3,r3
 666:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2793              	 .loc 1 666 0 discriminator 1
 2794 19fc 5B42     	 negs r3,r3
 2795 19fe DBB2     	 uxtb r3,r3
 2796 1a00 10E0     	 b .L178
 2797              	.L311:
 2798 1a02 00BF     	 .align 2
 2799              	.L310:
 2800 1a04 00000000 	 .word VCU_B
 2801 1a08 00000000 	 .word VCU_DW
 2802 1a0c 0000703E 	 .word 1047527424
 2803 1a10 00007040 	 .word 1081081856
 2804 1a14 00002440 	 .word 1076101120
 2805              	.L283:
 666:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2806              	 .loc 1 666 0 is_stmt 0 discriminator 2
 2807 1a18 D7E93C01 	 ldrd r0,[r7,#240]
 2808 1a1c FFF7FEFF 	 bl __aeabi_d2uiz
 2809 1a20 0346     	 mov r3,r0
 2810 1a22 DBB2     	 uxtb r3,r3
 2811              	.L178:
 666:../Simulink/Subsystem_OutputData.c ****     -(int8_T)(uint8_T)-tmp : (int32_T)(uint8_T)tmp);
 2812              	 .loc 1 666 0 discriminator 4
 2813 1a24 B64A     	 ldr r2,.L312+8
 2814 1a26 82F85637 	 strb r3,[r2,#1878]
 668:../Simulink/Subsystem_OutputData.c **** 
 669:../Simulink/Subsystem_OutputData.c ****   /* End of DataTypeConversion: '<S98>/Data Type Conversion10' */
 670:../Simulink/Subsystem_OutputData.c **** 
 671:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S68>/Data Store Write6' */
 672:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_U_Bat = VCU_B.DataTypeConversion10_bm;
 2815              	 .loc 1 672 0 is_stmt 1 discriminator 4
 2816 1a2a B54B     	 ldr r3,.L312+8
 2817 1a2c 93F85627 	 ldrb r2,[r3,#1878]
 2818 1a30 B44B     	 ldr r3,.L312+12
 2819 1a32 83F82E21 	 strb r2,[r3,#302]
 673:../Simulink/Subsystem_OutputData.c **** 
 674:../Simulink/Subsystem_OutputData.c ****   /* Sum: '<S106>/Add1' */
 675:../Simulink/Subsystem_OutputData.c ****   VCU_B.Add1_jp = VCU_B.Saturation_b;
 2820              	 .loc 1 675 0 discriminator 4
 2821 1a36 B24B     	 ldr r3,.L312+8
 2822 1a38 D3E9BC23 	 ldrd r2,[r3,#752]
 2823 1a3c B049     	 ldr r1,.L312+8
 2824 1a3e 01F59561 	 add r1,r1,#1192
 2825 1a42 C1E90023 	 strd r2,[r1]
 676:../Simulink/Subsystem_OutputData.c **** 
 677:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S69>/Data Store Write' */
 678:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans_active = VCU_B.Add1_jp;
 2826              	 .loc 1 678 0 discriminator 4
 2827 1a46 AE4B     	 ldr r3,.L312+8
 2828 1a48 03F59563 	 add r3,r3,#1192
 2829 1a4c D3E90023 	 ldrd r2,[r3]
 2830 1a50 AC49     	 ldr r1,.L312+12
 2831 1a52 C1E91023 	 strd r2,[r1,#64]
 679:../Simulink/Subsystem_OutputData.c **** 
 680:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S69>/Data Store Write1' */
 681:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Waterpump_active = VCU_ConstB.Add1;
 2832              	 .loc 1 681 0 discriminator 4
 2833 1a56 AC4B     	 ldr r3,.L312+16
 2834 1a58 D3E90223 	 ldrd r2,[r3,#8]
 2835 1a5c A949     	 ldr r1,.L312+12
 2836 1a5e C1E91223 	 strd r2,[r1,#72]
 682:../Simulink/Subsystem_OutputData.c **** 
 683:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S109>/Compare' incorporates:
 684:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S109>/Constant'
 685:../Simulink/Subsystem_OutputData.c ****    */
 686:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_mi = (VCU_B.VOVG_ShiftUp > 0.0);
 2837              	 .loc 1 686 0 discriminator 4
 2838 1a62 A74B     	 ldr r3,.L312+8
 2839 1a64 D3E90023 	 ldrd r2,[r3]
 2840 1a68 0121     	 movs r1,#1
 2841 1a6a 0C46     	 mov r4,r1
 2842 1a6c 1046     	 mov r0,r2
 2843 1a6e 1946     	 mov r1,r3
 2844 1a70 4FF00002 	 mov r2,#0
 2845 1a74 4FF00003 	 mov r3,#0
 2846 1a78 FFF7FEFF 	 bl __aeabi_dcmpgt
 2847 1a7c 0346     	 mov r3,r0
 2848 1a7e 002B     	 cmp r3,#0
 2849 1a80 01D1     	 bne .L179
 2850 1a82 0023     	 movs r3,#0
 2851 1a84 1C46     	 mov r4,r3
 2852              	.L179:
 2853 1a86 E3B2     	 uxtb r3,r4
 2854 1a88 1A46     	 mov r2,r3
 2855 1a8a 9D4B     	 ldr r3,.L312+8
 2856 1a8c 83F80D28 	 strb r2,[r3,#2061]
 687:../Simulink/Subsystem_OutputData.c **** 
 688:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write' */
 689:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_ShiftUp = VCU_B.Compare_mi;
 2857              	 .loc 1 689 0 discriminator 4
 2858 1a90 9B4B     	 ldr r3,.L312+8
 2859 1a92 93F80D28 	 ldrb r2,[r3,#2061]
 2860 1a96 9B4B     	 ldr r3,.L312+12
 2861 1a98 83F85D21 	 strb r2,[r3,#349]
 690:../Simulink/Subsystem_OutputData.c **** 
 691:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S110>/Compare' incorporates:
 692:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S110>/Constant'
 693:../Simulink/Subsystem_OutputData.c ****    */
 694:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_ek = (VCU_B.VOVG_ShiftDown > 0.0);
 2862              	 .loc 1 694 0 discriminator 4
 2863 1a9c 984B     	 ldr r3,.L312+8
 2864 1a9e D3E90423 	 ldrd r2,[r3,#16]
 2865 1aa2 0121     	 movs r1,#1
 2866 1aa4 0C46     	 mov r4,r1
 2867 1aa6 1046     	 mov r0,r2
 2868 1aa8 1946     	 mov r1,r3
 2869 1aaa 4FF00002 	 mov r2,#0
 2870 1aae 4FF00003 	 mov r3,#0
 2871 1ab2 FFF7FEFF 	 bl __aeabi_dcmpgt
 2872 1ab6 0346     	 mov r3,r0
 2873 1ab8 002B     	 cmp r3,#0
 2874 1aba 01D1     	 bne .L180
 2875 1abc 0023     	 movs r3,#0
 2876 1abe 1C46     	 mov r4,r3
 2877              	.L180:
 2878 1ac0 E3B2     	 uxtb r3,r4
 2879 1ac2 1A46     	 mov r2,r3
 2880 1ac4 8E4B     	 ldr r3,.L312+8
 2881 1ac6 83F80E28 	 strb r2,[r3,#2062]
 695:../Simulink/Subsystem_OutputData.c **** 
 696:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write1' */
 697:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_ShiftDown = VCU_B.Compare_ek;
 2882              	 .loc 1 697 0 discriminator 4
 2883 1aca 8D4B     	 ldr r3,.L312+8
 2884 1acc 93F80E28 	 ldrb r2,[r3,#2062]
 2885 1ad0 8C4B     	 ldr r3,.L312+12
 2886 1ad2 83F85E21 	 strb r2,[r3,#350]
 698:../Simulink/Subsystem_OutputData.c **** 
 699:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain4' */
 700:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation_b);
 2887              	 .loc 1 700 0 discriminator 4
 2888 1ad6 8A4B     	 ldr r3,.L312+8
 2889 1ad8 D3E9BC23 	 ldrd r2,[r3,#752]
 2890 1adc 1046     	 mov r0,r2
 2891 1ade 1946     	 mov r1,r3
 2892 1ae0 85A3     	 adr r3,.L312
 2893 1ae2 D3E90023 	 ldrd r2,[r3]
 2894 1ae6 FFF7FEFF 	 bl __aeabi_dmul
 2895 1aea 0246     	 mov r2,r0
 2896 1aec 0B46     	 mov r3,r1
 2897 1aee 1046     	 mov r0,r2
 2898 1af0 1946     	 mov r1,r3
 2899 1af2 FFF7FEFF 	 bl floor
 2900 1af6 C7E93C01 	 strd r0,[r7,#240]
 701:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 2901              	 .loc 1 701 0 discriminator 4
 2902 1afa D7E93C01 	 ldrd r0,[r7,#240]
 2903 1afe FFF7FEFF 	 bl rtIsNaN
 2904 1b02 0346     	 mov r3,r0
 2905 1b04 002B     	 cmp r3,#0
 2906 1b06 06D1     	 bne .L181
 2907              	 .loc 1 701 0 is_stmt 0 discriminator 1
 2908 1b08 D7E93C01 	 ldrd r0,[r7,#240]
 2909 1b0c FFF7FEFF 	 bl rtIsInf
 2910 1b10 0346     	 mov r3,r0
 2911 1b12 002B     	 cmp r3,#0
 2912 1b14 06D0     	 beq .L182
 2913              	.L181:
 702:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 2914              	 .loc 1 702 0 is_stmt 1
 2915 1b16 4FF00002 	 mov r2,#0
 2916 1b1a 4FF00003 	 mov r3,#0
 2917 1b1e C7E93C23 	 strd r2,[r7,#240]
 2918 1b22 08E0     	 b .L183
 2919              	.L182:
 703:../Simulink/Subsystem_OutputData.c ****   } else {
 704:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 2920              	 .loc 1 704 0
 2921 1b24 D7E93C01 	 ldrd r0,[r7,#240]
 2922 1b28 4FF00002 	 mov r2,#0
 2923 1b2c 774B     	 ldr r3,.L312+20
 2924 1b2e FFF7FEFF 	 bl fmod
 2925 1b32 C7E93C01 	 strd r0,[r7,#240]
 2926              	.L183:
 705:../Simulink/Subsystem_OutputData.c ****   }
 706:../Simulink/Subsystem_OutputData.c **** 
 707:../Simulink/Subsystem_OutputData.c ****   VCU_B.Gain4_f = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 2927              	 .loc 1 707 0
 2928 1b36 D7E93C01 	 ldrd r0,[r7,#240]
 2929 1b3a 4FF00002 	 mov r2,#0
 2930 1b3e 4FF00003 	 mov r3,#0
 2931 1b42 FFF7FEFF 	 bl __aeabi_dcmplt
 2932 1b46 0346     	 mov r3,r0
 2933 1b48 002B     	 cmp r3,#0
 2934 1b4a 10D0     	 beq .L284
 708:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2935              	 .loc 1 708 0 discriminator 1
 2936 1b4c D7F8F030 	 ldr r3,[r7,#240]
 2937 1b50 BB61     	 str r3,[r7,#24]
 2938 1b52 D7F8F430 	 ldr r3,[r7,#244]
 2939 1b56 83F00043 	 eor r3,r3,#-2147483648
 2940 1b5a FB61     	 str r3,[r7,#28]
 707:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2941              	 .loc 1 707 0 discriminator 1
 2942 1b5c D7E90601 	 ldrd r0,[r7,#24]
 2943 1b60 FFF7FEFF 	 bl __aeabi_d2uiz
 2944 1b64 0346     	 mov r3,r0
 2945 1b66 9BB2     	 uxth r3,r3
 2946 1b68 5B42     	 negs r3,r3
 2947 1b6a 9BB2     	 uxth r3,r3
 2948 1b6c 05E0     	 b .L186
 2949              	.L284:
 707:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2950              	 .loc 1 707 0 is_stmt 0 discriminator 2
 2951 1b6e D7E93C01 	 ldrd r0,[r7,#240]
 2952 1b72 FFF7FEFF 	 bl __aeabi_d2uiz
 2953 1b76 0346     	 mov r3,r0
 2954 1b78 9BB2     	 uxth r3,r3
 2955              	.L186:
 707:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 2956              	 .loc 1 707 0 discriminator 4
 2957 1b7a 614A     	 ldr r2,.L312+8
 2958 1b7c A2F80C37 	 strh r3,[r2,#1804]
 709:../Simulink/Subsystem_OutputData.c **** 
 710:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/Gain4' */
 711:../Simulink/Subsystem_OutputData.c **** 
 712:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write10' */
 713:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans2_PWM_active = VCU_B.Gain4_f;
 2959              	 .loc 1 713 0 is_stmt 1 discriminator 4
 2960 1b80 5F4B     	 ldr r3,.L312+8
 2961 1b82 B3F80C27 	 ldrh r2,[r3,#1804]
 2962 1b86 5F4B     	 ldr r3,.L312+12
 2963 1b88 A3F8D420 	 strh r2,[r3,#212]
 714:../Simulink/Subsystem_OutputData.c **** 
 715:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S113>/Compare' incorporates:
 716:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S113>/Constant'
 717:../Simulink/Subsystem_OutputData.c ****    */
 718:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_pr = (VCU_B.Ignition_Cut > 0.0);
 2964              	 .loc 1 718 0 discriminator 4
 2965 1b8c 5C4B     	 ldr r3,.L312+8
 2966 1b8e D3E90623 	 ldrd r2,[r3,#24]
 2967 1b92 0121     	 movs r1,#1
 2968 1b94 0C46     	 mov r4,r1
 2969 1b96 1046     	 mov r0,r2
 2970 1b98 1946     	 mov r1,r3
 2971 1b9a 4FF00002 	 mov r2,#0
 2972 1b9e 4FF00003 	 mov r3,#0
 2973 1ba2 FFF7FEFF 	 bl __aeabi_dcmpgt
 2974 1ba6 0346     	 mov r3,r0
 2975 1ba8 002B     	 cmp r3,#0
 2976 1baa 01D1     	 bne .L187
 2977 1bac 0023     	 movs r3,#0
 2978 1bae 1C46     	 mov r4,r3
 2979              	.L187:
 2980 1bb0 E3B2     	 uxtb r3,r4
 2981 1bb2 1A46     	 mov r2,r3
 2982 1bb4 524B     	 ldr r3,.L312+8
 2983 1bb6 83F80F28 	 strb r2,[r3,#2063]
 719:../Simulink/Subsystem_OutputData.c **** 
 720:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write2' */
 721:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Ignition_Cut = VCU_B.Compare_pr;
 2984              	 .loc 1 721 0 discriminator 4
 2985 1bba 514B     	 ldr r3,.L312+8
 2986 1bbc 93F80F28 	 ldrb r2,[r3,#2063]
 2987 1bc0 504B     	 ldr r3,.L312+12
 2988 1bc2 83F86021 	 strb r2,[r3,#352]
 722:../Simulink/Subsystem_OutputData.c **** 
 723:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S111>/Compare' incorporates:
 724:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S111>/Constant'
 725:../Simulink/Subsystem_OutputData.c ****    */
 726:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_d3 = (VCU_B.VOVG_IN > 0.0);
 2989              	 .loc 1 726 0 discriminator 4
 2990 1bc6 4E4B     	 ldr r3,.L312+8
 2991 1bc8 D3E90823 	 ldrd r2,[r3,#32]
 2992 1bcc 0121     	 movs r1,#1
 2993 1bce 0C46     	 mov r4,r1
 2994 1bd0 1046     	 mov r0,r2
 2995 1bd2 1946     	 mov r1,r3
 2996 1bd4 4FF00002 	 mov r2,#0
 2997 1bd8 4FF00003 	 mov r3,#0
 2998 1bdc FFF7FEFF 	 bl __aeabi_dcmpgt
 2999 1be0 0346     	 mov r3,r0
 3000 1be2 002B     	 cmp r3,#0
 3001 1be4 01D1     	 bne .L188
 3002 1be6 0023     	 movs r3,#0
 3003 1be8 1C46     	 mov r4,r3
 3004              	.L188:
 3005 1bea E3B2     	 uxtb r3,r4
 3006 1bec 1A46     	 mov r2,r3
 3007 1bee 444B     	 ldr r3,.L312+8
 3008 1bf0 83F81028 	 strb r2,[r3,#2064]
 727:../Simulink/Subsystem_OutputData.c **** 
 728:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write3' */
 729:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_IN = VCU_B.Compare_d3;
 3009              	 .loc 1 729 0 discriminator 4
 3010 1bf4 424B     	 ldr r3,.L312+8
 3011 1bf6 93F81028 	 ldrb r2,[r3,#2064]
 3012 1bfa 424B     	 ldr r3,.L312+12
 3013 1bfc 83F86121 	 strb r2,[r3,#353]
 730:../Simulink/Subsystem_OutputData.c **** 
 731:../Simulink/Subsystem_OutputData.c ****   /* RelationalOperator: '<S112>/Compare' incorporates:
 732:../Simulink/Subsystem_OutputData.c ****    *  Constant: '<S112>/Constant'
 733:../Simulink/Subsystem_OutputData.c ****    */
 734:../Simulink/Subsystem_OutputData.c ****   VCU_B.Compare_bb = (VCU_B.VOVG_OUT > 0.0);
 3014              	 .loc 1 734 0 discriminator 4
 3015 1c00 3F4B     	 ldr r3,.L312+8
 3016 1c02 D3E90A23 	 ldrd r2,[r3,#40]
 3017 1c06 0121     	 movs r1,#1
 3018 1c08 0C46     	 mov r4,r1
 3019 1c0a 1046     	 mov r0,r2
 3020 1c0c 1946     	 mov r1,r3
 3021 1c0e 4FF00002 	 mov r2,#0
 3022 1c12 4FF00003 	 mov r3,#0
 3023 1c16 FFF7FEFF 	 bl __aeabi_dcmpgt
 3024 1c1a 0346     	 mov r3,r0
 3025 1c1c 002B     	 cmp r3,#0
 3026 1c1e 01D1     	 bne .L189
 3027 1c20 0023     	 movs r3,#0
 3028 1c22 1C46     	 mov r4,r3
 3029              	.L189:
 3030 1c24 E3B2     	 uxtb r3,r4
 3031 1c26 1A46     	 mov r2,r3
 3032 1c28 354B     	 ldr r3,.L312+8
 3033 1c2a 83F81128 	 strb r2,[r3,#2065]
 735:../Simulink/Subsystem_OutputData.c **** 
 736:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write4' */
 737:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_VOVG_OUT = VCU_B.Compare_bb;
 3034              	 .loc 1 737 0 discriminator 4
 3035 1c2e 344B     	 ldr r3,.L312+8
 3036 1c30 93F81128 	 ldrb r2,[r3,#2065]
 3037 1c34 334B     	 ldr r3,.L312+12
 3038 1c36 83F86221 	 strb r2,[r3,#354]
 738:../Simulink/Subsystem_OutputData.c **** 
 739:../Simulink/Subsystem_OutputData.c ****   /* Saturate: '<S63>/Saturation1' */
 740:../Simulink/Subsystem_OutputData.c ****   if (VCU_B.MHJ9_IN > 1.0) {
 3039              	 .loc 1 740 0 discriminator 4
 3040 1c3a 314B     	 ldr r3,.L312+8
 3041 1c3c D3E90C23 	 ldrd r2,[r3,#48]
 3042 1c40 1046     	 mov r0,r2
 3043 1c42 1946     	 mov r1,r3
 3044 1c44 4FF00002 	 mov r2,#0
 3045 1c48 314B     	 ldr r3,.L312+24
 3046 1c4a FFF7FEFF 	 bl __aeabi_dcmpgt
 3047 1c4e 0346     	 mov r3,r0
 3048 1c50 002B     	 cmp r3,#0
 3049 1c52 08D0     	 beq .L285
 741:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = 1.0;
 3050              	 .loc 1 741 0
 3051 1c54 2A4B     	 ldr r3,.L312+8
 3052 1c56 03F59661 	 add r1,r3,#1200
 3053 1c5a 4FF00002 	 mov r2,#0
 3054 1c5e 2C4B     	 ldr r3,.L312+24
 3055 1c60 C1E90023 	 strd r2,[r1]
 3056 1c64 1FE0     	 b .L192
 3057              	.L285:
 742:../Simulink/Subsystem_OutputData.c ****   } else if (VCU_B.MHJ9_IN < 0.0) {
 3058              	 .loc 1 742 0
 3059 1c66 264B     	 ldr r3,.L312+8
 3060 1c68 D3E90C23 	 ldrd r2,[r3,#48]
 3061 1c6c 1046     	 mov r0,r2
 3062 1c6e 1946     	 mov r1,r3
 3063 1c70 4FF00002 	 mov r2,#0
 3064 1c74 4FF00003 	 mov r3,#0
 3065 1c78 FFF7FEFF 	 bl __aeabi_dcmplt
 3066 1c7c 0346     	 mov r3,r0
 3067 1c7e 002B     	 cmp r3,#0
 3068 1c80 09D0     	 beq .L286
 743:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = 0.0;
 3069              	 .loc 1 743 0
 3070 1c82 1F4B     	 ldr r3,.L312+8
 3071 1c84 03F59661 	 add r1,r3,#1200
 3072 1c88 4FF00002 	 mov r2,#0
 3073 1c8c 4FF00003 	 mov r3,#0
 3074 1c90 C1E90023 	 strd r2,[r1]
 3075 1c94 07E0     	 b .L192
 3076              	.L286:
 744:../Simulink/Subsystem_OutputData.c ****   } else {
 745:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation1 = VCU_B.MHJ9_IN;
 3077              	 .loc 1 745 0
 3078 1c96 1A4B     	 ldr r3,.L312+8
 3079 1c98 D3E90C23 	 ldrd r2,[r3,#48]
 3080 1c9c 1849     	 ldr r1,.L312+8
 3081 1c9e 01F59661 	 add r1,r1,#1200
 3082 1ca2 C1E90023 	 strd r2,[r1]
 3083              	.L192:
 746:../Simulink/Subsystem_OutputData.c ****   }
 747:../Simulink/Subsystem_OutputData.c **** 
 748:../Simulink/Subsystem_OutputData.c ****   /* End of Saturate: '<S63>/Saturation1' */
 749:../Simulink/Subsystem_OutputData.c **** 
 750:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/uint16 ' */
 751:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation1);
 3084              	 .loc 1 751 0
 3085 1ca6 164B     	 ldr r3,.L312+8
 3086 1ca8 03F59663 	 add r3,r3,#1200
 3087 1cac D3E90023 	 ldrd r2,[r3]
 3088 1cb0 1046     	 mov r0,r2
 3089 1cb2 1946     	 mov r1,r3
 3090 1cb4 10A3     	 adr r3,.L312
 3091 1cb6 D3E90023 	 ldrd r2,[r3]
 3092 1cba FFF7FEFF 	 bl __aeabi_dmul
 3093 1cbe 0246     	 mov r2,r0
 3094 1cc0 0B46     	 mov r3,r1
 3095 1cc2 1046     	 mov r0,r2
 3096 1cc4 1946     	 mov r1,r3
 3097 1cc6 FFF7FEFF 	 bl floor
 3098 1cca C7E93C01 	 strd r0,[r7,#240]
 752:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 3099              	 .loc 1 752 0
 3100 1cce D7E93C01 	 ldrd r0,[r7,#240]
 3101 1cd2 FFF7FEFF 	 bl rtIsNaN
 3102 1cd6 0346     	 mov r3,r0
 3103 1cd8 002B     	 cmp r3,#0
 3104 1cda 06D1     	 bne .L195
 3105              	 .loc 1 752 0 is_stmt 0 discriminator 1
 3106 1cdc D7E93C01 	 ldrd r0,[r7,#240]
 3107 1ce0 FFF7FEFF 	 bl rtIsInf
 3108 1ce4 0346     	 mov r3,r0
 3109 1ce6 002B     	 cmp r3,#0
 3110 1ce8 14D0     	 beq .L196
 3111              	.L195:
 753:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3112              	 .loc 1 753 0 is_stmt 1
 3113 1cea 4FF00002 	 mov r2,#0
 3114 1cee 4FF00003 	 mov r3,#0
 3115 1cf2 C7E93C23 	 strd r2,[r7,#240]
 3116 1cf6 16E0     	 b .L197
 3117              	.L313:
 3118              	 .align 3
 3119              	.L312:
 3120 1cf8 00000000 	 .word 0
 3121 1cfc E0FFEF40 	 .word 1089470432
 3122 1d00 00000000 	 .word VCU_B
 3123 1d04 00000000 	 .word VCU_DW
 3124 1d08 00000000 	 .word VCU_ConstB
 3125 1d0c 0000F040 	 .word 1089470464
 3126 1d10 0000F03F 	 .word 1072693248
 3127              	.L196:
 754:../Simulink/Subsystem_OutputData.c ****   } else {
 755:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3128              	 .loc 1 755 0
 3129 1d14 D7E93C01 	 ldrd r0,[r7,#240]
 3130 1d18 4FF00002 	 mov r2,#0
 3131 1d1c 9C4B     	 ldr r3,.L314+8
 3132 1d1e FFF7FEFF 	 bl fmod
 3133 1d22 C7E93C01 	 strd r0,[r7,#240]
 3134              	.L197:
 756:../Simulink/Subsystem_OutputData.c ****   }
 757:../Simulink/Subsystem_OutputData.c **** 
 758:../Simulink/Subsystem_OutputData.c ****   VCU_B.uint16 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3135              	 .loc 1 758 0
 3136 1d26 D7E93C01 	 ldrd r0,[r7,#240]
 3137 1d2a 4FF00002 	 mov r2,#0
 3138 1d2e 4FF00003 	 mov r3,#0
 3139 1d32 FFF7FEFF 	 bl __aeabi_dcmplt
 3140 1d36 0346     	 mov r3,r0
 3141 1d38 002B     	 cmp r3,#0
 3142 1d3a 10D0     	 beq .L287
 759:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3143              	 .loc 1 759 0 discriminator 1
 3144 1d3c D7F8F030 	 ldr r3,[r7,#240]
 3145 1d40 3B61     	 str r3,[r7,#16]
 3146 1d42 D7F8F430 	 ldr r3,[r7,#244]
 3147 1d46 83F00043 	 eor r3,r3,#-2147483648
 3148 1d4a 7B61     	 str r3,[r7,#20]
 758:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3149              	 .loc 1 758 0 discriminator 1
 3150 1d4c D7E90401 	 ldrd r0,[r7,#16]
 3151 1d50 FFF7FEFF 	 bl __aeabi_d2uiz
 3152 1d54 0346     	 mov r3,r0
 3153 1d56 9BB2     	 uxth r3,r3
 3154 1d58 5B42     	 negs r3,r3
 3155 1d5a 9BB2     	 uxth r3,r3
 3156 1d5c 05E0     	 b .L200
 3157              	.L287:
 758:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3158              	 .loc 1 758 0 is_stmt 0 discriminator 2
 3159 1d5e D7E93C01 	 ldrd r0,[r7,#240]
 3160 1d62 FFF7FEFF 	 bl __aeabi_d2uiz
 3161 1d66 0346     	 mov r3,r0
 3162 1d68 9BB2     	 uxth r3,r3
 3163              	.L200:
 758:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3164              	 .loc 1 758 0 discriminator 4
 3165 1d6a 8A4A     	 ldr r2,.L314+12
 3166 1d6c A2F80E37 	 strh r3,[r2,#1806]
 760:../Simulink/Subsystem_OutputData.c **** 
 761:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/uint16 ' */
 762:../Simulink/Subsystem_OutputData.c **** 
 763:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write5' */
 764:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_MHJ9_IN = VCU_B.uint16;
 3167              	 .loc 1 764 0 is_stmt 1 discriminator 4
 3168 1d70 884B     	 ldr r3,.L314+12
 3169 1d72 B3F80E27 	 ldrh r2,[r3,#1806]
 3170 1d76 884B     	 ldr r3,.L314+16
 3171 1d78 A3F8D620 	 strh r2,[r3,#214]
 765:../Simulink/Subsystem_OutputData.c **** 
 766:../Simulink/Subsystem_OutputData.c ****   /* Saturate: '<S63>/Saturation2' */
 767:../Simulink/Subsystem_OutputData.c ****   if (VCU_B.MHJ9_OUT > 1.0) {
 3172              	 .loc 1 767 0 discriminator 4
 3173 1d7c 854B     	 ldr r3,.L314+12
 3174 1d7e D3E90E23 	 ldrd r2,[r3,#56]
 3175 1d82 1046     	 mov r0,r2
 3176 1d84 1946     	 mov r1,r3
 3177 1d86 4FF00002 	 mov r2,#0
 3178 1d8a 844B     	 ldr r3,.L314+20
 3179 1d8c FFF7FEFF 	 bl __aeabi_dcmpgt
 3180 1d90 0346     	 mov r3,r0
 3181 1d92 002B     	 cmp r3,#0
 3182 1d94 08D0     	 beq .L288
 768:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = 1.0;
 3183              	 .loc 1 768 0
 3184 1d96 7F4B     	 ldr r3,.L314+12
 3185 1d98 03F59761 	 add r1,r3,#1208
 3186 1d9c 4FF00002 	 mov r2,#0
 3187 1da0 7E4B     	 ldr r3,.L314+20
 3188 1da2 C1E90023 	 strd r2,[r1]
 3189 1da6 1FE0     	 b .L203
 3190              	.L288:
 769:../Simulink/Subsystem_OutputData.c ****   } else if (VCU_B.MHJ9_OUT < 0.0) {
 3191              	 .loc 1 769 0
 3192 1da8 7A4B     	 ldr r3,.L314+12
 3193 1daa D3E90E23 	 ldrd r2,[r3,#56]
 3194 1dae 1046     	 mov r0,r2
 3195 1db0 1946     	 mov r1,r3
 3196 1db2 4FF00002 	 mov r2,#0
 3197 1db6 4FF00003 	 mov r3,#0
 3198 1dba FFF7FEFF 	 bl __aeabi_dcmplt
 3199 1dbe 0346     	 mov r3,r0
 3200 1dc0 002B     	 cmp r3,#0
 3201 1dc2 09D0     	 beq .L289
 770:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = 0.0;
 3202              	 .loc 1 770 0
 3203 1dc4 734B     	 ldr r3,.L314+12
 3204 1dc6 03F59761 	 add r1,r3,#1208
 3205 1dca 4FF00002 	 mov r2,#0
 3206 1dce 4FF00003 	 mov r3,#0
 3207 1dd2 C1E90023 	 strd r2,[r1]
 3208 1dd6 07E0     	 b .L203
 3209              	.L289:
 771:../Simulink/Subsystem_OutputData.c ****   } else {
 772:../Simulink/Subsystem_OutputData.c ****     VCU_B.Saturation2 = VCU_B.MHJ9_OUT;
 3210              	 .loc 1 772 0
 3211 1dd8 6E4B     	 ldr r3,.L314+12
 3212 1dda D3E90E23 	 ldrd r2,[r3,#56]
 3213 1dde 6D49     	 ldr r1,.L314+12
 3214 1de0 01F59761 	 add r1,r1,#1208
 3215 1de4 C1E90023 	 strd r2,[r1]
 3216              	.L203:
 773:../Simulink/Subsystem_OutputData.c ****   }
 774:../Simulink/Subsystem_OutputData.c **** 
 775:../Simulink/Subsystem_OutputData.c ****   /* End of Saturate: '<S63>/Saturation2' */
 776:../Simulink/Subsystem_OutputData.c **** 
 777:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/uint16_1 ' */
 778:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation2);
 3217              	 .loc 1 778 0
 3218 1de8 6A4B     	 ldr r3,.L314+12
 3219 1dea 03F59763 	 add r3,r3,#1208
 3220 1dee D3E90023 	 ldrd r2,[r3]
 3221 1df2 1046     	 mov r0,r2
 3222 1df4 1946     	 mov r1,r3
 3223 1df6 64A3     	 adr r3,.L314
 3224 1df8 D3E90023 	 ldrd r2,[r3]
 3225 1dfc FFF7FEFF 	 bl __aeabi_dmul
 3226 1e00 0246     	 mov r2,r0
 3227 1e02 0B46     	 mov r3,r1
 3228 1e04 1046     	 mov r0,r2
 3229 1e06 1946     	 mov r1,r3
 3230 1e08 FFF7FEFF 	 bl floor
 3231 1e0c C7E93C01 	 strd r0,[r7,#240]
 779:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 3232              	 .loc 1 779 0
 3233 1e10 D7E93C01 	 ldrd r0,[r7,#240]
 3234 1e14 FFF7FEFF 	 bl rtIsNaN
 3235 1e18 0346     	 mov r3,r0
 3236 1e1a 002B     	 cmp r3,#0
 3237 1e1c 06D1     	 bne .L206
 3238              	 .loc 1 779 0 is_stmt 0 discriminator 1
 3239 1e1e D7E93C01 	 ldrd r0,[r7,#240]
 3240 1e22 FFF7FEFF 	 bl rtIsInf
 3241 1e26 0346     	 mov r3,r0
 3242 1e28 002B     	 cmp r3,#0
 3243 1e2a 06D0     	 beq .L207
 3244              	.L206:
 780:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3245              	 .loc 1 780 0 is_stmt 1
 3246 1e2c 4FF00002 	 mov r2,#0
 3247 1e30 4FF00003 	 mov r3,#0
 3248 1e34 C7E93C23 	 strd r2,[r7,#240]
 3249 1e38 08E0     	 b .L208
 3250              	.L207:
 781:../Simulink/Subsystem_OutputData.c ****   } else {
 782:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3251              	 .loc 1 782 0
 3252 1e3a D7E93C01 	 ldrd r0,[r7,#240]
 3253 1e3e 4FF00002 	 mov r2,#0
 3254 1e42 534B     	 ldr r3,.L314+8
 3255 1e44 FFF7FEFF 	 bl fmod
 3256 1e48 C7E93C01 	 strd r0,[r7,#240]
 3257              	.L208:
 783:../Simulink/Subsystem_OutputData.c ****   }
 784:../Simulink/Subsystem_OutputData.c **** 
 785:../Simulink/Subsystem_OutputData.c ****   VCU_B.uint16_1 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3258              	 .loc 1 785 0
 3259 1e4c D7E93C01 	 ldrd r0,[r7,#240]
 3260 1e50 4FF00002 	 mov r2,#0
 3261 1e54 4FF00003 	 mov r3,#0
 3262 1e58 FFF7FEFF 	 bl __aeabi_dcmplt
 3263 1e5c 0346     	 mov r3,r0
 3264 1e5e 002B     	 cmp r3,#0
 3265 1e60 10D0     	 beq .L290
 786:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3266              	 .loc 1 786 0 discriminator 1
 3267 1e62 D7F8F030 	 ldr r3,[r7,#240]
 3268 1e66 BB60     	 str r3,[r7,#8]
 3269 1e68 D7F8F430 	 ldr r3,[r7,#244]
 3270 1e6c 83F00043 	 eor r3,r3,#-2147483648
 3271 1e70 FB60     	 str r3,[r7,#12]
 785:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3272              	 .loc 1 785 0 discriminator 1
 3273 1e72 D7E90201 	 ldrd r0,[r7,#8]
 3274 1e76 FFF7FEFF 	 bl __aeabi_d2uiz
 3275 1e7a 0346     	 mov r3,r0
 3276 1e7c 9BB2     	 uxth r3,r3
 3277 1e7e 5B42     	 negs r3,r3
 3278 1e80 9BB2     	 uxth r3,r3
 3279 1e82 05E0     	 b .L211
 3280              	.L290:
 785:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3281              	 .loc 1 785 0 is_stmt 0 discriminator 2
 3282 1e84 D7E93C01 	 ldrd r0,[r7,#240]
 3283 1e88 FFF7FEFF 	 bl __aeabi_d2uiz
 3284 1e8c 0346     	 mov r3,r0
 3285 1e8e 9BB2     	 uxth r3,r3
 3286              	.L211:
 785:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3287              	 .loc 1 785 0 discriminator 4
 3288 1e90 404A     	 ldr r2,.L314+12
 3289 1e92 A2F81037 	 strh r3,[r2,#1808]
 787:../Simulink/Subsystem_OutputData.c **** 
 788:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/uint16_1 ' */
 789:../Simulink/Subsystem_OutputData.c **** 
 790:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write6' */
 791:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_MHJ9_OUT = VCU_B.uint16_1;
 3290              	 .loc 1 791 0 is_stmt 1 discriminator 4
 3291 1e96 3F4B     	 ldr r3,.L314+12
 3292 1e98 B3F81027 	 ldrh r2,[r3,#1808]
 3293 1e9c 3E4B     	 ldr r3,.L314+16
 3294 1e9e A3F8D820 	 strh r2,[r3,#216]
 792:../Simulink/Subsystem_OutputData.c **** 
 793:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write8' */
 794:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Waterpump_PWM_active = VCU_ConstB.Gain6;
 3295              	 .loc 1 794 0 discriminator 4
 3296 1ea2 3F4B     	 ldr r3,.L314+24
 3297 1ea4 1A8A     	 ldrh r2,[r3,#16]
 3298 1ea6 3C4B     	 ldr r3,.L314+16
 3299 1ea8 A3F8DA20 	 strh r2,[r3,#218]
 795:../Simulink/Subsystem_OutputData.c **** 
 796:../Simulink/Subsystem_OutputData.c ****   /* Gain: '<S63>/Gain5' */
 797:../Simulink/Subsystem_OutputData.c ****   tmp = floor(65535.0 * VCU_B.Saturation_b);
 3300              	 .loc 1 797 0 discriminator 4
 3301 1eac 394B     	 ldr r3,.L314+12
 3302 1eae D3E9BC23 	 ldrd r2,[r3,#752]
 3303 1eb2 1046     	 mov r0,r2
 3304 1eb4 1946     	 mov r1,r3
 3305 1eb6 34A3     	 adr r3,.L314
 3306 1eb8 D3E90023 	 ldrd r2,[r3]
 3307 1ebc FFF7FEFF 	 bl __aeabi_dmul
 3308 1ec0 0246     	 mov r2,r0
 3309 1ec2 0B46     	 mov r3,r1
 3310 1ec4 1046     	 mov r0,r2
 3311 1ec6 1946     	 mov r1,r3
 3312 1ec8 FFF7FEFF 	 bl floor
 3313 1ecc C7E93C01 	 strd r0,[r7,#240]
 798:../Simulink/Subsystem_OutputData.c ****   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
 3314              	 .loc 1 798 0 discriminator 4
 3315 1ed0 D7E93C01 	 ldrd r0,[r7,#240]
 3316 1ed4 FFF7FEFF 	 bl rtIsNaN
 3317 1ed8 0346     	 mov r3,r0
 3318 1eda 002B     	 cmp r3,#0
 3319 1edc 06D1     	 bne .L212
 3320              	 .loc 1 798 0 is_stmt 0 discriminator 1
 3321 1ede D7E93C01 	 ldrd r0,[r7,#240]
 3322 1ee2 FFF7FEFF 	 bl rtIsInf
 3323 1ee6 0346     	 mov r3,r0
 3324 1ee8 002B     	 cmp r3,#0
 3325 1eea 06D0     	 beq .L213
 3326              	.L212:
 799:../Simulink/Subsystem_OutputData.c ****     tmp = 0.0;
 3327              	 .loc 1 799 0 is_stmt 1
 3328 1eec 4FF00002 	 mov r2,#0
 3329 1ef0 4FF00003 	 mov r3,#0
 3330 1ef4 C7E93C23 	 strd r2,[r7,#240]
 3331 1ef8 08E0     	 b .L214
 3332              	.L213:
 800:../Simulink/Subsystem_OutputData.c ****   } else {
 801:../Simulink/Subsystem_OutputData.c ****     tmp = fmod(tmp, 65536.0);
 3333              	 .loc 1 801 0
 3334 1efa D7E93C01 	 ldrd r0,[r7,#240]
 3335 1efe 4FF00002 	 mov r2,#0
 3336 1f02 234B     	 ldr r3,.L314+8
 3337 1f04 FFF7FEFF 	 bl fmod
 3338 1f08 C7E93C01 	 strd r0,[r7,#240]
 3339              	.L214:
 802:../Simulink/Subsystem_OutputData.c ****   }
 803:../Simulink/Subsystem_OutputData.c **** 
 804:../Simulink/Subsystem_OutputData.c ****   VCU_B.Gain5 = (uint16_T)(tmp < 0.0 ? (int32_T)(uint16_T)-(int16_T)(uint16_T)
 3340              	 .loc 1 804 0
 3341 1f0c D7E93C01 	 ldrd r0,[r7,#240]
 3342 1f10 4FF00002 	 mov r2,#0
 3343 1f14 4FF00003 	 mov r3,#0
 3344 1f18 FFF7FEFF 	 bl __aeabi_dcmplt
 3345 1f1c 0346     	 mov r3,r0
 3346 1f1e 002B     	 cmp r3,#0
 3347 1f20 10D0     	 beq .L291
 805:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3348              	 .loc 1 805 0 discriminator 1
 3349 1f22 D7F8F030 	 ldr r3,[r7,#240]
 3350 1f26 3B60     	 str r3,[r7]
 3351 1f28 D7F8F430 	 ldr r3,[r7,#244]
 3352 1f2c 83F00043 	 eor r3,r3,#-2147483648
 3353 1f30 7B60     	 str r3,[r7,#4]
 804:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3354              	 .loc 1 804 0 discriminator 1
 3355 1f32 D7E90001 	 ldrd r0,[r7]
 3356 1f36 FFF7FEFF 	 bl __aeabi_d2uiz
 3357 1f3a 0346     	 mov r3,r0
 3358 1f3c 9BB2     	 uxth r3,r3
 3359 1f3e 5B42     	 negs r3,r3
 3360 1f40 9BB2     	 uxth r3,r3
 3361 1f42 05E0     	 b .L217
 3362              	.L291:
 804:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3363              	 .loc 1 804 0 is_stmt 0 discriminator 2
 3364 1f44 D7E93C01 	 ldrd r0,[r7,#240]
 3365 1f48 FFF7FEFF 	 bl __aeabi_d2uiz
 3366 1f4c 0346     	 mov r3,r0
 3367 1f4e 9BB2     	 uxth r3,r3
 3368              	.L217:
 804:../Simulink/Subsystem_OutputData.c ****     -tmp : (int32_T)(uint16_T)tmp);
 3369              	 .loc 1 804 0 discriminator 4
 3370 1f50 104A     	 ldr r2,.L314+12
 3371 1f52 A2F81237 	 strh r3,[r2,#1810]
 806:../Simulink/Subsystem_OutputData.c **** 
 807:../Simulink/Subsystem_OutputData.c ****   /* End of Gain: '<S63>/Gain5' */
 808:../Simulink/Subsystem_OutputData.c **** 
 809:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write9' */
 810:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Fans1_PWM_active = VCU_B.Gain5;
 3372              	 .loc 1 810 0 is_stmt 1 discriminator 4
 3373 1f56 0F4B     	 ldr r3,.L314+12
 3374 1f58 B3F81227 	 ldrh r2,[r3,#1810]
 3375 1f5c 0E4B     	 ldr r3,.L314+16
 3376 1f5e A3F8DC20 	 strh r2,[r3,#220]
 811:../Simulink/Subsystem_OutputData.c **** 
 812:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write11' */
 813:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_BSD = VCU_B.LogicalOperator1_a;
 3377              	 .loc 1 813 0 discriminator 4
 3378 1f62 0C4B     	 ldr r3,.L314+12
 3379 1f64 93F80A28 	 ldrb r2,[r3,#2058]
 3380 1f68 0B4B     	 ldr r3,.L314+16
 3381 1f6a 83F85F21 	 strb r2,[r3,#351]
 814:../Simulink/Subsystem_OutputData.c **** 
 815:../Simulink/Subsystem_OutputData.c ****   /* DataStoreWrite: '<S63>/Data Store Write7' */
 816:../Simulink/Subsystem_OutputData.c ****   VCU_DW.VAR_OUT_Brakelight = VCU_B.Brakelight;
 3382              	 .loc 1 816 0 discriminator 4
 3383 1f6e 094B     	 ldr r3,.L314+12
 3384 1f70 93F81628 	 ldrb r2,[r3,#2070]
 3385 1f74 084B     	 ldr r3,.L314+16
 3386 1f76 83F86321 	 strb r2,[r3,#355]
 817:../Simulink/Subsystem_OutputData.c **** }
 3387              	 .loc 1 817 0 discriminator 4
 3388 1f7a F837     	 adds r7,r7,#248
 3389              	.LCFI3:
 3390              	 .cfi_def_cfa_offset 32
 3391 1f7c BD46     	 mov sp,r7
 3392              	.LCFI4:
 3393              	 .cfi_def_cfa_register 13
 3394              	 
 3395 1f7e BDE8B08F 	 pop {r4,r5,r7,r8,r9,r10,fp,pc}
 3396              	.L315:
 3397 1f82 00BFAFF3 	 .align 3
 3397      0080
 3398              	.L314:
 3399 1f88 00000000 	 .word 0
 3400 1f8c E0FFEF40 	 .word 1089470432
 3401 1f90 0000F040 	 .word 1089470464
 3402 1f94 00000000 	 .word VCU_B
 3403 1f98 00000000 	 .word VCU_DW
 3404 1f9c 0000F03F 	 .word 1072693248
 3405 1fa0 00000000 	 .word VCU_ConstB
 3406              	 .cfi_endproc
 3407              	.LFE175:
 3409 1fa4 AFF30080 	 .text
 3410              	.Letext0:
 3411              	 .file 2 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3412              	 .file 3 "../Simulink/rtwtypes.h"
 3413              	 .file 4 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3414              	 .file 5 "../Simulink/VCU.h"
 3415              	 .file 6 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_06_17_VCU_jr20_Source/2021_06_17_VCU_jr20_Source/Libraries/CMSIS/Include/cmsis_gcc.h"
 3416              	 .file 7 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_06_17_VCU_jr20_Source/2021_06_17_VCU_jr20_Source/Libraries/CMSIS/Include/core_cm4.h"
 3417              	 .file 8 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_06_17_VCU_jr20_Source/2021_06_17_VCU_jr20_Source/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 Subsystem_OutputData.c
    {standard input}:27     .text.FUNC_OutputData:00000000 $t
    {standard input}:32     .text.FUNC_OutputData:00000000 FUNC_OutputData
    {standard input}:353    .text.FUNC_OutputData:000002c8 $d
    {standard input}:361    .text.FUNC_OutputData:000002e0 $t
    {standard input}:632    .text.FUNC_OutputData:00000570 $d
    {standard input}:642    .text.FUNC_OutputData:00000590 $t
    {standard input}:890    .text.FUNC_OutputData:000007d8 $d
    {standard input}:898    .text.FUNC_OutputData:000007f0 $t
    {standard input}:1169   .text.FUNC_OutputData:00000a7c $d
    {standard input}:1174   .text.FUNC_OutputData:00000a88 $t
    {standard input}:1462   .text.FUNC_OutputData:00000d38 $d
    {standard input}:1470   .text.FUNC_OutputData:00000d50 $t
    {standard input}:1729   .text.FUNC_OutputData:00000fc4 $d
    {standard input}:1734   .text.FUNC_OutputData:00000fd0 $t
    {standard input}:2017   .text.FUNC_OutputData:00001284 $d
    {standard input}:2023   .text.FUNC_OutputData:00001294 $t
    {standard input}:2306   .text.FUNC_OutputData:00001548 $d
    {standard input}:2315   .text.FUNC_OutputData:00001564 $t
    {standard input}:2598   .text.FUNC_OutputData:00001818 $d
    {standard input}:2606   .text.FUNC_OutputData:00001830 $t
    {standard input}:2800   .text.FUNC_OutputData:00001a04 $d
    {standard input}:2807   .text.FUNC_OutputData:00001a18 $t
    {standard input}:3120   .text.FUNC_OutputData:00001cf8 $d
    {standard input}:3129   .text.FUNC_OutputData:00001d14 $t
    {standard input}:3399   .text.FUNC_OutputData:00001f88 $d
                     .debug_frame:00000010 $d
    {standard input}:3409   .text.FUNC_OutputData:00001fa4 $t

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_dcmplt
__aeabi_d2uiz
__aeabi_dadd
__aeabi_dcmple
__aeabi_ui2d
__aeabi_dcmpgt
floor
rtIsNaN
rtIsInf
fmod
VCU_B
VCU_DW
VCU_ConstB
