#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 12 08:35:47 2019
# Process ID: 7940
# Current directory: E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log Basys3_Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Basys3_Top.tcl -notrace
# Log file: E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top.vdi
# Journal file: E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Basys3_Top.tcl -notrace
Command: link_design -top Basys3_Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/ip/inst_rom/inst_rom.dcp' for cell 'irom'
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/vivado/mimiMIPS_B3_v1.2/Basys-3.xdc]
Finished Parsing XDC File [E:/vivado/mimiMIPS_B3_v1.2/Basys-3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 601.012 ; gain = 331.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 610.957 ; gain = 9.945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a3a79da5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1167.258 ; gain = 556.301

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a3a79da5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aec26209

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 121 cells and removed 152 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b4508182

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b4508182

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 129f21e59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11e024b25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1167.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11e024b25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.993 . Memory (MB): peak = 1167.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11e024b25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1167.258 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11e024b25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1167.258 ; gain = 566.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Basys3_Top_drc_opted.rpt -pb Basys3_Top_drc_opted.pb -rpx Basys3_Top_drc_opted.rpx
Command: report_drc -file Basys3_Top_drc_opted.rpt -pb Basys3_Top_drc_opted.pb -rpx Basys3_Top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9387ee4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1167.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d541934c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bfb977c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bfb977c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bfb977c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18e0d67a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1167.258 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16a8d8668

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b556120b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b556120b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173006e6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fb9ac5a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fb9ac5a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fb9ac5a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b9e32fb3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16f773a42

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15ddfd94e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15ddfd94e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15ddfd94e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15ddfd94e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7ad0d1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f7ad0d1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 123ea8b20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 123ea8b20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 123ea8b20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 123ea8b20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f968f94b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f968f94b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000
Ending Placer Task | Checksum: d1a398f2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.258 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1174.273 ; gain = 7.016
INFO: [Common 17-1381] The checkpoint 'E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Basys3_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1174.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Basys3_Top_utilization_placed.rpt -pb Basys3_Top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1174.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Basys3_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1174.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d015adfb ConstDB: 0 ShapeSum: 18deaf7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efe1622d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1266.176 ; gain = 91.902
Post Restoration Checksum: NetGraph: eaebf8aa NumContArr: 4f56983 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: efe1622d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1266.176 ; gain = 91.902

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: efe1622d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1272.168 ; gain = 97.895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: efe1622d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1272.168 ; gain = 97.895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f1abaeed

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1278.074 ; gain = 103.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.984  | TNS=0.000  | WHS=-0.158 | THS=-8.367 |

Phase 2 Router Initialization | Checksum: c957eb19

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14076bbf0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 341
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bdb3591f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801
Phase 4 Rip-up And Reroute | Checksum: 1bdb3591f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 187e88d0b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 187e88d0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187e88d0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801
Phase 5 Delay and Skew Optimization | Checksum: 187e88d0b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ee76763a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14684ed3f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801
Phase 6 Post Hold Fix | Checksum: 14684ed3f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.45053 %
  Global Horizontal Routing Utilization  = 0.598256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147e2e230

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.074 ; gain = 103.801

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147e2e230

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1278.734 ; gain = 104.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1094fd16b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 1278.734 ; gain = 104.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.338  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1094fd16b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 1278.734 ; gain = 104.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 1278.734 ; gain = 104.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1278.734 ; gain = 104.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1281.652 ; gain = 2.918
INFO: [Common 17-1381] The checkpoint 'E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Basys3_Top_drc_routed.rpt -pb Basys3_Top_drc_routed.pb -rpx Basys3_Top_drc_routed.rpx
Command: report_drc -file Basys3_Top_drc_routed.rpt -pb Basys3_Top_drc_routed.pb -rpx Basys3_Top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Basys3_Top_methodology_drc_routed.rpt -pb Basys3_Top_methodology_drc_routed.pb -rpx Basys3_Top_methodology_drc_routed.rpx
Command: report_methodology -file Basys3_Top_methodology_drc_routed.rpt -pb Basys3_Top_methodology_drc_routed.pb -rpx Basys3_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/vivado/mimiMIPS_B3_v1.2/project_1/project_1.runs/impl_1/Basys3_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Basys3_Top_power_routed.rpt -pb Basys3_Top_power_summary_routed.pb -rpx Basys3_Top_power_routed.rpx
Command: report_power -file Basys3_Top_power_routed.rpt -pb Basys3_Top_power_summary_routed.pb -rpx Basys3_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Basys3_Top_route_status.rpt -pb Basys3_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -pb Basys3_Top_timing_summary_routed.pb -rpx Basys3_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Basys3_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Basys3_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Basys3_Top_bus_skew_routed.rpt -pb Basys3_Top_bus_skew_routed.pb -rpx Basys3_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 08:37:57 2019...
