<stg><name>channel_mult_Pipeline_VITIS_LOOP_63_1</name>


<trans_list>

<trans id="667" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %data_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_idx"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln1171_134_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_134

]]></Node>
<StgValue><ssdm name="sext_ln1171_134_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln1171_133_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_133

]]></Node>
<StgValue><ssdm name="sext_ln1171_133_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln1171_132_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_132

]]></Node>
<StgValue><ssdm name="sext_ln1171_132_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln1171_131_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_131

]]></Node>
<StgValue><ssdm name="sext_ln1171_131_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln1171_130_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_130

]]></Node>
<StgValue><ssdm name="sext_ln1171_130_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln1171_129_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_129

]]></Node>
<StgValue><ssdm name="sext_ln1171_129_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln1171_128_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_128

]]></Node>
<StgValue><ssdm name="sext_ln1171_128_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln1171_127_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_127

]]></Node>
<StgValue><ssdm name="sext_ln1171_127_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln1171_126_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_126

]]></Node>
<StgValue><ssdm name="sext_ln1171_126_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln1171_125_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_125

]]></Node>
<StgValue><ssdm name="sext_ln1171_125_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln1171_124_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_124

]]></Node>
<StgValue><ssdm name="sext_ln1171_124_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln1171_123_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_123

]]></Node>
<StgValue><ssdm name="sext_ln1171_123_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln1171_122_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_122

]]></Node>
<StgValue><ssdm name="sext_ln1171_122_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln1171_121_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_121

]]></Node>
<StgValue><ssdm name="sext_ln1171_121_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln1171_120_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_120

]]></Node>
<StgValue><ssdm name="sext_ln1171_120_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln1171_119_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_119

]]></Node>
<StgValue><ssdm name="sext_ln1171_119_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %sext_ln1171_118_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_118

]]></Node>
<StgValue><ssdm name="sext_ln1171_118_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln1171_117_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_117

]]></Node>
<StgValue><ssdm name="sext_ln1171_117_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln1171_116_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_116

]]></Node>
<StgValue><ssdm name="sext_ln1171_116_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln1171_115_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_115

]]></Node>
<StgValue><ssdm name="sext_ln1171_115_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln1171_114_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_114

]]></Node>
<StgValue><ssdm name="sext_ln1171_114_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln1171_113_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_113

]]></Node>
<StgValue><ssdm name="sext_ln1171_113_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln1171_112_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_112

]]></Node>
<StgValue><ssdm name="sext_ln1171_112_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln1171_111_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_111

]]></Node>
<StgValue><ssdm name="sext_ln1171_111_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln1171_110_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_110

]]></Node>
<StgValue><ssdm name="sext_ln1171_110_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln1171_109_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_109

]]></Node>
<StgValue><ssdm name="sext_ln1171_109_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %sext_ln1171_108_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_108

]]></Node>
<StgValue><ssdm name="sext_ln1171_108_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %sext_ln1171_107_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_107

]]></Node>
<StgValue><ssdm name="sext_ln1171_107_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %sext_ln1171_106_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_106

]]></Node>
<StgValue><ssdm name="sext_ln1171_106_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %sext_ln1171_105_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_105

]]></Node>
<StgValue><ssdm name="sext_ln1171_105_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %sext_ln1171_104_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_104

]]></Node>
<StgValue><ssdm name="sext_ln1171_104_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %sext_ln1171_103_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_103

]]></Node>
<StgValue><ssdm name="sext_ln1171_103_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %sext_ln1171_102_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_102

]]></Node>
<StgValue><ssdm name="sext_ln1171_102_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %sext_ln1171_101_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_101

]]></Node>
<StgValue><ssdm name="sext_ln1171_101_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %sext_ln1171_100_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_100

]]></Node>
<StgValue><ssdm name="sext_ln1171_100_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %sext_ln1171_99_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_99

]]></Node>
<StgValue><ssdm name="sext_ln1171_99_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %sext_ln1171_98_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_98

]]></Node>
<StgValue><ssdm name="sext_ln1171_98_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %sext_ln1171_97_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_97

]]></Node>
<StgValue><ssdm name="sext_ln1171_97_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %sext_ln1171_96_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_96

]]></Node>
<StgValue><ssdm name="sext_ln1171_96_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %sext_ln1171_95_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_95

]]></Node>
<StgValue><ssdm name="sext_ln1171_95_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %sext_ln1171_94_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_94

]]></Node>
<StgValue><ssdm name="sext_ln1171_94_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %sext_ln1171_93_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_93

]]></Node>
<StgValue><ssdm name="sext_ln1171_93_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %sext_ln1171_92_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_92

]]></Node>
<StgValue><ssdm name="sext_ln1171_92_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %sext_ln1171_91_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_91

]]></Node>
<StgValue><ssdm name="sext_ln1171_91_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %sext_ln1171_90_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_90

]]></Node>
<StgValue><ssdm name="sext_ln1171_90_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %sext_ln1171_89_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_89

]]></Node>
<StgValue><ssdm name="sext_ln1171_89_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %sext_ln1171_88_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_88

]]></Node>
<StgValue><ssdm name="sext_ln1171_88_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %sext_ln1171_87_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_87

]]></Node>
<StgValue><ssdm name="sext_ln1171_87_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %sext_ln1171_86_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_86

]]></Node>
<StgValue><ssdm name="sext_ln1171_86_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %sext_ln1171_85_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_85

]]></Node>
<StgValue><ssdm name="sext_ln1171_85_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:51 %sext_ln1171_84_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_84

]]></Node>
<StgValue><ssdm name="sext_ln1171_84_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:52 %sext_ln1171_83_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_83

]]></Node>
<StgValue><ssdm name="sext_ln1171_83_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:53 %sext_ln1171_82_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_82

]]></Node>
<StgValue><ssdm name="sext_ln1171_82_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:54 %sext_ln1171_81_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_81

]]></Node>
<StgValue><ssdm name="sext_ln1171_81_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %sext_ln1171_80_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_80

]]></Node>
<StgValue><ssdm name="sext_ln1171_80_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %sext_ln1171_79_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_79

]]></Node>
<StgValue><ssdm name="sext_ln1171_79_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %sext_ln1171_78_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_78

]]></Node>
<StgValue><ssdm name="sext_ln1171_78_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %sext_ln1171_77_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="sext_ln1171_77_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %sext_ln1171_76_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_76

]]></Node>
<StgValue><ssdm name="sext_ln1171_76_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %sext_ln1171_75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="sext_ln1171_75_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %sext_ln1171_74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="sext_ln1171_74_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %sext_ln1171_73_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="sext_ln1171_73_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %sext_ln1171_72_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="sext_ln1171_72_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %sext_ln1171_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1171

]]></Node>
<StgValue><ssdm name="sext_ln1171_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:65 %sext_ln1171_134_cast = sext i16 %sext_ln1171_134_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_134_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:66 %sext_ln1171_133_cast = sext i16 %sext_ln1171_133_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_133_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:67 %sext_ln1171_132_cast = sext i16 %sext_ln1171_132_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_132_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:68 %sext_ln1171_131_cast = sext i16 %sext_ln1171_131_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_131_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:69 %sext_ln1171_130_cast = sext i16 %sext_ln1171_130_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_130_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:70 %sext_ln1171_129_cast = sext i16 %sext_ln1171_129_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_129_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:71 %sext_ln1171_128_cast = sext i16 %sext_ln1171_128_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_128_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:72 %sext_ln1171_127_cast = sext i16 %sext_ln1171_127_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_127_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:73 %sext_ln1171_126_cast = sext i16 %sext_ln1171_126_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_126_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:74 %sext_ln1171_125_cast = sext i16 %sext_ln1171_125_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_125_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:75 %sext_ln1171_124_cast = sext i16 %sext_ln1171_124_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_124_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:76 %sext_ln1171_123_cast = sext i16 %sext_ln1171_123_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_123_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:77 %sext_ln1171_122_cast = sext i16 %sext_ln1171_122_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_122_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:78 %sext_ln1171_121_cast = sext i16 %sext_ln1171_121_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_121_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:79 %sext_ln1171_120_cast = sext i16 %sext_ln1171_120_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_120_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:80 %sext_ln1171_119_cast = sext i16 %sext_ln1171_119_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_119_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:81 %sext_ln1171_118_cast = sext i16 %sext_ln1171_118_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_118_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:82 %sext_ln1171_117_cast = sext i16 %sext_ln1171_117_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_117_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:83 %sext_ln1171_116_cast = sext i16 %sext_ln1171_116_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_116_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:84 %sext_ln1171_115_cast = sext i16 %sext_ln1171_115_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_115_cast"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:85 %sext_ln1171_114_cast = sext i16 %sext_ln1171_114_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_114_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:86 %sext_ln1171_113_cast = sext i16 %sext_ln1171_113_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_113_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:87 %sext_ln1171_112_cast = sext i16 %sext_ln1171_112_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_112_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:88 %sext_ln1171_111_cast = sext i16 %sext_ln1171_111_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_111_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:89 %sext_ln1171_110_cast = sext i16 %sext_ln1171_110_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_110_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:90 %sext_ln1171_109_cast = sext i16 %sext_ln1171_109_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_109_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:91 %sext_ln1171_108_cast = sext i16 %sext_ln1171_108_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_108_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:92 %sext_ln1171_107_cast = sext i16 %sext_ln1171_107_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_107_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:93 %sext_ln1171_106_cast = sext i16 %sext_ln1171_106_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_106_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:94 %sext_ln1171_105_cast = sext i16 %sext_ln1171_105_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_105_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:95 %sext_ln1171_104_cast = sext i16 %sext_ln1171_104_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_104_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:96 %sext_ln1171_103_cast = sext i16 %sext_ln1171_103_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_103_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:97 %sext_ln1171_102_cast = sext i16 %sext_ln1171_102_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_102_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:98 %sext_ln1171_101_cast = sext i16 %sext_ln1171_101_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_101_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:99 %sext_ln1171_100_cast = sext i16 %sext_ln1171_100_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_100_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:100 %sext_ln1171_99_cast = sext i16 %sext_ln1171_99_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_99_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:101 %sext_ln1171_98_cast = sext i16 %sext_ln1171_98_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_98_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:102 %sext_ln1171_97_cast = sext i16 %sext_ln1171_97_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_97_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:103 %sext_ln1171_96_cast = sext i16 %sext_ln1171_96_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_96_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:104 %sext_ln1171_95_cast = sext i16 %sext_ln1171_95_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_95_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:105 %sext_ln1171_94_cast = sext i16 %sext_ln1171_94_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_94_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:106 %sext_ln1171_93_cast = sext i16 %sext_ln1171_93_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_93_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:107 %sext_ln1171_92_cast = sext i16 %sext_ln1171_92_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_92_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:108 %sext_ln1171_91_cast = sext i16 %sext_ln1171_91_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_91_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:109 %sext_ln1171_90_cast = sext i16 %sext_ln1171_90_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_90_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:110 %sext_ln1171_89_cast = sext i16 %sext_ln1171_89_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_89_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:111 %sext_ln1171_88_cast = sext i16 %sext_ln1171_88_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_88_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:112 %sext_ln1171_87_cast = sext i16 %sext_ln1171_87_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_87_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:113 %sext_ln1171_86_cast = sext i16 %sext_ln1171_86_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_86_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:114 %sext_ln1171_85_cast = sext i16 %sext_ln1171_85_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_85_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:115 %sext_ln1171_84_cast = sext i16 %sext_ln1171_84_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_84_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:116 %sext_ln1171_83_cast = sext i16 %sext_ln1171_83_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_83_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:117 %sext_ln1171_82_cast = sext i16 %sext_ln1171_82_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_82_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:118 %sext_ln1171_81_cast = sext i16 %sext_ln1171_81_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_81_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:119 %sext_ln1171_80_cast = sext i16 %sext_ln1171_80_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_80_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:120 %sext_ln1171_79_cast = sext i16 %sext_ln1171_79_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_79_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:121 %sext_ln1171_78_cast = sext i16 %sext_ln1171_78_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_78_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:122 %sext_ln1171_77_cast = sext i16 %sext_ln1171_77_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_77_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:123 %sext_ln1171_76_cast = sext i16 %sext_ln1171_76_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_76_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:124 %sext_ln1171_75_cast = sext i16 %sext_ln1171_75_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_75_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:125 %sext_ln1171_74_cast = sext i16 %sext_ln1171_74_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_74_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:126 %sext_ln1171_73_cast = sext i16 %sext_ln1171_73_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_73_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:127 %sext_ln1171_72_cast = sext i16 %sext_ln1171_72_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_72_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:128 %sext_ln1171_cast = sext i16 %sext_ln1171_read

]]></Node>
<StgValue><ssdm name="sext_ln1171_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %channel_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i5 0, i5 %data_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:133 %br_ln0 = br void %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader324.i:0 %data_idx_3 = load i5 %data_idx

]]></Node>
<StgValue><ssdm name="data_idx_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader324.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader324.i:2 %icmp_ln63 = icmp_eq  i5 %data_idx_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader324.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader324.i:4 %data_idx_4 = add i5 %data_idx_3, i5 1

]]></Node>
<StgValue><ssdm name="data_idx_4"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader324.i:5 %br_ln63 = br i1 %icmp_ln63, void %.split338.i, void %channel_mult.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split338.i:265 %store_ln63 = store i5 %data_idx_4, i5 %data_idx

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="164" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split338.i:1 %DATA_TEMP_V_0 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_0"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split338.i:2 %DATA_TEMP_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:9 %sext_ln1171_135 = sext i16 %DATA_TEMP_V_0

]]></Node>
<StgValue><ssdm name="sext_ln1171_135"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:10 %mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:48 %mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:79 %mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_9"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:110 %mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_10"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:141 %mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_11"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:172 %mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_12"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:203 %mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_13"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:234 %mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="175" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:3 %DATA_TEMP_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:4 %DATA_TEMP_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_3"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:10 %mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:13 %sext_ln1171_136 = sext i16 %DATA_TEMP_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_136"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:14 %mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:48 %mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_8"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:51 %mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:79 %mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:82 %mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:110 %mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:113 %mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:141 %mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_11"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:144 %mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:172 %mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_12"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:175 %mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:203 %mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_13"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:206 %mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:234 %mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_14"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:237 %mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="194" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:5 %DATA_TEMP_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_4"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:6 %DATA_TEMP_V_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_5"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:10 %mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:14 %mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:18 %sext_ln1171_137 = sext i16 %DATA_TEMP_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_137"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:19 %mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:48 %mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_8"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:51 %mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:55 %mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:79 %mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_9"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:82 %mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:86 %mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:110 %mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_10"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:113 %mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:117 %mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:141 %mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_11"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:144 %mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:148 %mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:172 %mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_12"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:175 %mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:179 %mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:203 %mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_13"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:206 %mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:210 %mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:234 %mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_14"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:237 %mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:241 %mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="221" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:7 %DATA_TEMP_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xr

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_6"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split338.i:8 %DATA_TEMP_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %xi

]]></Node>
<StgValue><ssdm name="DATA_TEMP_V_7"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:10 %mul_ln717 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_cast

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:11 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:12 %and_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:14 %mul_ln1245 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_72_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:15 %add_ln1245 = add i24 %mul_ln1245, i24 %and_ln1

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:19 %mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:23 %sext_ln1171_138 = sext i16 %DATA_TEMP_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_138"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:24 %mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:48 %mul_ln717_8 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_79_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_8"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:49 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:50 %and_ln737_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_60"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:51 %mul_ln1245_62 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_80_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:52 %add_ln1245_62 = add i24 %mul_ln1245_62, i24 %and_ln737_60

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:55 %mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:59 %mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:79 %mul_ln717_9 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_87_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_9"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:80 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:81 %and_ln737_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_67"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:82 %mul_ln1245_69 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_88_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:83 %add_ln1245_69 = add i24 %mul_ln1245_69, i24 %and_ln737_67

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:86 %mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:90 %mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:110 %mul_ln717_10 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_95_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_10"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:111 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:112 %and_ln737_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_74"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:113 %mul_ln1245_76 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_96_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:114 %add_ln1245_76 = add i24 %mul_ln1245_76, i24 %and_ln737_74

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:117 %mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:121 %mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:141 %mul_ln717_11 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_103_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_11"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:142 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:143 %and_ln737_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_81"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:144 %mul_ln1245_83 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_104_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:145 %add_ln1245_83 = add i24 %mul_ln1245_83, i24 %and_ln737_81

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:148 %mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:152 %mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:172 %mul_ln717_12 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_111_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_12"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:173 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:174 %and_ln737_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_88"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:175 %mul_ln1245_90 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_112_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:176 %add_ln1245_90 = add i24 %mul_ln1245_90, i24 %and_ln737_88

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:179 %mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:183 %mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:203 %mul_ln717_13 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_119_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_13"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:204 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:205 %and_ln737_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_95"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:206 %mul_ln1245_97 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_120_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:207 %add_ln1245_97 = add i24 %mul_ln1245_97, i24 %and_ln737_95

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:210 %mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:214 %mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:234 %mul_ln717_14 = mul i24 %sext_ln1171_135, i24 %sext_ln1171_127_cast

]]></Node>
<StgValue><ssdm name="mul_ln717_14"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:235 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:236 %and_ln737_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_102"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:237 %mul_ln1245_104 = mul i24 %sext_ln1171_136, i24 %sext_ln1171_128_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:238 %add_ln1245_104 = add i24 %mul_ln1245_104, i24 %and_ln737_102

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:241 %mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:245 %mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="280" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:15 %add_ln1245 = add i24 %mul_ln1245, i24 %and_ln1

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:16 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:17 %and_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_s"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:19 %mul_ln1245_56 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_73_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:20 %add_ln1245_56 = add i24 %mul_ln1245_56, i24 %and_ln737_s

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:24 %mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:28 %sext_ln1171_139 = sext i16 %DATA_TEMP_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_139"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:29 %mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:52 %add_ln1245_62 = add i24 %mul_ln1245_62, i24 %and_ln737_60

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:53 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:54 %and_ln737_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_61"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:55 %mul_ln1245_63 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_81_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:56 %add_ln1245_63 = add i24 %mul_ln1245_63, i24 %and_ln737_61

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:59 %mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:63 %mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:83 %add_ln1245_69 = add i24 %mul_ln1245_69, i24 %and_ln737_67

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:84 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_69, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:85 %and_ln737_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_68"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:86 %mul_ln1245_70 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_89_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:87 %add_ln1245_70 = add i24 %mul_ln1245_70, i24 %and_ln737_68

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:90 %mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:94 %mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:114 %add_ln1245_76 = add i24 %mul_ln1245_76, i24 %and_ln737_74

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:115 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_76, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:116 %and_ln737_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_75"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:117 %mul_ln1245_77 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_97_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:118 %add_ln1245_77 = add i24 %mul_ln1245_77, i24 %and_ln737_75

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:121 %mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:125 %mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:145 %add_ln1245_83 = add i24 %mul_ln1245_83, i24 %and_ln737_81

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:146 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_83, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:147 %and_ln737_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_82"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:148 %mul_ln1245_84 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:149 %add_ln1245_84 = add i24 %mul_ln1245_84, i24 %and_ln737_82

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:152 %mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:156 %mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:176 %add_ln1245_90 = add i24 %mul_ln1245_90, i24 %and_ln737_88

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:177 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_90, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:178 %and_ln737_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_89"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:179 %mul_ln1245_91 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_113_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:180 %add_ln1245_91 = add i24 %mul_ln1245_91, i24 %and_ln737_89

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:183 %mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:187 %mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:207 %add_ln1245_97 = add i24 %mul_ln1245_97, i24 %and_ln737_95

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:208 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_97, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:209 %and_ln737_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_96"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:210 %mul_ln1245_98 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_121_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:211 %add_ln1245_98 = add i24 %mul_ln1245_98, i24 %and_ln737_96

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:214 %mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:218 %mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:238 %add_ln1245_104 = add i24 %mul_ln1245_104, i24 %and_ln737_102

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:239 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_104, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:240 %and_ln737_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_103"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:241 %mul_ln1245_105 = mul i24 %sext_ln1171_137, i24 %sext_ln1171_129_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:242 %add_ln1245_105 = add i24 %mul_ln1245_105, i24 %and_ln737_103

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:245 %mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:249 %mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="337" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:20 %add_ln1245_56 = add i24 %mul_ln1245_56, i24 %and_ln737_s

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:21 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:22 %and_ln737_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_55"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:24 %mul_ln1245_57 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_74_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:25 %add_ln1245_57 = add i24 %mul_ln1245_57, i24 %and_ln737_55

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:29 %mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:33 %sext_ln1171_140 = sext i16 %DATA_TEMP_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_140"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:34 %mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:56 %add_ln1245_63 = add i24 %mul_ln1245_63, i24 %and_ln737_61

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:57 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:58 %and_ln737_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_62"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:59 %mul_ln1245_64 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_82_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:60 %add_ln1245_64 = add i24 %mul_ln1245_64, i24 %and_ln737_62

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:63 %mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:67 %mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:87 %add_ln1245_70 = add i24 %mul_ln1245_70, i24 %and_ln737_68

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:88 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_70, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:89 %and_ln737_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_69"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:90 %mul_ln1245_71 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_90_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:91 %add_ln1245_71 = add i24 %mul_ln1245_71, i24 %and_ln737_69

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:94 %mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:98 %mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:118 %add_ln1245_77 = add i24 %mul_ln1245_77, i24 %and_ln737_75

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:119 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_77, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:120 %and_ln737_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_76"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:121 %mul_ln1245_78 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_98_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:122 %add_ln1245_78 = add i24 %mul_ln1245_78, i24 %and_ln737_76

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:125 %mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:129 %mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:149 %add_ln1245_84 = add i24 %mul_ln1245_84, i24 %and_ln737_82

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:150 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_84, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:151 %and_ln737_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_83"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:152 %mul_ln1245_85 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_106_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:153 %add_ln1245_85 = add i24 %mul_ln1245_85, i24 %and_ln737_83

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:156 %mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:160 %mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:180 %add_ln1245_91 = add i24 %mul_ln1245_91, i24 %and_ln737_89

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:181 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_91, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:182 %and_ln737_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_90"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:183 %mul_ln1245_92 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:184 %add_ln1245_92 = add i24 %mul_ln1245_92, i24 %and_ln737_90

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:187 %mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:191 %mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:211 %add_ln1245_98 = add i24 %mul_ln1245_98, i24 %and_ln737_96

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:212 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_98, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:213 %and_ln737_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_97"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:214 %mul_ln1245_99 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_122_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:215 %add_ln1245_99 = add i24 %mul_ln1245_99, i24 %and_ln737_97

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:218 %mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:222 %mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:242 %add_ln1245_105 = add i24 %mul_ln1245_105, i24 %and_ln737_103

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:243 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_105, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:244 %and_ln737_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_104"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:245 %mul_ln1245_106 = mul i24 %sext_ln1171_138, i24 %sext_ln1171_130_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:246 %add_ln1245_106 = add i24 %mul_ln1245_106, i24 %and_ln737_104

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:249 %mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:253 %mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="394" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:25 %add_ln1245_57 = add i24 %mul_ln1245_57, i24 %and_ln737_55

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:26 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:27 %and_ln737_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_56"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:29 %mul_ln1245_58 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_75_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:30 %add_ln1245_58 = add i24 %mul_ln1245_58, i24 %and_ln737_56

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:34 %mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:60 %add_ln1245_64 = add i24 %mul_ln1245_64, i24 %and_ln737_62

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:61 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_64, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:62 %and_ln737_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_63"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:63 %mul_ln1245_65 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_83_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:64 %add_ln1245_65 = add i24 %mul_ln1245_65, i24 %and_ln737_63

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:67 %mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:91 %add_ln1245_71 = add i24 %mul_ln1245_71, i24 %and_ln737_69

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:92 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:93 %and_ln737_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_70"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:94 %mul_ln1245_72 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_91_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:95 %add_ln1245_72 = add i24 %mul_ln1245_72, i24 %and_ln737_70

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:98 %mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:122 %add_ln1245_78 = add i24 %mul_ln1245_78, i24 %and_ln737_76

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:123 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:124 %and_ln737_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_77"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:125 %mul_ln1245_79 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_99_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:126 %add_ln1245_79 = add i24 %mul_ln1245_79, i24 %and_ln737_77

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:129 %mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:153 %add_ln1245_85 = add i24 %mul_ln1245_85, i24 %and_ln737_83

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:154 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:155 %and_ln737_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_84"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:156 %mul_ln1245_86 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_107_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:157 %add_ln1245_86 = add i24 %mul_ln1245_86, i24 %and_ln737_84

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:160 %mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:184 %add_ln1245_92 = add i24 %mul_ln1245_92, i24 %and_ln737_90

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:185 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_92, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:186 %and_ln737_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_91"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:187 %mul_ln1245_93 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_115_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:188 %add_ln1245_93 = add i24 %mul_ln1245_93, i24 %and_ln737_91

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:191 %mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:215 %add_ln1245_99 = add i24 %mul_ln1245_99, i24 %and_ln737_97

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:216 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_99, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:217 %and_ln737_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_98"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:218 %mul_ln1245_100 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:219 %add_ln1245_100 = add i24 %mul_ln1245_100, i24 %and_ln737_98

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:222 %mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:246 %add_ln1245_106 = add i24 %mul_ln1245_106, i24 %and_ln737_104

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:247 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_106, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:248 %and_ln737_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_105"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:249 %mul_ln1245_107 = mul i24 %sext_ln1171_139, i24 %sext_ln1171_131_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:250 %add_ln1245_107 = add i24 %mul_ln1245_107, i24 %and_ln737_105

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:253 %mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="442" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:30 %add_ln1245_58 = add i24 %mul_ln1245_58, i24 %and_ln737_56

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:31 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_58, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:32 %and_ln737_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_57"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:34 %mul_ln1245_59 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_76_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:35 %add_ln1245_59 = add i24 %mul_ln1245_59, i24 %and_ln737_57

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:38 %sext_ln1171_141 = sext i16 %DATA_TEMP_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_141"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:39 %mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:64 %add_ln1245_65 = add i24 %mul_ln1245_65, i24 %and_ln737_63

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:65 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_65, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:66 %and_ln737_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_64"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:67 %mul_ln1245_66 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_84_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:68 %add_ln1245_66 = add i24 %mul_ln1245_66, i24 %and_ln737_64

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:71 %mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:95 %add_ln1245_72 = add i24 %mul_ln1245_72, i24 %and_ln737_70

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:96 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:97 %and_ln737_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_71"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:98 %mul_ln1245_73 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_92_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:99 %add_ln1245_73 = add i24 %mul_ln1245_73, i24 %and_ln737_71

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:102 %mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:126 %add_ln1245_79 = add i24 %mul_ln1245_79, i24 %and_ln737_77

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:127 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_79, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:128 %and_ln737_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_78"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:129 %mul_ln1245_80 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_100_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:130 %add_ln1245_80 = add i24 %mul_ln1245_80, i24 %and_ln737_78

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:133 %mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:157 %add_ln1245_86 = add i24 %mul_ln1245_86, i24 %and_ln737_84

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:158 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_86, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:159 %and_ln737_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_85"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:160 %mul_ln1245_87 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_108_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:161 %add_ln1245_87 = add i24 %mul_ln1245_87, i24 %and_ln737_85

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:164 %mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:188 %add_ln1245_93 = add i24 %mul_ln1245_93, i24 %and_ln737_91

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:189 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_93, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:190 %and_ln737_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_92"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:191 %mul_ln1245_94 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:192 %add_ln1245_94 = add i24 %mul_ln1245_94, i24 %and_ln737_92

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:195 %mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:219 %add_ln1245_100 = add i24 %mul_ln1245_100, i24 %and_ln737_98

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:220 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_100, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:221 %and_ln737_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_99"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:222 %mul_ln1245_101 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_124_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:223 %add_ln1245_101 = add i24 %mul_ln1245_101, i24 %and_ln737_99

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:226 %mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:250 %add_ln1245_107 = add i24 %mul_ln1245_107, i24 %and_ln737_105

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:251 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_107, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:252 %and_ln737_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_106"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:253 %mul_ln1245_108 = mul i24 %sext_ln1171_140, i24 %sext_ln1171_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:254 %add_ln1245_108 = add i24 %mul_ln1245_108, i24 %and_ln737_106

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:257 %mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="491" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:35 %add_ln1245_59 = add i24 %mul_ln1245_59, i24 %and_ln737_57

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:36 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_59, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:39 %mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="16">
<![CDATA[
.split338.i:43 %sext_ln1171_142 = sext i16 %DATA_TEMP_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_142"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:44 %mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:68 %add_ln1245_66 = add i24 %mul_ln1245_66, i24 %and_ln737_64

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:69 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:71 %mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:75 %mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:99 %add_ln1245_73 = add i24 %mul_ln1245_73, i24 %and_ln737_71

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:100 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:102 %mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:106 %mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:130 %add_ln1245_80 = add i24 %mul_ln1245_80, i24 %and_ln737_78

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:131 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_80, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:133 %mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:137 %mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:161 %add_ln1245_87 = add i24 %mul_ln1245_87, i24 %and_ln737_85

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:162 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_87, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:164 %mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:168 %mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:192 %add_ln1245_94 = add i24 %mul_ln1245_94, i24 %and_ln737_92

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:193 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:195 %mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:199 %mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:223 %add_ln1245_101 = add i24 %mul_ln1245_101, i24 %and_ln737_99

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:224 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_101, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:226 %mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:230 %mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:254 %add_ln1245_108 = add i24 %mul_ln1245_108, i24 %and_ln737_106

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:255 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_108, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:257 %mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:261 %mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:37 %and_ln737_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_58"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:39 %mul_ln1245_60 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_77_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:40 %add_ln1245_60 = add i24 %mul_ln1245_60, i24 %and_ln737_58

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:44 %mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:70 %and_ln737_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_65"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:71 %mul_ln1245_67 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_85_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:72 %add_ln1245_67 = add i24 %mul_ln1245_67, i24 %and_ln737_65

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:75 %mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:101 %and_ln737_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_72"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:102 %mul_ln1245_74 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_93_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:103 %add_ln1245_74 = add i24 %mul_ln1245_74, i24 %and_ln737_72

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:106 %mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:132 %and_ln737_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_79"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:133 %mul_ln1245_81 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_101_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:134 %add_ln1245_81 = add i24 %mul_ln1245_81, i24 %and_ln737_79

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:137 %mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:163 %and_ln737_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_86"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:164 %mul_ln1245_88 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_109_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:165 %add_ln1245_88 = add i24 %mul_ln1245_88, i24 %and_ln737_86

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:168 %mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:194 %and_ln737_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_93"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:195 %mul_ln1245_95 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_117_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:196 %add_ln1245_95 = add i24 %mul_ln1245_95, i24 %and_ln737_93

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:199 %mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:225 %and_ln737_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_100"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:226 %mul_ln1245_102 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_125_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:227 %add_ln1245_102 = add i24 %mul_ln1245_102, i24 %and_ln737_100

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:230 %mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:256 %and_ln737_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_107"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:257 %mul_ln1245_109 = mul i24 %sext_ln1171_141, i24 %sext_ln1171_133_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:258 %add_ln1245_109 = add i24 %mul_ln1245_109, i24 %and_ln737_107

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:261 %mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="556" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:40 %add_ln1245_60 = add i24 %mul_ln1245_60, i24 %and_ln737_58

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:41 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:42 %and_ln737_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_59"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:44 %mul_ln1245_61 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_78_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:45 %add_ln1245_61 = add i24 %mul_ln1245_61, i24 %and_ln737_59

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:72 %add_ln1245_67 = add i24 %mul_ln1245_67, i24 %and_ln737_65

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:73 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_67, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:74 %and_ln737_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_66"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:75 %mul_ln1245_68 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_86_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:76 %add_ln1245_68 = add i24 %mul_ln1245_68, i24 %and_ln737_66

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:103 %add_ln1245_74 = add i24 %mul_ln1245_74, i24 %and_ln737_72

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:104 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:105 %and_ln737_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_73"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:106 %mul_ln1245_75 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_94_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:107 %add_ln1245_75 = add i24 %mul_ln1245_75, i24 %and_ln737_73

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:134 %add_ln1245_81 = add i24 %mul_ln1245_81, i24 %and_ln737_79

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:135 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_81, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:136 %and_ln737_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_80"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:137 %mul_ln1245_82 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_102_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:138 %add_ln1245_82 = add i24 %mul_ln1245_82, i24 %and_ln737_80

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:165 %add_ln1245_88 = add i24 %mul_ln1245_88, i24 %and_ln737_86

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:166 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:167 %and_ln737_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_87"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:168 %mul_ln1245_89 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_110_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:169 %add_ln1245_89 = add i24 %mul_ln1245_89, i24 %and_ln737_87

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:196 %add_ln1245_95 = add i24 %mul_ln1245_95, i24 %and_ln737_93

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:197 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_95, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:198 %and_ln737_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_94"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:199 %mul_ln1245_96 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_118_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:200 %add_ln1245_96 = add i24 %mul_ln1245_96, i24 %and_ln737_94

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:227 %add_ln1245_102 = add i24 %mul_ln1245_102, i24 %and_ln737_100

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:228 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_102, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:229 %and_ln737_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_101"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:230 %mul_ln1245_103 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_126_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:231 %add_ln1245_103 = add i24 %mul_ln1245_103, i24 %and_ln737_101

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:258 %add_ln1245_109 = add i24 %mul_ln1245_109, i24 %and_ln737_107

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:259 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_109, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split338.i:260 %and_ln737_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0

]]></Node>
<StgValue><ssdm name="and_ln737_108"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:261 %mul_ln1245_110 = mul i24 %sext_ln1171_142, i24 %sext_ln1171_134_cast

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:262 %add_ln1245_110 = add i24 %mul_ln1245_110, i24 %and_ln737_108

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0">
<![CDATA[
channel_mult.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="596" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:45 %add_ln1245_61 = add i24 %mul_ln1245_61, i24 %and_ln737_59

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:46 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_61, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split338.i:47 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:76 %add_ln1245_68 = add i24 %mul_ln1245_68, i24 %and_ln737_66

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:77 %trunc_ln717_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:107 %add_ln1245_75 = add i24 %mul_ln1245_75, i24 %and_ln737_73

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:108 %trunc_ln717_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:138 %add_ln1245_82 = add i24 %mul_ln1245_82, i24 %and_ln737_80

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:139 %trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_82, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:169 %add_ln1245_89 = add i24 %mul_ln1245_89, i24 %and_ln737_87

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:170 %trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_89, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:200 %add_ln1245_96 = add i24 %mul_ln1245_96, i24 %and_ln737_94

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:201 %trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:231 %add_ln1245_103 = add i24 %mul_ln1245_103, i24 %and_ln737_101

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:232 %trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split338.i:262 %add_ln1245_110 = add i24 %mul_ln1245_110, i24 %and_ln737_108

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split338.i:263 %trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_110, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="613" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:78 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_8

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="614" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:109 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_9

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="615" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:140 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="616" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:171 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="617" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:202 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="618" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:233 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_3

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split338.i:0 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split338.i:264 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %channel_out, i16 %trunc_ln717_4

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
.split338.i:266 %br_ln0 = br void %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
