{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@71:81@HdlIdDef", "\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n"], "Clone Blocks": [["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@72:82", "reg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@122:132", "  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal signals\n\n  wire            adc_rst;\n  wire            adc_clk;\n  wire            adc_enable;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@80:90", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@75:85", "\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@73:83", "reg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@108:118", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@105:115", "  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n"], ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@98:108", "  reg          up_reset_core = 'd0;\n  reg  [31:0]  up_rdata_int = 'd0;\n\n  // internal signals\n\n  wire         up_clk;\n  wire         up_rstn;\n  wire         up_wreq_s;\n  wire         up_rreq_s;\n  wire         up_waddr_s;\n  wire         up_raddr_s;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@133:143", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@103:113", "  reg     [31:0]                    up_rdata = 32'b0;\n\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n"], ["hdl/library/axi_tdd/axi_tdd.v@93:103", "\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_rreq;\n  wire    [13:0]    up_raddr;\n"], ["hdl/library/data_offload/data_offload.v@156:166", "  //    src_*  - AXI4 Stream Slave interface's clock domain\n  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@102:112", "  reg                               up_rack = 1'b0;\n  reg     [31:0]                    up_rdata = 32'b0;\n\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@96:106", "\n  // internal signals\n\n  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n"], ["hdl/library/data_offload/data_offload.v@157:167", "  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@69:79", ");\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@86:96", "  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@104:114", "\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@74:84", "reg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@95:105", "  reg                                   up_status_pn_err = 'd0;\n  reg                                   up_status_pn_oos = 'd0;\n  reg                                   up_status_or = 'd0;\n  reg     [ 31:0]                       up_rdata = 'd0;\n  reg                                   up_rack = 'd0;\n  reg                                   up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire                                  adc_rst;\n  wire                                  up_rstn;\n"]], "Diff Content": {"Delete": [[76, "wire adc_rst;\n"]], "Add": []}}