Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 21 18:39:19 2021
| Host         : DESKTOP-21NJNHC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           20 |
| No           | No                    | Yes                    |              44 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              33 |           13 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal           |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                   | SM/LED_i_1_n_0            |                  |                1 |              1 |         1.00 |
|  myDecode/ss1_inferred__0/i__n_0 |                           |                  |                2 |              7 |         3.50 |
|  myDecode/ss2_inferred__0/i__n_0 |                           |                  |                2 |              7 |         3.50 |
|  myDecode/ss3_inferred__0/i__n_0 |                           |                  |                2 |              7 |         3.50 |
|  myDecode/ss0_inferred__0/i__n_0 |                           |                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   |                           | SM/db3/AR[0]     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                   | SM/myTimer/sel            | SM/timer_reset   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                   | SM/myTimer/E[0]           |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                   | SM/decoder_in[15]_i_1_n_0 |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                   |                           | SM/timer_reset   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                   |                           |                  |               12 |             42 |         3.50 |
+----------------------------------+---------------------------+------------------+------------------+----------------+--------------+


