<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
<title align="center">Report(/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default)</title>
</head>
<body>
<div id="title" class="title">
    <h1>Report</h1>
  </div>
  <div id="content" class="content">


<h2>Command line:</h2>
    <h3>Directory:(/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default)</h3>
<pre>




#


</pre>
<h2>Table of content:</h2><ul>
<li>
<a href="#K1.">
 1.zTopBuild automatic clustering report
</a>
<ul>
<li>
<a href="#K1.1.">
    1.1.Design pre-analysis
</a>
<ul>
<li>
<a href="#K1.1.1.">
        1.1.1.Design stats
</a>
</li>
</ul>
</li>
<li>
<a href="#K1.2.">
    1.2.Design analysis
</a>
</li>
<li>
<a href="#K1.3.">
    1.3.Design mapping optimization
</a>
</li>
<li>
<a href="#K1.4.">
    1.4.Post-optimization
</a>
</li>
<li>
<a href="#K1.5.">
    1.5.Commands processing
</a>
<ul>
<li>
<a href="#K1.5.1.">
        1.5.1.Command transmission to zCore
</a>
</li>
</ul>
</li>
<li>
<a href="#K1.6.">
    1.6.Design post split analysis
</a>
</li>
</ul>
</li>
<li>
<a href="#K2.">
 2.Time and memory usage
</a>
</li>
</ul>


<pre>
======================================================================================================
</pre>



<a name="K1." id="K1."></a>
<h4><a href="#">1.zTopBuild automatic clustering report
</a></h4>
<pre>
</pre>
<a name="K1.1." id="K1.1."></a>
<h4><a href="#">1.1.Design pre-analysis
</a></h4>
<pre>
</pre>
<a name="K1.1.1." id="K1.1.1."></a>
<h4><a href="#">1.1.1.Design stats
</a></h4>
<pre>

Primitive count from the top module top
          +--------------------------+--------------------+---------+---------+
          |Primitive                 |              Number|Equiv LUT|Equiv REG|
          +--------------------------+--------------------+---------+---------+
          |fd                        |                 311|         |      311|
          |fdc                       |                  39|         |       39|
          |fdce                      |                  19|         |       19|
          |fde                       |                 132|         |      132|
          |fdp                       |                   6|         |        6|
          +--------------------------+--------------------+---------+---------+
          |Summary Flip-Flops        |                 507|         |      507|
          =--------------------------+--------------------+---------+---------=
          |gnd                       |                   8|         |         |
          |lut2                      |                  60|       60|         |
          |lut3                      |                  56|       56|         |
          |lut4                      |                   9|        9|         |
          |lut5                      |                  13|       13|         |
          |lut6                      |                  29|       29|         |
          |vcc                       |                   6|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary General           |  181 (=   167 LUTs)|      167|         |
          =--------------------------+--------------------+---------+---------=
          |ld_1                      |                   1|         |        1|
          +--------------------------+--------------------+---------+---------+
          |Summary Latches           |                   1|         |        1|
          =--------------------------+--------------------+---------+---------=
          |and2                      |                  34|       34|         |
          |inv                       |                  49|         |         |
          |xor2                      |                   5|        5|         |
          |xorcy                     |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Logic Primitives  |   90 (=    39 LUTs)|       39|         |
          =--------------------------+--------------------+---------+---------=
          |ram256x1s                 |   18 (=    72 LUTs)|       72|         |
          +--------------------------+--------------------+---------+---------+
          |Summary Memory Elements   |   18 (=    72 LUTs)|       72|         |
          =--------------------------+--------------------+---------+---------=
          |muxcy_l                   |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Multiplexers      |                   2|         |         |
          =--------------------------+--------------------+---------+---------=
          |USER_COSTzebu_bb_wb_reg   |                  44|         |       44|
          |ZSVA_MOD_PLI_1            |                   2|         |         |
          |ZSVA_MOD_PLI_7            |                   1|         |         |
          |carry4                    |                  40|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary                   |                  87|         |       44|
          =--------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                |                  46|         |       46|
          |ZXLSYS                    |                   4|         |         |
          |zfwc_hs_1                 |                  37|         |         |
          |zview                     |                  96|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells|                 183|         |       46|
          +--------------------------+--------------------+---------+---------+



Design content summary, Luts, BRams, URAM, Flip-Flops, Latches, Multiplexers, Multipliers, other logic:
          +----------------------------------+---+
          |Logic LUTs                        |167|
          |RAMLUTs                           | 72|
          |Logic LUTs + RAMLUTs              |239|
          |Logic LUTs + RAMLUTs + other logic|278|
          |BRAMs                             |  0|
          |URAMs                             |  0|
          |Flip-Flops                        |507|
          |Latches                           |  1|
          |Flip-Flops + Latches + other logic|599|
          |Multiplexers                      |  2|
          |MULT18/DSP                        |  0|
          |Other logic                       |392|
          |Lut equiv other logic             | 39|
          |Reg equiv Other logic             | 91|
          +----------------------------------+---+


</pre>
<a name="K1.2." id="K1.2."></a>
<h4><a href="#">1.2.Design analysis
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K1.3." id="K1.3."></a>
<h4><a href="#">1.3.Design mapping optimization
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K1.4." id="K1.4."></a>
<h4><a href="#">1.4.Post-optimization
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K1.5." id="K1.5."></a>
<h4><a href="#">1.5.Commands processing
</a></h4>
<pre>
</pre>
<a name="K1.5.1." id="K1.5.1."></a>
<h4><a href="#">1.5.1.Command transmission to zCore
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K1.6." id="K1.6."></a>
<h4><a href="#">1.6.Design post split analysis
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K2." id="K2."></a>
<h4><a href="#">2.Time and memory usage
</a></h4>
<pre>
Reset time counter
   1    elapsed:0.20 s    user:0.3 s    system:0.3 s      %cpu:30.46       load:0.35       fm:173053 m     vm:1587 m     vm:+768 m      um:302 m       um:+1 m ZTOPPARTITIONING
   2     elapsed:0.2 s      user:0 s      system:0 s       %cpu:0.00       load:0.35       fm:173053 m     vm:1587 m       vm:+0 m      um:302 m       um:+0 m AC_netlist_stat
   3     elapsed:0.3 s      user:0 s    system:0.1 s      %cpu:37.04       load:0.35       fm:173053 m     vm:1587 m       vm:+0 m      um:302 m       um:+0 m AC_global_cost_estimate
</pre>
</div>
</body>
</html>
