V 51
K 234318506700 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 157
N 11
J 710 775 2
J 710 735 3
J 840 735 5
J 840 460 2
J 900 1230 1
J 920 680 2
J 840 680 5
J 840 1230 5
J 180 1230 1
S 2 3
S 2 1
S 7 3
S 4 7
S 8 5
S 3 8
S 9 8
L 190 1230 10 0 3 0 1 0 FPGA_DONE
S 7 6
N 153
J 710 895 2
J 710 845 2
S 2 1
I 154 VCC2V5 1 700 895 0 1 '
C 153 1 2 0
N 49
J 1805 1205 2
J 1805 1390 5
J 1580 1390 2
J 1830 1390 1
S 1 2
S 3 2
L 1690 1390 10 0 3 0 1 0 FPGA_BUSY_B
S 2 4
N 150
J 1805 1125 2
J 1805 1135 2
S 1 2
I 149 GND 1 1795 1105 0 1 '
|R 20:19_12-11-03
C 150 1 1 0
I 148 R0402 1 1825 1135 1 1 '
|R 17:16_9-9-04
A 1815 1155 10 1 2 3 VALUE=4.7K
A 1795 1165 10 1 5 3 REFDES=R37
C 49 1 2 0
A 1804 1195 10 1 3 3 #=2
C 150 2 1 0
A 1804 1149 10 1 9 3 #=1
N 142
J 1595 1590 2
J 1595 1575 2
S 2 1
N 86
J 1580 1160 2
J 1600 1160 5
J 1580 1180 2
J 1600 1180 5
J 1580 1200 2
J 1600 1200 5
J 1580 1260 2
J 1600 1260 5
J 1600 1290 3
J 1580 1290 2
J 1600 1190 5
J 1580 1190 2
J 1600 1170 5
J 1580 1170 2
J 1600 1150 5
J 1580 1150 2
J 1600 1130 2
S 1 2
S 15 2
S 3 4
S 13 4
S 5 6
S 11 6
S 7 8
S 6 8
S 10 9
S 8 9
S 12 11
S 4 11
S 14 13
S 2 13
S 16 15
S 17 15
N 132
J 710 390 2
J 710 370 2
S 2 1
I 133 GND 1 700 350 0 1 '
|R 20:19_12-11-03
C 132 2 1 0
N 130
J 840 370 2
J 840 390 2
S 1 2
I 128 GND 1 830 350 0 1 '
|R 20:19_12-11-03
C 130 1 1 0
N 124
J 710 620 2
J 710 670 2
S 1 2
I 125 VCC2V5 1 700 670 0 1 '
C 124 2 2 0
I 127 R0402 1 730 550 1 1 '
|R 17:16_9-9-04
A 720 570 10 1 2 3 VALUE=4.7K
A 700 580 10 1 5 3 REFDES=R202
C 124 1 2 0
A 709 610 10 1 3 3 #=2
C 37 2 1 0
A 709 564 10 1 9 3 #=1
N 10
J 280 1070 2
J 250 1070 5
J 250 1050 2
J 280 1090 2
J 280 1100 2
J 250 1100 3
J 250 1090 5
J 250 1080 5
J 280 1080 2
S 2 1
S 3 2
S 2 8
S 7 4
S 6 5
S 7 6
S 8 7
S 8 9
I 85 GND 1 1590 1110 0 1 '
|R 20:19_12-11-03
C 86 17 1 0
N 68
J 1580 900 2
J 1630 900 5
J 1630 890 3
J 1580 890 2
J 1630 950 2
S 1 2
S 3 2
S 2 5
S 4 3
I 82 VCC2V5 1 1620 950 0 1 '
C 68 5 2 0
N 2
J 710 1120 2
J 750 1100 2
J 750 1120 2
J 750 1110 5
J 710 1110 3
S 5 1
S 2 4
S 4 3
S 5 4
N 3
J 180 1300 1
J 900 1300 1
J 710 1300 5
J 710 1190 2
S 1 3
L 190 1300 10 0 3 0 1 0 FPGA_RDWR_B
S 3 2
S 4 3
N 4
J 180 1290 1
J 900 1290 1
J 750 1290 5
J 750 1190 2
S 1 3
L 190 1290 10 0 3 0 1 0 FPGA_CS_B
S 3 2
S 4 3
N 9
J 900 1260 1
J 400 1350 2
J 400 1260 5
J 380 1080 2
J 400 1080 3
S 3 1
L 640 1260 8 0 3 0 1 0 MODE2
S 3 2
S 5 3
S 4 5
N 12
J 1680 1140 2
J 1680 1130 2
S 2 1
N 14
J 950 640 2
J 950 660 2
S 1 2
N 15
J 1080 460 2
J 1080 440 2
S 2 1
N 18
J 1080 800 2
J 1080 820 2
S 1 2
N 20
J 1080 890 2
J 1080 910 2
S 1 2
N 21
J 950 890 2
J 950 910 2
S 1 2
N 39
J 500 1350 2
J 900 1280 1
J 500 1280 5
J 380 1100 2
J 500 1100 3
S 3 1
S 3 2
L 640 1280 8 0 3 0 1 0 MODE0
S 5 3
S 4 5
N 40
J 450 1350 2
J 900 1270 1
J 450 1270 5
J 380 1090 2
J 450 1090 3
S 3 1
S 3 2
L 640 1270 8 0 3 0 1 0 MODE1
S 5 3
S 4 5
N 44
J 900 1310 1
J 180 1310 1
S 2 1
L 190 1310 10 0 3 0 1 0 FPGA_CCLK
N 48
J 350 1350 2
J 180 1250 1
J 350 1250 5
J 900 1250 1
S 3 1
S 2 3
L 190 1250 10 0 3 0 1 0 PROG_B
S 3 4
I 5 GND 1 740 1080 0 1 '
|R 20:19_12-11-03
C 2 2 1 0
I 26 VCC5 1 1070 910 0 1 '
|R 18:53_8-1-04
C 20 2 2 0
I 29 GND 1 940 620 0 1 '
|R 20:19_12-11-03
C 14 1 1 0
I 30 GND 1 240 1030 0 1 '
|R 20:19_12-11-03
C 10 3 1 0
I 31 VCC5 1 940 910 0 1 '
|R 18:53_8-1-04
C 21 2 2 0
I 45 LED_1206 1 1060 800 3 1 '
|R 23:01_11-10-03
A 1050 780 10 3 3 3 VALUE=BLUE
A 1098 782 10 3 3 3 REFDES=D5
C 16 1 2 0
A 1082 750 10 3 3 3 #=2
C 18 1 1 0
A 1082 788 10 3 9 3 #=1
I 46 LED_1206 1 930 800 3 1 '
|R 23:01_11-10-03
A 920 780 10 3 3 3 VALUE=BLUE
A 968 782 10 3 3 3 REFDES=D6
C 17 2 2 0
A 952 750 10 3 3 3 #=2
C 19 1 1 0
A 952 788 10 3 9 3 #=1
I 51 R0402 1 420 1350 1 1 '
|R 17:16_9-9-04
A 410 1370 10 1 2 3 VALUE=4.7K
A 390 1380 10 1 5 3 REFDES=R209
C 13 2 2 0
A 399 1410 10 1 3 3 #=2
C 9 2 1 0
A 399 1364 10 1 9 3 #=1
I 52 R0402 1 470 1350 1 1 '
|R 17:16_9-9-04
A 460 1370 10 1 2 3 VALUE=4.7K
A 440 1380 10 1 5 3 REFDES=R210
C 13 6 2 0
A 449 1410 10 1 3 3 #=2
C 40 1 1 0
A 449 1364 10 1 9 3 #=1
I 54 R0402 1 770 1120 1 1 '
|R 17:16_9-9-04
A 760 1140 10 1 2 3 VALUE=4.7K
A 740 1150 10 1 5 3 REFDES=R235
C 4 4 2 0
A 749 1180 10 1 3 3 #=2
C 2 3 1 0
A 749 1134 10 1 9 3 #=1
I 55 R0402 1 730 1120 1 1 '
|R 17:16_9-9-04
A 720 1140 10 1 2 3 VALUE=4.7K
A 700 1150 10 1 5 3 REFDES=R236
C 3 4 2 0
A 709 1180 10 1 3 3 #=2
C 2 1 1 0
A 709 1134 10 1 9 3 #=1
I 61 R0402 1 970 820 1 1 '
|R 17:16_9-9-04
A 960 840 10 1 2 3 VALUE=4.7K
A 940 850 10 1 5 3 REFDES=R206
C 21 1 2 0
A 949 880 10 1 3 3 #=2
C 19 2 1 0
A 949 834 10 1 9 3 #=1
I 62 R0402 1 1100 820 1 1 '
|R 17:16_9-9-04
A 1090 840 10 1 2 3 VALUE=4.7K
A 1070 850 10 1 5 3 REFDES=R207
C 20 1 2 0
A 1079 880 10 1 3 3 #=2
C 18 2 1 0
A 1079 834 10 1 9 3 #=1
I 1 CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=23
A 1872 52 15 0 3 3 @DATETIME=6-13-2006_17:32
A 1702 52 10 0 3 3 @SHEETTOTAL=37
N 74
J 1580 1430 2
J 1830 1430 1
S 1 2
L 1690 1430 10 0 3 0 1 0 MODE0
N 75
J 1580 1420 2
J 1830 1420 1
S 1 2
L 1690 1420 10 0 3 0 1 0 MODE1
N 71
J 1580 1410 2
J 1830 1410 1
S 1 2
L 1690 1410 10 0 3 0 1 0 MODE2
N 76
J 1580 1350 2
J 1830 1350 1
S 1 2
L 1690 1350 10 0 3 0 1 0 FPGA_CCLK
N 77
J 1830 1360 1
J 1580 1360 2
S 2 1
L 1690 1360 10 0 3 0 1 0 PROG_B
N 73
J 1580 1340 2
J 1830 1340 1
S 1 2
L 1690 1340 10 0 3 0 1 0 INIT_B
N 70
J 1830 1320 1
J 1580 1320 2
S 2 1
L 1690 1320 10 0 3 0 1 0 FPGA_CS_B
N 69
J 1830 1310 1
J 1580 1310 2
S 2 1
L 1690 1310 10 0 3 0 1 0 FPGA_RDWR_B
N 72
J 1580 1330 2
J 1830 1330 1
S 1 2
L 1690 1330 10 0 3 0 1 0 FPGA_DONE
I 66 5VLX50TFF1136_0_POWER 1 1180 830 0 1 '
|R 19:42_10-3-05
A 1370 950 16 0 3 3 REFDES=U10
C 68 1 13 0
A 1535 900 10 0 3 3 #=AD23
C 68 4 12 0
A 1535 890 10 0 3 3 #=AA22
N 32
J 1580 1250 2
J 1680 1250 3
J 1680 1210 2
S 3 2
S 1 2
N 19
J 950 800 2
J 950 820 2
S 1 2
N 16
J 1080 740 2
J 1080 500 2
S 2 1
N 17
J 950 700 2
J 950 740 2
S 1 2
I 109 SW_HALFPITCH_DIPSMT_4 1 310 1060 0 1 '
|R 18:03_12-8-05
A 320 1110 9 0 3 3 REFDES=SW5
C 39 4 33 0
A 360 1100 10 0 9 3 #=8
C 40 4 34 0
A 360 1090 10 0 9 3 #=7
C 9 4 35 0
A 360 1080 10 0 9 3 #=6
C 23 6 36 0
A 360 1070 10 0 9 3 #=5
C 10 1 12 0
A 300 1070 10 0 3 3 #=4
C 10 9 11 0
A 300 1080 10 0 3 3 #=3
C 10 4 21 0
A 300 1090 10 0 3 3 #=2
C 10 5 22 0
A 300 1100 10 0 3 3 #=1
I 53 R0402 1 520 1350 1 1 '
|R 17:16_9-9-04
A 510 1370 10 1 2 3 VALUE=4.7K
A 490 1380 10 1 5 3 REFDES=R208
C 13 8 2 0
A 499 1410 10 1 3 3 #=2
C 39 1 1 0
A 499 1364 10 1 9 3 #=1
I 42 VCC2V5 1 550 1460 0 1 '
C 13 1 2 0
I 111 R0402 1 580 1350 1 1 '
|R 17:16_9-9-04
A 570 1370 10 1 2 3 VALUE=4.7K
A 550 1380 10 1 5 3 REFDES=R212
C 13 10 2 0
A 559 1410 10 1 3 3 #=2
C 23 5 1 0
A 559 1364 10 1 9 3 #=1
I 56 R0402 1 1700 1140 1 1 '
|R 17:16_9-9-04
A 1690 1160 10 1 2 3 VALUE=100R
A 1670 1170 10 1 5 3 REFDES=R211
C 32 3 2 0
A 1679 1200 10 1 3 3 #=2
C 12 1 1 0
A 1679 1154 10 1 9 3 #=1
I 121 BSS138 1 1060 490 6 1 '
|R 16:20_2-26-06
A 1060 460 9 6 3 3 REFDES=Q2
C 16 2 6 0
A 1080 490 10 6 1 3 #=D
C 37 1 3 0
A 1063 479 9 6 9 3 #=G
C 15 1 4 0
A 1090 470 10 4 1 3 #=S
I 120 BSS138 1 930 690 6 1 '
|R 16:20_2-26-06
A 930 660 9 6 3 3 REFDES=Q1
C 17 1 6 0
A 950 690 10 6 1 3 #=D
C 11 6 3 0
A 933 679 9 6 9 3 #=G
C 14 2 4 0
A 960 670 10 4 1 3 #=S
I 123 R0402 1 860 390 1 1 '
|R 17:16_9-9-04
A 850 410 10 1 2 3 VALUE=DNA
A 830 420 10 1 5 3 REFDES=R203
C 11 4 2 0
A 839 450 10 1 3 3 #=2
C 130 2 1 0
A 839 404 10 1 9 3 #=1
I 47 GND 1 1070 420 0 1 '
|R 20:19_12-11-03
C 15 2 1 0
I 134 R0402 1 730 390 1 1 '
|R 17:16_9-9-04
A 720 410 10 1 2 3 VALUE=DNA
A 700 420 10 1 5 3 REFDES=R204
C 37 3 2 0
A 709 450 10 1 3 3 #=2
C 132 1 1 0
A 709 404 10 1 9 3 #=1
N 23
J 1750 1070 3
J 1750 1280 3
J 1580 1280 2
J 560 1070 5
J 560 1350 2
J 380 1070 2
S 1 2
S 4 1
S 4 5
S 6 4
S 3 2
L 1620 1280 10 0 3 0 1 0 HSWAPEN
N 136
J 1580 1380 2
J 1830 1380 1
S 1 2
L 1690 1380 10 0 3 0 1 0 FLASH_D0
I 65 5VLX50TFF1136_0 1 1180 1130 0 1 '
|R 20:43_6-5-06
A 1360 1500 16 0 3 3 REFDES=U10
C 38 3 25 0
A 1535 1480 10 0 3 3 #=AC15
C 34 1 27 0
A 1535 1470 10 0 3 3 #=AD14
C 35 2 24 0
A 1535 1460 10 0 3 3 #=AC14
C 36 2 20 0
A 1535 1450 10 0 3 3 #=AB15
C 71 1 22 0
A 1535 1410 10 0 3 3 #=AD22
C 75 1 23 0
A 1535 1420 10 0 3 3 #=AC22
C 74 1 21 0
A 1535 1430 10 0 3 3 #=AD21
C 49 3 26 0
A 1535 1390 10 0 3 3 #=AD15
C 136 1 12 0
A 1535 1380 10 0 3 3 #=P15
C 86 10 19 0
A 1535 1290 10 0 3 3 #=AC23
C 77 2 10 0
A 1535 1360 10 0 3 3 #=M22
C 76 1 14 0
A 1535 1350 10 0 3 3 #=N15
C 72 1 13 0
A 1535 1330 10 0 3 3 #=M15
C 70 2 16 0
A 1535 1320 10 0 3 3 #=N22
C 69 2 17 0
A 1535 1310 10 0 3 3 #=N23
C 23 3 11 0
A 1535 1280 10 0 3 3 #=M23
C 86 7 18 0
A 1535 1260 10 0 3 3 #=AB23
C 32 1 9 0
A 1535 1250 10 0 3 3 #=L23
C 86 5 7 0
A 1535 1200 10 0 3 3 #=V18
C 86 12 8 0
A 1535 1190 10 0 3 3 #=U17
X 2 0
A 1535 1220 10 0 3 3 #=W17
X 1 0
A 1535 1230 10 0 3 3 #=W18
C 86 3 5 0
A 1535 1180 10 0 3 3 #=U18
C 86 14 6 0
A 1535 1170 10 0 3 3 #=V17
C 86 16 4 0
A 1535 1150 10 0 3 3 #=T17
C 86 1 3 0
A 1535 1160 10 0 3 3 #=T18
C 73 1 15 0
A 1535 1340 10 0 3 3 #=N14
N 35
J 1830 1460 1
J 1580 1460 2
S 2 1
L 1690 1460 10 0 3 0 1 0 JTAG_TMS
N 36
J 1830 1450 1
J 1580 1450 2
S 2 1
L 1690 1450 10 0 3 0 1 0 JTAG_TCK
I 91 R0402 1 1615 1505 1 1 '
|R 17:16_9-9-04
A 1605 1525 10 1 2 3 VALUE=4.7K
A 1585 1535 10 1 5 3 REFDES=R421
C 142 2 2 0
A 1594 1565 10 1 3 3 #=2
C 38 2 1 0
A 1594 1519 10 1 9 3 #=1
I 93 VCC2V5 1 1585 1590 0 1 '
C 142 1 2 0
N 38
J 1595 1480 5
J 1595 1505 2
J 1580 1480 2
J 1830 1480 1
S 1 2
S 3 1
S 1 4
L 1690 1480 10 0 3 0 1 0 JTAG_TDI
l 2 165 1230 165 1260
l 2 165 1260 160 1265
l 2 160 1265 165 1270
l 2 165 1270 165 1295
l 2 165 1230 170 1225
l 2 165 1295 170 1300
T 1100 710 10 0 3 INIT
T 90 70 36 0 3 Bank0 CONFIGURATION I/F
T 1250 1140 30 0 3 Bank0
T 970 710 10 0 3 DONE
T 1110 700 10 0 3 Q2
T 980 700 10 0 3 Q1
T 905 1070 10 0 3 HSWAPEN=0=>I/O p/u R's ENABLED
Q 5 5 0
T 905 1055 10 0 3 HSWAPEN=1=>I/O p/u R's DISABLED
Q 5 5 0
T 905 1245 10 0 3 U6.28 CPLD Output (PB SW6 U6.8 CPLD Input)Sheet13
Q 5 5 0
T 120 1305 10 0 3 Sheet12 P2
Q 5 5 0
T 75 1260 10 0 3 Sheet13 CPLD U6
Q 5 5 0
T 1835 1345 14 0 3 from P2 Sheet12
Q 5 5 0
T 1840 1495 12 0 3 TO CPLD_TDI Sheet13
Q 5 5 0
T 1840 1460 12 0 3 PF I/F Sheet12
Q 5 5 0
I 50 R0402 1 370 1350 1 1 '
|R 17:16_9-9-04
A 360 1370 10 1 2 3 VALUE=4.7K
A 340 1380 10 1 5 3 REFDES=R201
C 13 3 2 0
A 349 1410 10 1 3 3 #=2
C 48 1 1 0
A 349 1364 10 1 9 3 #=1
N 13
J 560 1460 2
J 400 1420 2
J 350 1420 2
J 350 1440 3
J 400 1440 5
J 450 1420 2
J 450 1440 5
J 500 1420 2
J 500 1440 5
J 560 1420 2
J 560 1440 5
S 11 1
S 2 5
S 3 4
S 4 5
S 5 7
S 6 7
S 7 9
S 8 9
S 9 11
S 10 11
N 34
J 1580 1470 2
J 1610 1470 3
J 1610 1500 3
J 1830 1500 1
S 1 2
S 3 4
L 1690 1500 10 0 3 0 1 0 FPGA_TDO
S 2 3
I 33 GND 1 1670 1110 0 1 '
|R 20:19_12-11-03
C 12 2 1 0
I 155 R0402 1 730 775 1 1 '
|R 17:16_9-9-04
A 720 795 10 1 2 3 VALUE=4.7K
A 700 805 10 1 5 3 REFDES=R49
C 153 2 2 0
A 709 835 10 1 3 3 #=2
C 11 1 1 0
A 709 789 10 1 9 3 #=1
N 37
J 1050 480 2
J 710 550 2
J 710 460 2
J 710 480 5
J 800 480 5
J 900 1240 1
J 180 1240 1
J 800 1240 5
S 5 1
S 4 2
S 3 4
S 4 5
S 5 8
S 8 6
S 7 8
L 190 1240 10 0 3 0 1 0 INIT_B
E
