// Seed: 269191148
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11 = id_10[-1];
endmodule
