// Seed: 4179540018
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12
);
  assign id_1 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    output logic id_4,
    input supply0 id_5
);
  always @(negedge !id_5) id_4 <= -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_5,
      id_0,
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_0,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
