# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 23:53:45  November 29, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		system_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY system_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:53:45  NOVEMBER 29, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VERILOG_FILE memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v
set_global_assignment -name VERILOG_FILE memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v
set_global_assignment -name VERILOG_FILE memory/SDRAM/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE memory/SDRAM/submodules/altera_reset_controller.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_1k/blockram_1k.v
set_global_assignment -name SYSTEMVERILOG_FILE memory/blockram/blockram.sv
set_global_assignment -name VERILOG_FILE memory/blockram/pll/pll_50_100_133.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_9.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_8.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_7.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_6.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_5.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_4.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_3.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_2.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_1.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_16k/blockram_16k_0.v
set_global_assignment -name VERILOG_FILE memory/blockram/blockram_256k/blockram_256k.v
set_global_assignment -name SYSTEMVERILOG_FILE memory/hw_reg_modules/timers.sv
set_global_assignment -name SYSTEMVERILOG_FILE memory/hw_reg_modules/interrupts.sv
set_global_assignment -name SYSTEMVERILOG_FILE memory/hw_reg_modules/dma.sv
set_global_assignment -name SYSTEMVERILOG_FILE memory/mem_controller_sim.sv
set_global_assignment -name SYSTEMVERILOG_FILE memory/io_controller.sv
set_global_assignment -name VERILOG_FILE memory/cycloneive_atoms.v
set_global_assignment -name VERILOG_FILE memory/altera_primitives.v
set_global_assignment -name SYSTEMVERILOG_FILE memory/addr_interp.sv
set_global_assignment -name SYSTEMVERILOG_FILE gte/gte_defines.sv
set_global_assignment -name SYSTEMVERILOG_FILE gte/gte.sv
set_global_assignment -name SYSTEMVERILOG_FILE gte/components.sv
set_global_assignment -name VERILOG_FILE cpu/TrapDetect.v
set_global_assignment -name VERILOG_FILE cpu/RegisterFile.v
set_global_assignment -name VERILOG_FILE cpu/Register.v
set_global_assignment -name VERILOG_FILE cpu/Processor.v
set_global_assignment -name VERILOG_FILE cpu/Mux4.v
set_global_assignment -name VERILOG_FILE cpu/Mux2.v
set_global_assignment -name VERILOG_FILE cpu/MEMWB_Stage.v
set_global_assignment -name VERILOG_FILE cpu/MemControl.v
set_global_assignment -name VERILOG_FILE cpu/IFID_Stage.v
set_global_assignment -name VERILOG_FILE cpu/IDEX_Stage.v
set_global_assignment -name VERILOG_FILE cpu/Hazard_Detection.v
set_global_assignment -name VERILOG_FILE cpu/EXMEM_Stage.v
set_global_assignment -name VERILOG_FILE cpu/Divide.v
set_global_assignment -name VERILOG_FILE cpu/CPZero.v
set_global_assignment -name VERILOG_FILE cpu/Control.v
set_global_assignment -name VERILOG_FILE cpu/Compare.v
set_global_assignment -name VERILOG_FILE cpu/ALU.v
set_global_assignment -name VERILOG_FILE cpu/Add.v
set_global_assignment -name SYSTEMVERILOG_FILE size_test_top.sv