<inh f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='208' c='_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='237' type='bool llvm::HexagonSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='235'>/// True if the subtarget should run a scheduler after register
  /// allocation.</doc>
