{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720769691775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720769691775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:34:51 2024 " "Processing started: Fri Jul 12 03:34:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720769691775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769691775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769691775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720769692002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720769692003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab7_vhdl_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab7_vhdl_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab7_VHDL_Timer-RTL " "Found design unit 1: MTran_Lab7_VHDL_Timer-RTL" {  } { { "MTran_Lab7_VHDL_Timer.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_Timer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769699787 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab7_VHDL_Timer " "Found entity 1: MTran_Lab7_VHDL_Timer" {  } { { "MTran_Lab7_VHDL_Timer.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769699787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab7_vhdl_magnitudecomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab7_vhdl_magnitudecomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab7_VHDL_MagnitudeComparator-Behavioral " "Found design unit 1: MTran_Lab7_VHDL_MagnitudeComparator-Behavioral" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769699788 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab7_VHDL_MagnitudeComparator " "Found entity 1: MTran_Lab7_VHDL_MagnitudeComparator" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769699788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab7_VHDL_MagnitudeComparator " "Elaborating entity \"MTran_Lab7_VHDL_MagnitudeComparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720769699808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode MTran_Lab7_VHDL_MagnitudeComparator.vhd(89) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(89): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699810 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(103) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(103): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699810 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(104) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(104): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699810 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(107) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(107): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699810 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(108) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(108): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699811 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(111) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(111): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699811 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(111) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(111): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699811 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(114) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(114): signal \"intA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699811 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(114) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(114): signal \"intB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720769699811 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intA MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87): inferring latch(es) for signal or variable \"intA\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720769699812 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intB MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "VHDL Process Statement warning at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87): inferring latch(es) for signal or variable \"intB\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720769699812 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[0\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[0\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[1\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[1\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[2\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[2\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[3\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[3\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[4\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[4\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[5\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[5\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[6\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[6\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[7\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[7\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[8\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[8\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[9\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[9\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[10\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[10\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[11\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[11\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[12\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[12\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[13\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[13\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[14\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[14\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[15\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[15\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[16\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[16\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[17\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[17\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[18\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[18\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[19\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[19\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[20\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[20\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699814 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[21\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[21\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[22\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[22\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[23\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[23\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[24\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[24\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[25\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[25\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[26\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[26\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[27\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[27\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[28\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[28\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[29\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[29\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[30\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[30\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intB\[31\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intB\[31\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[0\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[0\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[1\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[1\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[2\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[2\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[3\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[3\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[4\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[4\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[5\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[5\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[6\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[6\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[7\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[7\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[8\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[8\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[9\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[9\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[10\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[10\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[11\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[11\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[12\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[12\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[13\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[13\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[14\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[14\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[15\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[15\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[16\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[16\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699815 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[17\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[17\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[18\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[18\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[19\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[19\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[20\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[20\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[21\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[21\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[22\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[22\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[23\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[23\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[24\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[24\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[25\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[25\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[26\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[26\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[27\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[27\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[28\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[28\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[29\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[29\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[30\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[30\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intA\[31\] MTran_Lab7_VHDL_MagnitudeComparator.vhd(87) " "Inferred latch for \"intA\[31\]\" at MTran_Lab7_VHDL_MagnitudeComparator.vhd(87)" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769699816 "|MTran_Lab7_VHDL_MagnitudeComparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab7_VHDL_Timer MTran_Lab7_VHDL_Timer:module_timer " "Elaborating entity \"MTran_Lab7_VHDL_Timer\" for hierarchy \"MTran_Lab7_VHDL_Timer:module_timer\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "module_timer" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769699834 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod2" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div2" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod3" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div3" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod1" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Mod4" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div1" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "Div4" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720769700208 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720769700208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769700233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700233 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720769700233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769700339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700339 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720769700339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769700346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700346 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720769700346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720769700420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769700420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769700424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720769700425 ""}  } { { "MTran_Lab7_VHDL_MagnitudeComparator.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/MTran_Lab7_VHDL_MagnitudeComparator.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720769700425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720769705897 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720769707900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720769708272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720769708272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6689 " "Implemented 6689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720769708501 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720769708501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6634 " "Implemented 6634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720769708501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720769708501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720769708535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:35:08 2024 " "Processing ended: Fri Jul 12 03:35:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720769708535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720769708535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720769708535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720769708535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720769709638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720769709638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:35:09 2024 " "Processing started: Fri Jul 12 03:35:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720769709638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720769709638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720769709639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720769709699 ""}
{ "Info" "0" "" "Project  = MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Project  = MTran_Lab7_VHDL_MagnitudeComparator" 0 0 "Fitter" 0 0 1720769709700 ""}
{ "Info" "0" "" "Revision = MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Revision = MTran_Lab7_VHDL_MagnitudeComparator" 0 0 "Fitter" 0 0 1720769709700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720769709851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720769709851 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MTran_Lab7_VHDL_MagnitudeComparator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MTran_Lab7_VHDL_MagnitudeComparator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720769709878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720769709921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720769709921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720769710337 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720769710352 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720769710509 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1720769718212 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 128 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720769718327 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720769718327 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720769718327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720769718368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720769718369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720769718370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720769718371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720769718371 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720769718372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720769718372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720769718373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720769718373 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN " "Node \"BTN\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720769718479 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720769718479 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720769718480 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720769725632 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab7_VHDL_MagnitudeComparator.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab7_VHDL_MagnitudeComparator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720769725634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720769725635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720769725671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720769725671 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720769725672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720769725761 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1720769725978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:45 " "Fitter placement preparation operations ending: elapsed time is 00:01:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720769830633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720770042043 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720770052585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720770052585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720770057510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720770071095 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720770071095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720770077620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720770077620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720770077633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.93 " "Total time spent on timing analysis during the Fitter is 2.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720770098165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720770098304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720770102798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720770102805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720770106882 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720770133166 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720770134269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/output_files/MTran_Lab7_VHDL_MagnitudeComparator.fit.smsg " "Generated suppressed messages file D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/output_files/MTran_Lab7_VHDL_MagnitudeComparator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720770135192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7049 " "Peak virtual memory: 7049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720770138817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:42:18 2024 " "Processing ended: Fri Jul 12 03:42:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720770138817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:09 " "Elapsed time: 00:07:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720770138817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:25 " "Total CPU time (on all processors): 00:07:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720770138817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720770138817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720770141861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720770141862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:42:21 2024 " "Processing started: Fri Jul 12 03:42:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720770141862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720770141862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720770141862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720770144199 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720770164250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720770165421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:42:45 2024 " "Processing ended: Fri Jul 12 03:42:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720770165421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720770165421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720770165421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720770165421 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720770166315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720770168295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720770168296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:42:47 2024 " "Processing started: Fri Jul 12 03:42:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720770168296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720770168296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_sta MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720770168296 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720770168543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720770171093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720770171093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770171205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770171205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720770173316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab7_VHDL_MagnitudeComparator.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab7_VHDL_MagnitudeComparator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720770173653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770173654 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode mode " "create_clock -period 1.000 -name mode mode" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720770173695 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720770173695 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720770173695 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720770173760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720770173761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720770173765 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720770173796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720770173888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720770173888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.977 " "Worst-case setup slack is -3.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.977            -455.795 CLOCK_50  " "   -3.977            -455.795 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770173893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770173907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770173918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770173928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -67.953 CLOCK_50  " "   -0.394             -67.953 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 mode  " "    0.314               0.000 mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770173933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770173933 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720770173988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720770174110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720770180254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720770181127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720770181159 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720770181159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.842 " "Worst-case setup slack is -3.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842            -437.775 CLOCK_50  " "   -3.842            -437.775 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770181164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CLOCK_50  " "    0.362               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770181178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770181188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770181197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -73.232 CLOCK_50  " "   -0.394             -73.232 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 mode  " "    0.326               0.000 mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770181202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770181202 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720770181244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720770181694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720770187282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720770188211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720770188223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720770188223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.065 " "Worst-case setup slack is -2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065            -234.000 CLOCK_50  " "   -2.065            -234.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770188229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 CLOCK_50  " "    0.196               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770188244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770188254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770188266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -11.352 CLOCK_50  " "   -0.091             -11.352 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 mode  " "    0.054               0.000 mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770188272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770188272 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720770188328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720770189311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720770189323 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720770189323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.736 " "Worst-case setup slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736            -198.439 CLOCK_50  " "   -1.736            -198.439 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770189329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770189344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770189357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720770189369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088             -11.061 CLOCK_50  " "   -0.088             -11.061 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 mode  " "    0.049               0.000 mode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720770189375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720770189375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720770193677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720770193918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5285 " "Peak virtual memory: 5285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720770194251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:43:14 2024 " "Processing ended: Fri Jul 12 03:43:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720770194251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720770194251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720770194251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720770194251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720770197049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720770197050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 03:43:16 2024 " "Processing started: Fri Jul 12 03:43:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720770197050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720770197050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab7_VHDL_MagnitudeComparator -c MTran_Lab7_VHDL_MagnitudeComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720770197050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720770200059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MTran_Lab7_VHDL_MagnitudeComparator.vo D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/simulation/questa/ simulation " "Generated file MTran_Lab7_VHDL_MagnitudeComparator.vo in folder \"D:/Study/Github_ESD/ESD/SEM1/Digital/Lab7/Week7/VHDL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720770202811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720770203010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 03:43:23 2024 " "Processing ended: Fri Jul 12 03:43:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720770203010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720770203010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720770203010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720770203010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720770203903 ""}
