#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb  9 20:44:07 2025
# Process ID         : 7288
# Current directory  : C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1
# Command line       : vivado.exe -log design_1_spi_master_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_master_0_1.tcl
# Log file           : C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/design_1_spi_master_0_1.vds
# Journal file       : C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1\vivado.jou
# Running On         : Lindsey_laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 34042 MB
# Swap memory        : 11274 MB
# Total Virtual      : 45317 MB
# Available Virtual  : 20818 MB
#-----------------------------------------------------------
source design_1_spi_master_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 618.766 ; gain = 190.148
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/testing_comm/spi_directio/vitis_files/spi_master/spi_master/hls/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_spi_master_0_1
Command: synth_design -top design_1_spi_master_0_1 -part xczu3eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 15692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2121.961 ; gain = 173.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_spi_master_0_1' [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spi_master_0_1/synth/design_1_spi_master_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0220/hdl/verilog/spi_master.v:9]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0220/hdl/verilog/spi_master.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spi_master_0_1' (0#1) [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spi_master_0_1/synth/design_1_spi_master_0_1.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2255.051 ; gain = 306.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.051 ; gain = 306.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.051 ; gain = 306.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2255.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spi_master_0_1/constraints/spi_master_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spi_master_0_1/constraints/spi_master_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2344.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2344.777 ; gain = 0.434
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2344.777 ; gain = 396.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2344.777 ; gain = 396.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2344.777 ; gain = 396.094
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'send_data_reg_2199_reg' and it is trimmed from '32' to '31' bits. [c:/testing_comm/spi_directio/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0220/hdl/verilog/spi_master.v:2512]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2344.777 ; gain = 396.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 67    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2344.777 ; gain = 396.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2980.465 ; gain = 1031.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 3035.848 ; gain = 1087.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3053.871 ; gain = 1105.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     7|
|2     |LUT3 |  2059|
|3     |LUT4 |   151|
|4     |LUT5 |   160|
|5     |LUT6 |   136|
|6     |FDRE |  2372|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3221.430 ; gain = 1272.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3221.430 ; gain = 1183.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 3221.430 ; gain = 1272.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3221.430 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'design_1_spi_master_0_1' is not ideal for floorplanning, since the cellview 'spi_master' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3221.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f6e80892
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 3221.430 ; gain = 2182.293
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3221.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/design_1_spi_master_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_spi_master_0_1, cache-ID = e7390418535e400c
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3221.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/testing_comm/spi_directio/project_1/project_1.runs/design_1_spi_master_0_1_synth_1/design_1_spi_master_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_spi_master_0_1_utilization_synth.rpt -pb design_1_spi_master_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 20:45:25 2025...
