(Bind dest:FSM_IF.state tree:(Branch Cond:(Operator Unot Next:(Terminal FSM_IF.rst_n)) True:(Terminal FSM_IF.init) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.init)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 39)) True:(Terminal FSM_IF.load_command)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.load_command)) True:(Terminal FSM_IF.start_frame) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.start_frame)) True:(Terminal FSM_IF.wrc_low) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_low)) True:(Terminal FSM_IF.wrc_high) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.wrc_high)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 15)) True:(Terminal FSM_IF.rdc_low) False:(Terminal FSM_IF.wrc_low)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.end_frame)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 39)) True:(Terminal FSM_IF.load_command)) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_low)) True:(Terminal FSM_IF.rdc_high) False:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.state),(Terminal FSM_IF.rdc_high)) True:(Branch Cond:(Operator Eq Next:(Terminal FSM_IF.count40),(IntConst 35)) True:(Terminal FSM_IF.end_frame) False:(Terminal FSM_IF.rdc_low))))))))))))