;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit dec_decode_ctl : 
  module dec_dec_ctl : 
    input clock : Clock
    input reset : Reset
    output io : {flip ins : UInt<32>, out : {clz : UInt<1>, ctz : UInt<1>, pcnt : UInt<1>, sext_b : UInt<1>, sext_h : UInt<1>, slo : UInt<1>, sro : UInt<1>, min : UInt<1>, max : UInt<1>, pack : UInt<1>, packu : UInt<1>, packh : UInt<1>, rol : UInt<1>, ror : UInt<1>, grev : UInt<1>, gorc : UInt<1>, zbb : UInt<1>, sbset : UInt<1>, sbclr : UInt<1>, sbinv : UInt<1>, sbext : UInt<1>, zbs : UInt<1>, bext : UInt<1>, bdep : UInt<1>, zbe : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, zbc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, zbp : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, zbr : UInt<1>, bfp : UInt<1>, zbf : UInt<1>, sh1add : UInt<1>, sh2add : UInt<1>, sh3add : UInt<1>, zba : UInt<1>, alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>}}
    
    node _T = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_3 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_5 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_7 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_9 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_10 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_11 = eq(_T_10, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_12 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_13 = and(_T, _T_1) @[dec_dec_ctl.scala 17:17]
    node _T_14 = and(_T_13, _T_2) @[dec_dec_ctl.scala 17:17]
    node _T_15 = and(_T_14, _T_4) @[dec_dec_ctl.scala 17:17]
    node _T_16 = and(_T_15, _T_6) @[dec_dec_ctl.scala 17:17]
    node _T_17 = and(_T_16, _T_8) @[dec_dec_ctl.scala 17:17]
    node _T_18 = and(_T_17, _T_9) @[dec_dec_ctl.scala 17:17]
    node _T_19 = and(_T_18, _T_11) @[dec_dec_ctl.scala 17:17]
    node _T_20 = and(_T_19, _T_12) @[dec_dec_ctl.scala 17:17]
    node _T_21 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_22 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_23 = eq(_T_22, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_24 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_25 = eq(_T_24, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_26 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_27 = and(_T_21, _T_23) @[dec_dec_ctl.scala 17:17]
    node _T_28 = and(_T_27, _T_25) @[dec_dec_ctl.scala 17:17]
    node _T_29 = and(_T_28, _T_26) @[dec_dec_ctl.scala 17:17]
    node _T_30 = or(_T_20, _T_29) @[dec_dec_ctl.scala 20:62]
    node _T_31 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_32 = eq(_T_31, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_33 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_34 = eq(_T_33, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_35 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_36 = eq(_T_35, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_37 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_38 = and(_T_32, _T_34) @[dec_dec_ctl.scala 17:17]
    node _T_39 = and(_T_38, _T_36) @[dec_dec_ctl.scala 17:17]
    node _T_40 = and(_T_39, _T_37) @[dec_dec_ctl.scala 17:17]
    node _T_41 = or(_T_30, _T_40) @[dec_dec_ctl.scala 20:92]
    node _T_42 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_43 = eq(_T_42, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_44 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_45 = eq(_T_44, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_46 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_47 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_48 = and(_T_43, _T_45) @[dec_dec_ctl.scala 17:17]
    node _T_49 = and(_T_48, _T_46) @[dec_dec_ctl.scala 17:17]
    node _T_50 = and(_T_49, _T_47) @[dec_dec_ctl.scala 17:17]
    node _T_51 = or(_T_41, _T_50) @[dec_dec_ctl.scala 21:34]
    node _T_52 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_53 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_54 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_55 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_56 = and(_T_52, _T_53) @[dec_dec_ctl.scala 17:17]
    node _T_57 = and(_T_56, _T_54) @[dec_dec_ctl.scala 17:17]
    node _T_58 = and(_T_57, _T_55) @[dec_dec_ctl.scala 17:17]
    node _T_59 = or(_T_51, _T_58) @[dec_dec_ctl.scala 21:66]
    node _T_60 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_61 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_62 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_64 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_65 = and(_T_60, _T_61) @[dec_dec_ctl.scala 17:17]
    node _T_66 = and(_T_65, _T_63) @[dec_dec_ctl.scala 17:17]
    node _T_67 = and(_T_66, _T_64) @[dec_dec_ctl.scala 17:17]
    node _T_68 = or(_T_59, _T_67) @[dec_dec_ctl.scala 21:94]
    node _T_69 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_70 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_71 = eq(_T_70, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_72 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_73 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_74 = and(_T_69, _T_71) @[dec_dec_ctl.scala 17:17]
    node _T_75 = and(_T_74, _T_72) @[dec_dec_ctl.scala 17:17]
    node _T_76 = and(_T_75, _T_73) @[dec_dec_ctl.scala 17:17]
    node _T_77 = or(_T_68, _T_76) @[dec_dec_ctl.scala 22:32]
    node _T_78 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_79 = eq(_T_78, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_80 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_81 = eq(_T_80, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_82 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_83 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_84 = and(_T_79, _T_81) @[dec_dec_ctl.scala 17:17]
    node _T_85 = and(_T_84, _T_82) @[dec_dec_ctl.scala 17:17]
    node _T_86 = and(_T_85, _T_83) @[dec_dec_ctl.scala 17:17]
    node _T_87 = or(_T_77, _T_86) @[dec_dec_ctl.scala 22:60]
    node _T_88 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_89 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_90 = eq(_T_89, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_91 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_92 = eq(_T_91, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_93 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_94 = and(_T_88, _T_90) @[dec_dec_ctl.scala 17:17]
    node _T_95 = and(_T_94, _T_92) @[dec_dec_ctl.scala 17:17]
    node _T_96 = and(_T_95, _T_93) @[dec_dec_ctl.scala 17:17]
    node _T_97 = or(_T_87, _T_96) @[dec_dec_ctl.scala 22:90]
    node _T_98 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_99 = eq(_T_98, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_100 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_101 = eq(_T_100, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_102 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_103 = eq(_T_102, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_104 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_105 = and(_T_99, _T_101) @[dec_dec_ctl.scala 17:17]
    node _T_106 = and(_T_105, _T_103) @[dec_dec_ctl.scala 17:17]
    node _T_107 = and(_T_106, _T_104) @[dec_dec_ctl.scala 17:17]
    node _T_108 = or(_T_97, _T_107) @[dec_dec_ctl.scala 23:33]
    node _T_109 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_110 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_111 = eq(_T_110, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_112 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_113 = and(_T_109, _T_111) @[dec_dec_ctl.scala 17:17]
    node _T_114 = and(_T_113, _T_112) @[dec_dec_ctl.scala 17:17]
    node _T_115 = or(_T_108, _T_114) @[dec_dec_ctl.scala 23:64]
    node _T_116 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_117 = eq(_T_116, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_118 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_119 = eq(_T_118, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_120 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_121 = and(_T_117, _T_119) @[dec_dec_ctl.scala 17:17]
    node _T_122 = and(_T_121, _T_120) @[dec_dec_ctl.scala 17:17]
    node _T_123 = or(_T_115, _T_122) @[dec_dec_ctl.scala 23:89]
    node _T_124 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_125 = or(_T_123, _T_124) @[dec_dec_ctl.scala 24:29]
    node _T_126 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_127 = or(_T_125, _T_126) @[dec_dec_ctl.scala 24:48]
    node _T_128 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_129 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_130 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_131 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_132 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_133 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_134 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_135 = eq(_T_134, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_136 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_137 = and(_T_128, _T_129) @[dec_dec_ctl.scala 17:17]
    node _T_138 = and(_T_137, _T_130) @[dec_dec_ctl.scala 17:17]
    node _T_139 = and(_T_138, _T_131) @[dec_dec_ctl.scala 17:17]
    node _T_140 = and(_T_139, _T_132) @[dec_dec_ctl.scala 17:17]
    node _T_141 = and(_T_140, _T_133) @[dec_dec_ctl.scala 17:17]
    node _T_142 = and(_T_141, _T_135) @[dec_dec_ctl.scala 17:17]
    node _T_143 = and(_T_142, _T_136) @[dec_dec_ctl.scala 17:17]
    node _T_144 = or(_T_127, _T_143) @[dec_dec_ctl.scala 24:67]
    node _T_145 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_146 = eq(_T_145, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_147 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_148 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_149 = eq(_T_148, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_150 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_151 = eq(_T_150, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_152 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_153 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_154 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_155 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_156 = eq(_T_155, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_157 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_158 = and(_T_146, _T_147) @[dec_dec_ctl.scala 17:17]
    node _T_159 = and(_T_158, _T_149) @[dec_dec_ctl.scala 17:17]
    node _T_160 = and(_T_159, _T_151) @[dec_dec_ctl.scala 17:17]
    node _T_161 = and(_T_160, _T_152) @[dec_dec_ctl.scala 17:17]
    node _T_162 = and(_T_161, _T_153) @[dec_dec_ctl.scala 17:17]
    node _T_163 = and(_T_162, _T_154) @[dec_dec_ctl.scala 17:17]
    node _T_164 = and(_T_163, _T_156) @[dec_dec_ctl.scala 17:17]
    node _T_165 = and(_T_164, _T_157) @[dec_dec_ctl.scala 17:17]
    node _T_166 = or(_T_144, _T_165) @[dec_dec_ctl.scala 24:107]
    node _T_167 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_168 = eq(_T_167, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_169 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_170 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_171 = eq(_T_170, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_172 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_173 = eq(_T_172, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_174 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_175 = eq(_T_174, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_176 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_177 = eq(_T_176, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_178 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_179 = eq(_T_178, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_180 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_181 = and(_T_168, _T_169) @[dec_dec_ctl.scala 17:17]
    node _T_182 = and(_T_181, _T_171) @[dec_dec_ctl.scala 17:17]
    node _T_183 = and(_T_182, _T_173) @[dec_dec_ctl.scala 17:17]
    node _T_184 = and(_T_183, _T_175) @[dec_dec_ctl.scala 17:17]
    node _T_185 = and(_T_184, _T_177) @[dec_dec_ctl.scala 17:17]
    node _T_186 = and(_T_185, _T_179) @[dec_dec_ctl.scala 17:17]
    node _T_187 = and(_T_186, _T_180) @[dec_dec_ctl.scala 17:17]
    node _T_188 = or(_T_166, _T_187) @[dec_dec_ctl.scala 25:49]
    io.out.alu <= _T_188 @[dec_dec_ctl.scala 20:14]
    node _T_189 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_190 = eq(_T_189, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_191 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_192 = eq(_T_191, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_193 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_194 = eq(_T_193, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_195 = and(_T_190, _T_192) @[dec_dec_ctl.scala 17:17]
    node _T_196 = and(_T_195, _T_194) @[dec_dec_ctl.scala 17:17]
    node _T_197 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_198 = eq(_T_197, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_199 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:34]
    node _T_200 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_201 = eq(_T_200, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_202 = and(_T_198, _T_199) @[dec_dec_ctl.scala 17:17]
    node _T_203 = and(_T_202, _T_201) @[dec_dec_ctl.scala 17:17]
    node _T_204 = or(_T_196, _T_203) @[dec_dec_ctl.scala 27:43]
    node _T_205 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_206 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_207 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_208 = eq(_T_207, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_209 = and(_T_205, _T_206) @[dec_dec_ctl.scala 17:17]
    node _T_210 = and(_T_209, _T_208) @[dec_dec_ctl.scala 17:17]
    node _T_211 = or(_T_204, _T_210) @[dec_dec_ctl.scala 27:70]
    node _T_212 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_213 = eq(_T_212, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_214 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:34]
    node _T_215 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_216 = eq(_T_215, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_217 = and(_T_213, _T_214) @[dec_dec_ctl.scala 17:17]
    node _T_218 = and(_T_217, _T_216) @[dec_dec_ctl.scala 17:17]
    node _T_219 = or(_T_211, _T_218) @[dec_dec_ctl.scala 27:96]
    node _T_220 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_221 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_222 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_223 = eq(_T_222, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_224 = and(_T_220, _T_221) @[dec_dec_ctl.scala 17:17]
    node _T_225 = and(_T_224, _T_223) @[dec_dec_ctl.scala 17:17]
    node _T_226 = or(_T_219, _T_225) @[dec_dec_ctl.scala 28:30]
    node _T_227 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_228 = eq(_T_227, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_229 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:34]
    node _T_230 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_231 = eq(_T_230, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_232 = and(_T_228, _T_229) @[dec_dec_ctl.scala 17:17]
    node _T_233 = and(_T_232, _T_231) @[dec_dec_ctl.scala 17:17]
    node _T_234 = or(_T_226, _T_233) @[dec_dec_ctl.scala 28:57]
    node _T_235 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_236 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_237 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_238 = eq(_T_237, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_239 = and(_T_235, _T_236) @[dec_dec_ctl.scala 17:17]
    node _T_240 = and(_T_239, _T_238) @[dec_dec_ctl.scala 17:17]
    node _T_241 = or(_T_234, _T_240) @[dec_dec_ctl.scala 28:83]
    node _T_242 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_243 = eq(_T_242, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_244 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:34]
    node _T_245 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_246 = eq(_T_245, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_247 = and(_T_243, _T_244) @[dec_dec_ctl.scala 17:17]
    node _T_248 = and(_T_247, _T_246) @[dec_dec_ctl.scala 17:17]
    node _T_249 = or(_T_241, _T_248) @[dec_dec_ctl.scala 28:109]
    node _T_250 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_251 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_252 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_253 = eq(_T_252, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_254 = and(_T_250, _T_251) @[dec_dec_ctl.scala 17:17]
    node _T_255 = and(_T_254, _T_253) @[dec_dec_ctl.scala 17:17]
    node _T_256 = or(_T_249, _T_255) @[dec_dec_ctl.scala 29:29]
    node _T_257 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_258 = eq(_T_257, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_259 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:34]
    node _T_260 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_261 = eq(_T_260, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_262 = and(_T_258, _T_259) @[dec_dec_ctl.scala 17:17]
    node _T_263 = and(_T_262, _T_261) @[dec_dec_ctl.scala 17:17]
    node _T_264 = or(_T_256, _T_263) @[dec_dec_ctl.scala 29:55]
    node _T_265 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_266 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_267 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_268 = eq(_T_267, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_269 = and(_T_265, _T_266) @[dec_dec_ctl.scala 17:17]
    node _T_270 = and(_T_269, _T_268) @[dec_dec_ctl.scala 17:17]
    node _T_271 = or(_T_264, _T_270) @[dec_dec_ctl.scala 29:81]
    node _T_272 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_273 = eq(_T_272, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_274 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_275 = eq(_T_274, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_276 = and(_T_273, _T_275) @[dec_dec_ctl.scala 17:17]
    node _T_277 = or(_T_271, _T_276) @[dec_dec_ctl.scala 30:29]
    node _T_278 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_279 = eq(_T_278, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_280 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_281 = eq(_T_280, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_282 = and(_T_279, _T_281) @[dec_dec_ctl.scala 17:17]
    node _T_283 = or(_T_277, _T_282) @[dec_dec_ctl.scala 30:52]
    io.out.rs1 <= _T_283 @[dec_dec_ctl.scala 27:14]
    node _T_284 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_285 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_286 = eq(_T_285, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_287 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_288 = eq(_T_287, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_289 = and(_T_284, _T_286) @[dec_dec_ctl.scala 17:17]
    node _T_290 = and(_T_289, _T_288) @[dec_dec_ctl.scala 17:17]
    node _T_291 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_292 = eq(_T_291, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_293 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_294 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_295 = eq(_T_294, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_296 = and(_T_292, _T_293) @[dec_dec_ctl.scala 17:17]
    node _T_297 = and(_T_296, _T_295) @[dec_dec_ctl.scala 17:17]
    node _T_298 = or(_T_290, _T_297) @[dec_dec_ctl.scala 32:40]
    io.out.rs2 <= _T_298 @[dec_dec_ctl.scala 32:14]
    node _T_299 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_300 = eq(_T_299, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_301 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_302 = eq(_T_301, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_303 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_304 = and(_T_300, _T_302) @[dec_dec_ctl.scala 17:17]
    node _T_305 = and(_T_304, _T_303) @[dec_dec_ctl.scala 17:17]
    node _T_306 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_307 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_308 = eq(_T_307, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_309 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_310 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_311 = eq(_T_310, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_312 = and(_T_306, _T_308) @[dec_dec_ctl.scala 17:17]
    node _T_313 = and(_T_312, _T_309) @[dec_dec_ctl.scala 17:17]
    node _T_314 = and(_T_313, _T_311) @[dec_dec_ctl.scala 17:17]
    node _T_315 = or(_T_305, _T_314) @[dec_dec_ctl.scala 34:42]
    node _T_316 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_317 = eq(_T_316, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_318 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_319 = eq(_T_318, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_320 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_321 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_322 = and(_T_317, _T_319) @[dec_dec_ctl.scala 17:17]
    node _T_323 = and(_T_322, _T_320) @[dec_dec_ctl.scala 17:17]
    node _T_324 = and(_T_323, _T_321) @[dec_dec_ctl.scala 17:17]
    node _T_325 = or(_T_315, _T_324) @[dec_dec_ctl.scala 34:70]
    node _T_326 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_327 = eq(_T_326, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_328 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_329 = eq(_T_328, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_330 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_331 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_332 = eq(_T_331, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_333 = and(_T_327, _T_329) @[dec_dec_ctl.scala 17:17]
    node _T_334 = and(_T_333, _T_330) @[dec_dec_ctl.scala 17:17]
    node _T_335 = and(_T_334, _T_332) @[dec_dec_ctl.scala 17:17]
    node _T_336 = or(_T_325, _T_335) @[dec_dec_ctl.scala 34:99]
    io.out.imm12 <= _T_336 @[dec_dec_ctl.scala 34:16]
    node _T_337 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_338 = eq(_T_337, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_339 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_340 = eq(_T_339, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_341 = and(_T_338, _T_340) @[dec_dec_ctl.scala 17:17]
    node _T_342 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_343 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_344 = and(_T_342, _T_343) @[dec_dec_ctl.scala 17:17]
    node _T_345 = or(_T_341, _T_344) @[dec_dec_ctl.scala 36:37]
    node _T_346 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_347 = or(_T_345, _T_346) @[dec_dec_ctl.scala 36:58]
    io.out.rd <= _T_347 @[dec_dec_ctl.scala 36:13]
    node _T_348 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_349 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_350 = eq(_T_349, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_351 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_352 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_353 = eq(_T_352, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_354 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_355 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_356 = eq(_T_355, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_357 = and(_T_348, _T_350) @[dec_dec_ctl.scala 17:17]
    node _T_358 = and(_T_357, _T_351) @[dec_dec_ctl.scala 17:17]
    node _T_359 = and(_T_358, _T_353) @[dec_dec_ctl.scala 17:17]
    node _T_360 = and(_T_359, _T_354) @[dec_dec_ctl.scala 17:17]
    node _T_361 = and(_T_360, _T_356) @[dec_dec_ctl.scala 17:17]
    node _T_362 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_363 = eq(_T_362, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_364 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_365 = eq(_T_364, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_366 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_367 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_368 = eq(_T_367, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_369 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_370 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_371 = eq(_T_370, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_372 = and(_T_363, _T_365) @[dec_dec_ctl.scala 17:17]
    node _T_373 = and(_T_372, _T_366) @[dec_dec_ctl.scala 17:17]
    node _T_374 = and(_T_373, _T_368) @[dec_dec_ctl.scala 17:17]
    node _T_375 = and(_T_374, _T_369) @[dec_dec_ctl.scala 17:17]
    node _T_376 = and(_T_375, _T_371) @[dec_dec_ctl.scala 17:17]
    node _T_377 = or(_T_361, _T_376) @[dec_dec_ctl.scala 38:53]
    node _T_378 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_379 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_380 = eq(_T_379, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_381 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_382 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_383 = eq(_T_382, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_384 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_385 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_386 = eq(_T_385, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_387 = and(_T_378, _T_380) @[dec_dec_ctl.scala 17:17]
    node _T_388 = and(_T_387, _T_381) @[dec_dec_ctl.scala 17:17]
    node _T_389 = and(_T_388, _T_383) @[dec_dec_ctl.scala 17:17]
    node _T_390 = and(_T_389, _T_384) @[dec_dec_ctl.scala 17:17]
    node _T_391 = and(_T_390, _T_386) @[dec_dec_ctl.scala 17:17]
    node _T_392 = or(_T_377, _T_391) @[dec_dec_ctl.scala 38:89]
    io.out.shimm5 <= _T_392 @[dec_dec_ctl.scala 38:17]
    node _T_393 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_394 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_395 = and(_T_393, _T_394) @[dec_dec_ctl.scala 17:17]
    node _T_396 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_397 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_398 = and(_T_396, _T_397) @[dec_dec_ctl.scala 17:17]
    node _T_399 = or(_T_395, _T_398) @[dec_dec_ctl.scala 40:38]
    io.out.imm20 <= _T_399 @[dec_dec_ctl.scala 40:16]
    node _T_400 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_401 = eq(_T_400, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_402 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_403 = eq(_T_402, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_404 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_405 = and(_T_401, _T_403) @[dec_dec_ctl.scala 17:17]
    node _T_406 = and(_T_405, _T_404) @[dec_dec_ctl.scala 17:17]
    node _T_407 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_408 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_409 = and(_T_407, _T_408) @[dec_dec_ctl.scala 17:17]
    node _T_410 = or(_T_406, _T_409) @[dec_dec_ctl.scala 42:39]
    io.out.pc <= _T_410 @[dec_dec_ctl.scala 42:13]
    node _T_411 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_412 = eq(_T_411, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_413 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_414 = eq(_T_413, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_415 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_416 = eq(_T_415, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_417 = and(_T_412, _T_414) @[dec_dec_ctl.scala 17:17]
    node _T_418 = and(_T_417, _T_416) @[dec_dec_ctl.scala 17:17]
    io.out.load <= _T_418 @[dec_dec_ctl.scala 44:15]
    node _T_419 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_420 = eq(_T_419, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_421 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_422 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_423 = eq(_T_422, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_424 = and(_T_420, _T_421) @[dec_dec_ctl.scala 17:17]
    node _T_425 = and(_T_424, _T_423) @[dec_dec_ctl.scala 17:17]
    io.out.store <= _T_425 @[dec_dec_ctl.scala 46:16]
    node _T_426 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_427 = eq(_T_426, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_428 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_429 = eq(_T_428, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_430 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_431 = eq(_T_430, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_432 = and(_T_427, _T_429) @[dec_dec_ctl.scala 17:17]
    node _T_433 = and(_T_432, _T_431) @[dec_dec_ctl.scala 17:17]
    io.out.lsu <= _T_433 @[dec_dec_ctl.scala 48:14]
    node _T_434 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_435 = eq(_T_434, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_436 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_437 = eq(_T_436, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_438 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_439 = eq(_T_438, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_440 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_441 = eq(_T_440, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_442 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_443 = and(_T_435, _T_437) @[dec_dec_ctl.scala 17:17]
    node _T_444 = and(_T_443, _T_439) @[dec_dec_ctl.scala 17:17]
    node _T_445 = and(_T_444, _T_441) @[dec_dec_ctl.scala 17:17]
    node _T_446 = and(_T_445, _T_442) @[dec_dec_ctl.scala 17:17]
    node _T_447 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_448 = eq(_T_447, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_449 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_450 = eq(_T_449, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_451 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_452 = and(_T_448, _T_450) @[dec_dec_ctl.scala 17:17]
    node _T_453 = and(_T_452, _T_451) @[dec_dec_ctl.scala 17:17]
    node _T_454 = or(_T_446, _T_453) @[dec_dec_ctl.scala 50:49]
    node _T_455 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_456 = eq(_T_455, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_457 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_458 = eq(_T_457, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_459 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_460 = eq(_T_459, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_461 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_462 = eq(_T_461, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_463 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_464 = eq(_T_463, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_465 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_466 = eq(_T_465, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_467 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_468 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_469 = eq(_T_468, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_470 = and(_T_456, _T_458) @[dec_dec_ctl.scala 17:17]
    node _T_471 = and(_T_470, _T_460) @[dec_dec_ctl.scala 17:17]
    node _T_472 = and(_T_471, _T_462) @[dec_dec_ctl.scala 17:17]
    node _T_473 = and(_T_472, _T_464) @[dec_dec_ctl.scala 17:17]
    node _T_474 = and(_T_473, _T_466) @[dec_dec_ctl.scala 17:17]
    node _T_475 = and(_T_474, _T_467) @[dec_dec_ctl.scala 17:17]
    node _T_476 = and(_T_475, _T_469) @[dec_dec_ctl.scala 17:17]
    node _T_477 = or(_T_454, _T_476) @[dec_dec_ctl.scala 50:74]
    io.out.add <= _T_477 @[dec_dec_ctl.scala 50:14]
    node _T_478 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_479 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_480 = eq(_T_479, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_481 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_482 = eq(_T_481, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_483 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_484 = eq(_T_483, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_485 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_486 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_487 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_488 = eq(_T_487, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_489 = and(_T_478, _T_480) @[dec_dec_ctl.scala 17:17]
    node _T_490 = and(_T_489, _T_482) @[dec_dec_ctl.scala 17:17]
    node _T_491 = and(_T_490, _T_484) @[dec_dec_ctl.scala 17:17]
    node _T_492 = and(_T_491, _T_485) @[dec_dec_ctl.scala 17:17]
    node _T_493 = and(_T_492, _T_486) @[dec_dec_ctl.scala 17:17]
    node _T_494 = and(_T_493, _T_488) @[dec_dec_ctl.scala 17:17]
    node _T_495 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_496 = eq(_T_495, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_497 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_498 = eq(_T_497, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_499 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_500 = eq(_T_499, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_501 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_502 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_503 = eq(_T_502, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_504 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_505 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_506 = eq(_T_505, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_507 = and(_T_496, _T_498) @[dec_dec_ctl.scala 17:17]
    node _T_508 = and(_T_507, _T_500) @[dec_dec_ctl.scala 17:17]
    node _T_509 = and(_T_508, _T_501) @[dec_dec_ctl.scala 17:17]
    node _T_510 = and(_T_509, _T_503) @[dec_dec_ctl.scala 17:17]
    node _T_511 = and(_T_510, _T_504) @[dec_dec_ctl.scala 17:17]
    node _T_512 = and(_T_511, _T_506) @[dec_dec_ctl.scala 17:17]
    node _T_513 = or(_T_494, _T_512) @[dec_dec_ctl.scala 52:53]
    node _T_514 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_515 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_516 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_517 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_518 = eq(_T_517, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_519 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_520 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_521 = eq(_T_520, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_522 = and(_T_514, _T_515) @[dec_dec_ctl.scala 17:17]
    node _T_523 = and(_T_522, _T_516) @[dec_dec_ctl.scala 17:17]
    node _T_524 = and(_T_523, _T_518) @[dec_dec_ctl.scala 17:17]
    node _T_525 = and(_T_524, _T_519) @[dec_dec_ctl.scala 17:17]
    node _T_526 = and(_T_525, _T_521) @[dec_dec_ctl.scala 17:17]
    node _T_527 = or(_T_513, _T_526) @[dec_dec_ctl.scala 52:93]
    node _T_528 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_529 = eq(_T_528, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_530 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_531 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_532 = eq(_T_531, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_533 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_534 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_535 = eq(_T_534, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_536 = and(_T_529, _T_530) @[dec_dec_ctl.scala 17:17]
    node _T_537 = and(_T_536, _T_532) @[dec_dec_ctl.scala 17:17]
    node _T_538 = and(_T_537, _T_533) @[dec_dec_ctl.scala 17:17]
    node _T_539 = and(_T_538, _T_535) @[dec_dec_ctl.scala 17:17]
    node _T_540 = or(_T_527, _T_539) @[dec_dec_ctl.scala 53:37]
    node _T_541 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_542 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_543 = eq(_T_542, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_544 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_545 = eq(_T_544, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_546 = and(_T_541, _T_543) @[dec_dec_ctl.scala 17:17]
    node _T_547 = and(_T_546, _T_545) @[dec_dec_ctl.scala 17:17]
    node _T_548 = or(_T_540, _T_547) @[dec_dec_ctl.scala 53:69]
    io.out.sub <= _T_548 @[dec_dec_ctl.scala 52:14]
    node _T_549 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_550 = eq(_T_549, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_551 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_552 = eq(_T_551, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_553 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_554 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_555 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_556 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_557 = eq(_T_556, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_558 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_559 = eq(_T_558, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_560 = and(_T_550, _T_552) @[dec_dec_ctl.scala 17:17]
    node _T_561 = and(_T_560, _T_553) @[dec_dec_ctl.scala 17:17]
    node _T_562 = and(_T_561, _T_554) @[dec_dec_ctl.scala 17:17]
    node _T_563 = and(_T_562, _T_555) @[dec_dec_ctl.scala 17:17]
    node _T_564 = and(_T_563, _T_557) @[dec_dec_ctl.scala 17:17]
    node _T_565 = and(_T_564, _T_559) @[dec_dec_ctl.scala 17:17]
    node _T_566 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_567 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_568 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_569 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_570 = eq(_T_569, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_571 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_572 = eq(_T_571, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_573 = and(_T_566, _T_567) @[dec_dec_ctl.scala 17:17]
    node _T_574 = and(_T_573, _T_568) @[dec_dec_ctl.scala 17:17]
    node _T_575 = and(_T_574, _T_570) @[dec_dec_ctl.scala 17:17]
    node _T_576 = and(_T_575, _T_572) @[dec_dec_ctl.scala 17:17]
    node _T_577 = or(_T_565, _T_576) @[dec_dec_ctl.scala 55:56]
    io.out.land <= _T_577 @[dec_dec_ctl.scala 55:15]
    node _T_578 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_579 = eq(_T_578, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_580 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_581 = and(_T_579, _T_580) @[dec_dec_ctl.scala 17:17]
    node _T_582 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_583 = eq(_T_582, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_584 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_585 = eq(_T_584, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_586 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_587 = eq(_T_586, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_588 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_589 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_590 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_591 = eq(_T_590, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_592 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_593 = eq(_T_592, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_594 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_595 = eq(_T_594, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_596 = and(_T_583, _T_585) @[dec_dec_ctl.scala 17:17]
    node _T_597 = and(_T_596, _T_587) @[dec_dec_ctl.scala 17:17]
    node _T_598 = and(_T_597, _T_588) @[dec_dec_ctl.scala 17:17]
    node _T_599 = and(_T_598, _T_589) @[dec_dec_ctl.scala 17:17]
    node _T_600 = and(_T_599, _T_591) @[dec_dec_ctl.scala 17:17]
    node _T_601 = and(_T_600, _T_593) @[dec_dec_ctl.scala 17:17]
    node _T_602 = and(_T_601, _T_595) @[dec_dec_ctl.scala 17:17]
    node _T_603 = or(_T_581, _T_602) @[dec_dec_ctl.scala 57:37]
    node _T_604 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_605 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_606 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_607 = and(_T_604, _T_605) @[dec_dec_ctl.scala 17:17]
    node _T_608 = and(_T_607, _T_606) @[dec_dec_ctl.scala 17:17]
    node _T_609 = or(_T_603, _T_608) @[dec_dec_ctl.scala 57:82]
    node _T_610 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_611 = eq(_T_610, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_612 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_613 = eq(_T_612, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_614 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_615 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_616 = and(_T_611, _T_613) @[dec_dec_ctl.scala 17:17]
    node _T_617 = and(_T_616, _T_614) @[dec_dec_ctl.scala 17:17]
    node _T_618 = and(_T_617, _T_615) @[dec_dec_ctl.scala 17:17]
    node _T_619 = or(_T_609, _T_618) @[dec_dec_ctl.scala 57:105]
    node _T_620 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_621 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_622 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_623 = eq(_T_622, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_624 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_625 = eq(_T_624, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_626 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_627 = eq(_T_626, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_628 = and(_T_620, _T_621) @[dec_dec_ctl.scala 17:17]
    node _T_629 = and(_T_628, _T_623) @[dec_dec_ctl.scala 17:17]
    node _T_630 = and(_T_629, _T_625) @[dec_dec_ctl.scala 17:17]
    node _T_631 = and(_T_630, _T_627) @[dec_dec_ctl.scala 17:17]
    node _T_632 = or(_T_619, _T_631) @[dec_dec_ctl.scala 58:32]
    io.out.lor <= _T_632 @[dec_dec_ctl.scala 57:14]
    node _T_633 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_634 = eq(_T_633, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_635 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_636 = eq(_T_635, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_637 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_638 = eq(_T_637, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_639 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_640 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_641 = eq(_T_640, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_642 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_643 = eq(_T_642, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_644 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_645 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_646 = eq(_T_645, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_647 = and(_T_634, _T_636) @[dec_dec_ctl.scala 17:17]
    node _T_648 = and(_T_647, _T_638) @[dec_dec_ctl.scala 17:17]
    node _T_649 = and(_T_648, _T_639) @[dec_dec_ctl.scala 17:17]
    node _T_650 = and(_T_649, _T_641) @[dec_dec_ctl.scala 17:17]
    node _T_651 = and(_T_650, _T_643) @[dec_dec_ctl.scala 17:17]
    node _T_652 = and(_T_651, _T_644) @[dec_dec_ctl.scala 17:17]
    node _T_653 = and(_T_652, _T_646) @[dec_dec_ctl.scala 17:17]
    node _T_654 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_655 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_656 = eq(_T_655, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_657 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_658 = eq(_T_657, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_659 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_660 = eq(_T_659, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_661 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_662 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_663 = eq(_T_662, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_664 = and(_T_654, _T_656) @[dec_dec_ctl.scala 17:17]
    node _T_665 = and(_T_664, _T_658) @[dec_dec_ctl.scala 17:17]
    node _T_666 = and(_T_665, _T_660) @[dec_dec_ctl.scala 17:17]
    node _T_667 = and(_T_666, _T_661) @[dec_dec_ctl.scala 17:17]
    node _T_668 = and(_T_667, _T_663) @[dec_dec_ctl.scala 17:17]
    node _T_669 = or(_T_653, _T_668) @[dec_dec_ctl.scala 60:61]
    io.out.lxor <= _T_669 @[dec_dec_ctl.scala 60:15]
    node _T_670 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_671 = eq(_T_670, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_672 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_673 = eq(_T_672, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_674 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_675 = eq(_T_674, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_676 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_677 = eq(_T_676, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_678 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_679 = eq(_T_678, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_680 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_681 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_682 = eq(_T_681, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_683 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_684 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_685 = eq(_T_684, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_686 = and(_T_671, _T_673) @[dec_dec_ctl.scala 17:17]
    node _T_687 = and(_T_686, _T_675) @[dec_dec_ctl.scala 17:17]
    node _T_688 = and(_T_687, _T_677) @[dec_dec_ctl.scala 17:17]
    node _T_689 = and(_T_688, _T_679) @[dec_dec_ctl.scala 17:17]
    node _T_690 = and(_T_689, _T_680) @[dec_dec_ctl.scala 17:17]
    node _T_691 = and(_T_690, _T_682) @[dec_dec_ctl.scala 17:17]
    node _T_692 = and(_T_691, _T_683) @[dec_dec_ctl.scala 17:17]
    node _T_693 = and(_T_692, _T_685) @[dec_dec_ctl.scala 17:17]
    io.out.sll <= _T_693 @[dec_dec_ctl.scala 62:14]
    node _T_694 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_695 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_696 = eq(_T_695, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_697 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_698 = eq(_T_697, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_699 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_700 = eq(_T_699, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_701 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_702 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_703 = eq(_T_702, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_704 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_705 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_706 = eq(_T_705, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_707 = and(_T_694, _T_696) @[dec_dec_ctl.scala 17:17]
    node _T_708 = and(_T_707, _T_698) @[dec_dec_ctl.scala 17:17]
    node _T_709 = and(_T_708, _T_700) @[dec_dec_ctl.scala 17:17]
    node _T_710 = and(_T_709, _T_701) @[dec_dec_ctl.scala 17:17]
    node _T_711 = and(_T_710, _T_703) @[dec_dec_ctl.scala 17:17]
    node _T_712 = and(_T_711, _T_704) @[dec_dec_ctl.scala 17:17]
    node _T_713 = and(_T_712, _T_706) @[dec_dec_ctl.scala 17:17]
    io.out.sra <= _T_713 @[dec_dec_ctl.scala 64:14]
    node _T_714 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_715 = eq(_T_714, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_716 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_717 = eq(_T_716, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_718 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_719 = eq(_T_718, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_720 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_721 = eq(_T_720, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_722 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_723 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_724 = eq(_T_723, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_725 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_726 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_727 = eq(_T_726, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_728 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_729 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_730 = eq(_T_729, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_731 = and(_T_715, _T_717) @[dec_dec_ctl.scala 17:17]
    node _T_732 = and(_T_731, _T_719) @[dec_dec_ctl.scala 17:17]
    node _T_733 = and(_T_732, _T_721) @[dec_dec_ctl.scala 17:17]
    node _T_734 = and(_T_733, _T_722) @[dec_dec_ctl.scala 17:17]
    node _T_735 = and(_T_734, _T_724) @[dec_dec_ctl.scala 17:17]
    node _T_736 = and(_T_735, _T_725) @[dec_dec_ctl.scala 17:17]
    node _T_737 = and(_T_736, _T_727) @[dec_dec_ctl.scala 17:17]
    node _T_738 = and(_T_737, _T_728) @[dec_dec_ctl.scala 17:17]
    node _T_739 = and(_T_738, _T_730) @[dec_dec_ctl.scala 17:17]
    io.out.srl <= _T_739 @[dec_dec_ctl.scala 66:14]
    node _T_740 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_741 = eq(_T_740, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_742 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_743 = eq(_T_742, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_744 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_745 = eq(_T_744, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_746 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_747 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_748 = eq(_T_747, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_749 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_750 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_751 = eq(_T_750, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_752 = and(_T_741, _T_743) @[dec_dec_ctl.scala 17:17]
    node _T_753 = and(_T_752, _T_745) @[dec_dec_ctl.scala 17:17]
    node _T_754 = and(_T_753, _T_746) @[dec_dec_ctl.scala 17:17]
    node _T_755 = and(_T_754, _T_748) @[dec_dec_ctl.scala 17:17]
    node _T_756 = and(_T_755, _T_749) @[dec_dec_ctl.scala 17:17]
    node _T_757 = and(_T_756, _T_751) @[dec_dec_ctl.scala 17:17]
    node _T_758 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_759 = eq(_T_758, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_760 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_761 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_762 = eq(_T_761, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_763 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_764 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_765 = eq(_T_764, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_766 = and(_T_759, _T_760) @[dec_dec_ctl.scala 17:17]
    node _T_767 = and(_T_766, _T_762) @[dec_dec_ctl.scala 17:17]
    node _T_768 = and(_T_767, _T_763) @[dec_dec_ctl.scala 17:17]
    node _T_769 = and(_T_768, _T_765) @[dec_dec_ctl.scala 17:17]
    node _T_770 = or(_T_757, _T_769) @[dec_dec_ctl.scala 68:55]
    io.out.slt <= _T_770 @[dec_dec_ctl.scala 68:14]
    node _T_771 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_772 = eq(_T_771, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_773 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_774 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_775 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_776 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_777 = eq(_T_776, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_778 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_779 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_780 = eq(_T_779, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_781 = and(_T_772, _T_773) @[dec_dec_ctl.scala 17:17]
    node _T_782 = and(_T_781, _T_774) @[dec_dec_ctl.scala 17:17]
    node _T_783 = and(_T_782, _T_775) @[dec_dec_ctl.scala 17:17]
    node _T_784 = and(_T_783, _T_777) @[dec_dec_ctl.scala 17:17]
    node _T_785 = and(_T_784, _T_778) @[dec_dec_ctl.scala 17:17]
    node _T_786 = and(_T_785, _T_780) @[dec_dec_ctl.scala 17:17]
    node _T_787 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_788 = eq(_T_787, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_789 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_790 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_791 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_792 = eq(_T_791, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_793 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_794 = eq(_T_793, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_795 = and(_T_788, _T_789) @[dec_dec_ctl.scala 17:17]
    node _T_796 = and(_T_795, _T_790) @[dec_dec_ctl.scala 17:17]
    node _T_797 = and(_T_796, _T_792) @[dec_dec_ctl.scala 17:17]
    node _T_798 = and(_T_797, _T_794) @[dec_dec_ctl.scala 17:17]
    node _T_799 = or(_T_786, _T_798) @[dec_dec_ctl.scala 70:56]
    node _T_800 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_801 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_802 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_803 = eq(_T_802, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_804 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_805 = eq(_T_804, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_806 = and(_T_800, _T_801) @[dec_dec_ctl.scala 17:17]
    node _T_807 = and(_T_806, _T_803) @[dec_dec_ctl.scala 17:17]
    node _T_808 = and(_T_807, _T_805) @[dec_dec_ctl.scala 17:17]
    node _T_809 = or(_T_799, _T_808) @[dec_dec_ctl.scala 70:89]
    node _T_810 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_811 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_812 = eq(_T_811, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_813 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_814 = eq(_T_813, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_815 = and(_T_810, _T_812) @[dec_dec_ctl.scala 17:17]
    node _T_816 = and(_T_815, _T_814) @[dec_dec_ctl.scala 17:17]
    node _T_817 = or(_T_809, _T_816) @[dec_dec_ctl.scala 71:31]
    node _T_818 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_819 = eq(_T_818, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_820 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_821 = eq(_T_820, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_822 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_823 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_824 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_825 = eq(_T_824, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_826 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_827 = eq(_T_826, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_828 = and(_T_819, _T_821) @[dec_dec_ctl.scala 17:17]
    node _T_829 = and(_T_828, _T_822) @[dec_dec_ctl.scala 17:17]
    node _T_830 = and(_T_829, _T_823) @[dec_dec_ctl.scala 17:17]
    node _T_831 = and(_T_830, _T_825) @[dec_dec_ctl.scala 17:17]
    node _T_832 = and(_T_831, _T_827) @[dec_dec_ctl.scala 17:17]
    node _T_833 = or(_T_817, _T_832) @[dec_dec_ctl.scala 71:57]
    node _T_834 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_835 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_836 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_837 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_838 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_839 = eq(_T_838, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_840 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_841 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_842 = eq(_T_841, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_843 = and(_T_834, _T_835) @[dec_dec_ctl.scala 17:17]
    node _T_844 = and(_T_843, _T_836) @[dec_dec_ctl.scala 17:17]
    node _T_845 = and(_T_844, _T_837) @[dec_dec_ctl.scala 17:17]
    node _T_846 = and(_T_845, _T_839) @[dec_dec_ctl.scala 17:17]
    node _T_847 = and(_T_846, _T_840) @[dec_dec_ctl.scala 17:17]
    node _T_848 = and(_T_847, _T_842) @[dec_dec_ctl.scala 17:17]
    node _T_849 = or(_T_833, _T_848) @[dec_dec_ctl.scala 71:94]
    io.out.unsign <= _T_849 @[dec_dec_ctl.scala 70:17]
    node _T_850 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_851 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_852 = eq(_T_851, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_853 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_854 = eq(_T_853, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_855 = and(_T_850, _T_852) @[dec_dec_ctl.scala 17:17]
    node _T_856 = and(_T_855, _T_854) @[dec_dec_ctl.scala 17:17]
    io.out.condbr <= _T_856 @[dec_dec_ctl.scala 74:17]
    node _T_857 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_858 = eq(_T_857, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_859 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_860 = eq(_T_859, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_861 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_862 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_863 = eq(_T_862, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_864 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_865 = eq(_T_864, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_866 = and(_T_858, _T_860) @[dec_dec_ctl.scala 17:17]
    node _T_867 = and(_T_866, _T_861) @[dec_dec_ctl.scala 17:17]
    node _T_868 = and(_T_867, _T_863) @[dec_dec_ctl.scala 17:17]
    node _T_869 = and(_T_868, _T_865) @[dec_dec_ctl.scala 17:17]
    io.out.beq <= _T_869 @[dec_dec_ctl.scala 76:14]
    node _T_870 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_871 = eq(_T_870, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_872 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_873 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_874 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_875 = eq(_T_874, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_876 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_877 = eq(_T_876, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_878 = and(_T_871, _T_872) @[dec_dec_ctl.scala 17:17]
    node _T_879 = and(_T_878, _T_873) @[dec_dec_ctl.scala 17:17]
    node _T_880 = and(_T_879, _T_875) @[dec_dec_ctl.scala 17:17]
    node _T_881 = and(_T_880, _T_877) @[dec_dec_ctl.scala 17:17]
    io.out.bne <= _T_881 @[dec_dec_ctl.scala 78:14]
    node _T_882 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_883 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_884 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_885 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_886 = eq(_T_885, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_887 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_888 = eq(_T_887, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_889 = and(_T_882, _T_883) @[dec_dec_ctl.scala 17:17]
    node _T_890 = and(_T_889, _T_884) @[dec_dec_ctl.scala 17:17]
    node _T_891 = and(_T_890, _T_886) @[dec_dec_ctl.scala 17:17]
    node _T_892 = and(_T_891, _T_888) @[dec_dec_ctl.scala 17:17]
    io.out.bge <= _T_892 @[dec_dec_ctl.scala 80:14]
    node _T_893 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_894 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_895 = eq(_T_894, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_896 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_897 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_898 = eq(_T_897, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_899 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_900 = eq(_T_899, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_901 = and(_T_893, _T_895) @[dec_dec_ctl.scala 17:17]
    node _T_902 = and(_T_901, _T_896) @[dec_dec_ctl.scala 17:17]
    node _T_903 = and(_T_902, _T_898) @[dec_dec_ctl.scala 17:17]
    node _T_904 = and(_T_903, _T_900) @[dec_dec_ctl.scala 17:17]
    io.out.blt <= _T_904 @[dec_dec_ctl.scala 82:14]
    node _T_905 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_906 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_907 = and(_T_905, _T_906) @[dec_dec_ctl.scala 17:17]
    io.out.jal <= _T_907 @[dec_dec_ctl.scala 84:14]
    node _T_908 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_909 = eq(_T_908, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_910 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_911 = eq(_T_910, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_912 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_913 = eq(_T_912, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_914 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_915 = eq(_T_914, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_916 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_917 = eq(_T_916, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_918 = and(_T_909, _T_911) @[dec_dec_ctl.scala 17:17]
    node _T_919 = and(_T_918, _T_913) @[dec_dec_ctl.scala 17:17]
    node _T_920 = and(_T_919, _T_915) @[dec_dec_ctl.scala 17:17]
    node _T_921 = and(_T_920, _T_917) @[dec_dec_ctl.scala 17:17]
    io.out.by <= _T_921 @[dec_dec_ctl.scala 86:13]
    node _T_922 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_923 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_924 = eq(_T_923, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_925 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_926 = eq(_T_925, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_927 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_928 = eq(_T_927, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_929 = and(_T_922, _T_924) @[dec_dec_ctl.scala 17:17]
    node _T_930 = and(_T_929, _T_926) @[dec_dec_ctl.scala 17:17]
    node _T_931 = and(_T_930, _T_928) @[dec_dec_ctl.scala 17:17]
    io.out.half <= _T_931 @[dec_dec_ctl.scala 88:15]
    node _T_932 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_933 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_934 = eq(_T_933, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_935 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_936 = eq(_T_935, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_937 = and(_T_932, _T_934) @[dec_dec_ctl.scala 17:17]
    node _T_938 = and(_T_937, _T_936) @[dec_dec_ctl.scala 17:17]
    io.out.word <= _T_938 @[dec_dec_ctl.scala 90:15]
    node _T_939 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_940 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_941 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_942 = and(_T_939, _T_940) @[dec_dec_ctl.scala 17:17]
    node _T_943 = and(_T_942, _T_941) @[dec_dec_ctl.scala 17:17]
    node _T_944 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:34]
    node _T_945 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_946 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_947 = and(_T_944, _T_945) @[dec_dec_ctl.scala 17:17]
    node _T_948 = and(_T_947, _T_946) @[dec_dec_ctl.scala 17:17]
    node _T_949 = or(_T_943, _T_948) @[dec_dec_ctl.scala 92:44]
    node _T_950 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:34]
    node _T_951 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_952 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_953 = and(_T_950, _T_951) @[dec_dec_ctl.scala 17:17]
    node _T_954 = and(_T_953, _T_952) @[dec_dec_ctl.scala 17:17]
    node _T_955 = or(_T_949, _T_954) @[dec_dec_ctl.scala 92:67]
    node _T_956 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:34]
    node _T_957 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_958 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_959 = and(_T_956, _T_957) @[dec_dec_ctl.scala 17:17]
    node _T_960 = and(_T_959, _T_958) @[dec_dec_ctl.scala 17:17]
    node _T_961 = or(_T_955, _T_960) @[dec_dec_ctl.scala 92:90]
    node _T_962 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:34]
    node _T_963 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_964 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_965 = and(_T_962, _T_963) @[dec_dec_ctl.scala 17:17]
    node _T_966 = and(_T_965, _T_964) @[dec_dec_ctl.scala 17:17]
    node _T_967 = or(_T_961, _T_966) @[dec_dec_ctl.scala 93:26]
    node _T_968 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:34]
    node _T_969 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_970 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_971 = and(_T_968, _T_969) @[dec_dec_ctl.scala 17:17]
    node _T_972 = and(_T_971, _T_970) @[dec_dec_ctl.scala 17:17]
    node _T_973 = or(_T_967, _T_972) @[dec_dec_ctl.scala 93:50]
    io.out.csr_read <= _T_973 @[dec_dec_ctl.scala 92:19]
    node _T_974 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_975 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_976 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_977 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_978 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_979 = and(_T_974, _T_975) @[dec_dec_ctl.scala 17:17]
    node _T_980 = and(_T_979, _T_976) @[dec_dec_ctl.scala 17:17]
    node _T_981 = and(_T_980, _T_977) @[dec_dec_ctl.scala 17:17]
    node _T_982 = and(_T_981, _T_978) @[dec_dec_ctl.scala 17:17]
    node _T_983 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_984 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_985 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_986 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_987 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_988 = and(_T_983, _T_984) @[dec_dec_ctl.scala 17:17]
    node _T_989 = and(_T_988, _T_985) @[dec_dec_ctl.scala 17:17]
    node _T_990 = and(_T_989, _T_986) @[dec_dec_ctl.scala 17:17]
    node _T_991 = and(_T_990, _T_987) @[dec_dec_ctl.scala 17:17]
    node _T_992 = or(_T_982, _T_991) @[dec_dec_ctl.scala 95:49]
    node _T_993 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_994 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_995 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_996 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_997 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_998 = and(_T_993, _T_994) @[dec_dec_ctl.scala 17:17]
    node _T_999 = and(_T_998, _T_995) @[dec_dec_ctl.scala 17:17]
    node _T_1000 = and(_T_999, _T_996) @[dec_dec_ctl.scala 17:17]
    node _T_1001 = and(_T_1000, _T_997) @[dec_dec_ctl.scala 17:17]
    node _T_1002 = or(_T_992, _T_1001) @[dec_dec_ctl.scala 95:79]
    node _T_1003 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_1004 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1005 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1006 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1007 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1008 = and(_T_1003, _T_1004) @[dec_dec_ctl.scala 17:17]
    node _T_1009 = and(_T_1008, _T_1005) @[dec_dec_ctl.scala 17:17]
    node _T_1010 = and(_T_1009, _T_1006) @[dec_dec_ctl.scala 17:17]
    node _T_1011 = and(_T_1010, _T_1007) @[dec_dec_ctl.scala 17:17]
    node _T_1012 = or(_T_1002, _T_1011) @[dec_dec_ctl.scala 96:33]
    node _T_1013 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_1014 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1015 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1016 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1017 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1018 = and(_T_1013, _T_1014) @[dec_dec_ctl.scala 17:17]
    node _T_1019 = and(_T_1018, _T_1015) @[dec_dec_ctl.scala 17:17]
    node _T_1020 = and(_T_1019, _T_1016) @[dec_dec_ctl.scala 17:17]
    node _T_1021 = and(_T_1020, _T_1017) @[dec_dec_ctl.scala 17:17]
    node _T_1022 = or(_T_1012, _T_1021) @[dec_dec_ctl.scala 96:63]
    io.out.csr_clr <= _T_1022 @[dec_dec_ctl.scala 95:18]
    node _T_1023 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_1024 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1025 = eq(_T_1024, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1026 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1027 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1028 = and(_T_1023, _T_1025) @[dec_dec_ctl.scala 17:17]
    node _T_1029 = and(_T_1028, _T_1026) @[dec_dec_ctl.scala 17:17]
    node _T_1030 = and(_T_1029, _T_1027) @[dec_dec_ctl.scala 17:17]
    node _T_1031 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_1032 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1033 = eq(_T_1032, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1034 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1035 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1036 = and(_T_1031, _T_1033) @[dec_dec_ctl.scala 17:17]
    node _T_1037 = and(_T_1036, _T_1034) @[dec_dec_ctl.scala 17:17]
    node _T_1038 = and(_T_1037, _T_1035) @[dec_dec_ctl.scala 17:17]
    node _T_1039 = or(_T_1030, _T_1038) @[dec_dec_ctl.scala 98:47]
    node _T_1040 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_1041 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1042 = eq(_T_1041, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1043 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1044 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1045 = and(_T_1040, _T_1042) @[dec_dec_ctl.scala 17:17]
    node _T_1046 = and(_T_1045, _T_1043) @[dec_dec_ctl.scala 17:17]
    node _T_1047 = and(_T_1046, _T_1044) @[dec_dec_ctl.scala 17:17]
    node _T_1048 = or(_T_1039, _T_1047) @[dec_dec_ctl.scala 98:75]
    node _T_1049 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_1050 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1051 = eq(_T_1050, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1052 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1053 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1054 = and(_T_1049, _T_1051) @[dec_dec_ctl.scala 17:17]
    node _T_1055 = and(_T_1054, _T_1052) @[dec_dec_ctl.scala 17:17]
    node _T_1056 = and(_T_1055, _T_1053) @[dec_dec_ctl.scala 17:17]
    node _T_1057 = or(_T_1048, _T_1056) @[dec_dec_ctl.scala 98:103]
    node _T_1058 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_1059 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1060 = eq(_T_1059, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1061 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1062 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1063 = and(_T_1058, _T_1060) @[dec_dec_ctl.scala 17:17]
    node _T_1064 = and(_T_1063, _T_1061) @[dec_dec_ctl.scala 17:17]
    node _T_1065 = and(_T_1064, _T_1062) @[dec_dec_ctl.scala 17:17]
    node _T_1066 = or(_T_1057, _T_1065) @[dec_dec_ctl.scala 99:31]
    io.out.csr_set <= _T_1066 @[dec_dec_ctl.scala 98:18]
    node _T_1067 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1068 = eq(_T_1067, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1069 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1070 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1071 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1072 = and(_T_1068, _T_1069) @[dec_dec_ctl.scala 17:17]
    node _T_1073 = and(_T_1072, _T_1070) @[dec_dec_ctl.scala 17:17]
    node _T_1074 = and(_T_1073, _T_1071) @[dec_dec_ctl.scala 17:17]
    io.out.csr_write <= _T_1074 @[dec_dec_ctl.scala 101:20]
    node _T_1075 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1076 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1077 = eq(_T_1076, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1078 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1079 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1080 = and(_T_1075, _T_1077) @[dec_dec_ctl.scala 17:17]
    node _T_1081 = and(_T_1080, _T_1078) @[dec_dec_ctl.scala 17:17]
    node _T_1082 = and(_T_1081, _T_1079) @[dec_dec_ctl.scala 17:17]
    node _T_1083 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_1084 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1085 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1086 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1087 = and(_T_1083, _T_1084) @[dec_dec_ctl.scala 17:17]
    node _T_1088 = and(_T_1087, _T_1085) @[dec_dec_ctl.scala 17:17]
    node _T_1089 = and(_T_1088, _T_1086) @[dec_dec_ctl.scala 17:17]
    node _T_1090 = or(_T_1082, _T_1089) @[dec_dec_ctl.scala 103:47]
    node _T_1091 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_1092 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1093 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1094 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1095 = and(_T_1091, _T_1092) @[dec_dec_ctl.scala 17:17]
    node _T_1096 = and(_T_1095, _T_1093) @[dec_dec_ctl.scala 17:17]
    node _T_1097 = and(_T_1096, _T_1094) @[dec_dec_ctl.scala 17:17]
    node _T_1098 = or(_T_1090, _T_1097) @[dec_dec_ctl.scala 103:74]
    node _T_1099 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_1100 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1101 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1102 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1103 = and(_T_1099, _T_1100) @[dec_dec_ctl.scala 17:17]
    node _T_1104 = and(_T_1103, _T_1101) @[dec_dec_ctl.scala 17:17]
    node _T_1105 = and(_T_1104, _T_1102) @[dec_dec_ctl.scala 17:17]
    node _T_1106 = or(_T_1098, _T_1105) @[dec_dec_ctl.scala 103:101]
    node _T_1107 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_1108 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1109 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1110 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1111 = and(_T_1107, _T_1108) @[dec_dec_ctl.scala 17:17]
    node _T_1112 = and(_T_1111, _T_1109) @[dec_dec_ctl.scala 17:17]
    node _T_1113 = and(_T_1112, _T_1110) @[dec_dec_ctl.scala 17:17]
    node _T_1114 = or(_T_1106, _T_1113) @[dec_dec_ctl.scala 104:30]
    node _T_1115 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_1116 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1117 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1118 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1119 = and(_T_1115, _T_1116) @[dec_dec_ctl.scala 17:17]
    node _T_1120 = and(_T_1119, _T_1117) @[dec_dec_ctl.scala 17:17]
    node _T_1121 = and(_T_1120, _T_1118) @[dec_dec_ctl.scala 17:17]
    node _T_1122 = or(_T_1114, _T_1121) @[dec_dec_ctl.scala 104:57]
    io.out.csr_imm <= _T_1122 @[dec_dec_ctl.scala 103:18]
    node _T_1123 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1124 = eq(_T_1123, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1125 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_1126 = and(_T_1124, _T_1125) @[dec_dec_ctl.scala 17:17]
    node _T_1127 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1129 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:34]
    node _T_1130 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1131 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1132 = and(_T_1128, _T_1129) @[dec_dec_ctl.scala 17:17]
    node _T_1133 = and(_T_1132, _T_1130) @[dec_dec_ctl.scala 17:17]
    node _T_1134 = and(_T_1133, _T_1131) @[dec_dec_ctl.scala 17:17]
    node _T_1135 = or(_T_1126, _T_1134) @[dec_dec_ctl.scala 106:41]
    node _T_1136 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1137 = eq(_T_1136, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1138 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:34]
    node _T_1139 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1140 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1141 = and(_T_1137, _T_1138) @[dec_dec_ctl.scala 17:17]
    node _T_1142 = and(_T_1141, _T_1139) @[dec_dec_ctl.scala 17:17]
    node _T_1143 = and(_T_1142, _T_1140) @[dec_dec_ctl.scala 17:17]
    node _T_1144 = or(_T_1135, _T_1143) @[dec_dec_ctl.scala 106:68]
    node _T_1145 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1146 = eq(_T_1145, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1147 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:34]
    node _T_1148 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1149 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1150 = and(_T_1146, _T_1147) @[dec_dec_ctl.scala 17:17]
    node _T_1151 = and(_T_1150, _T_1148) @[dec_dec_ctl.scala 17:17]
    node _T_1152 = and(_T_1151, _T_1149) @[dec_dec_ctl.scala 17:17]
    node _T_1153 = or(_T_1144, _T_1152) @[dec_dec_ctl.scala 106:95]
    node _T_1154 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1155 = eq(_T_1154, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1156 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:34]
    node _T_1157 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1158 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1159 = and(_T_1155, _T_1156) @[dec_dec_ctl.scala 17:17]
    node _T_1160 = and(_T_1159, _T_1157) @[dec_dec_ctl.scala 17:17]
    node _T_1161 = and(_T_1160, _T_1158) @[dec_dec_ctl.scala 17:17]
    node _T_1162 = or(_T_1153, _T_1161) @[dec_dec_ctl.scala 107:30]
    node _T_1163 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1164 = eq(_T_1163, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1165 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:34]
    node _T_1166 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1167 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1168 = and(_T_1164, _T_1165) @[dec_dec_ctl.scala 17:17]
    node _T_1169 = and(_T_1168, _T_1166) @[dec_dec_ctl.scala 17:17]
    node _T_1170 = and(_T_1169, _T_1167) @[dec_dec_ctl.scala 17:17]
    node _T_1171 = or(_T_1162, _T_1170) @[dec_dec_ctl.scala 107:58]
    node _T_1172 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_1173 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1174 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1175 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1176 = and(_T_1172, _T_1173) @[dec_dec_ctl.scala 17:17]
    node _T_1177 = and(_T_1176, _T_1174) @[dec_dec_ctl.scala 17:17]
    node _T_1178 = and(_T_1177, _T_1175) @[dec_dec_ctl.scala 17:17]
    node _T_1179 = or(_T_1171, _T_1178) @[dec_dec_ctl.scala 107:86]
    node _T_1180 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_1181 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1182 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1183 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1184 = and(_T_1180, _T_1181) @[dec_dec_ctl.scala 17:17]
    node _T_1185 = and(_T_1184, _T_1182) @[dec_dec_ctl.scala 17:17]
    node _T_1186 = and(_T_1185, _T_1183) @[dec_dec_ctl.scala 17:17]
    node _T_1187 = or(_T_1179, _T_1186) @[dec_dec_ctl.scala 108:30]
    node _T_1188 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_1189 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1190 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1191 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1192 = and(_T_1188, _T_1189) @[dec_dec_ctl.scala 17:17]
    node _T_1193 = and(_T_1192, _T_1190) @[dec_dec_ctl.scala 17:17]
    node _T_1194 = and(_T_1193, _T_1191) @[dec_dec_ctl.scala 17:17]
    node _T_1195 = or(_T_1187, _T_1194) @[dec_dec_ctl.scala 108:57]
    node _T_1196 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_1197 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1198 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1199 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1200 = and(_T_1196, _T_1197) @[dec_dec_ctl.scala 17:17]
    node _T_1201 = and(_T_1200, _T_1198) @[dec_dec_ctl.scala 17:17]
    node _T_1202 = and(_T_1201, _T_1199) @[dec_dec_ctl.scala 17:17]
    node _T_1203 = or(_T_1195, _T_1202) @[dec_dec_ctl.scala 108:84]
    node _T_1204 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_1205 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1206 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1207 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1208 = and(_T_1204, _T_1205) @[dec_dec_ctl.scala 17:17]
    node _T_1209 = and(_T_1208, _T_1206) @[dec_dec_ctl.scala 17:17]
    node _T_1210 = and(_T_1209, _T_1207) @[dec_dec_ctl.scala 17:17]
    node _T_1211 = or(_T_1203, _T_1210) @[dec_dec_ctl.scala 109:30]
    io.out.presync <= _T_1211 @[dec_dec_ctl.scala 106:18]
    node _T_1212 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1213 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1214 = eq(_T_1213, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1215 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_1216 = and(_T_1212, _T_1214) @[dec_dec_ctl.scala 17:17]
    node _T_1217 = and(_T_1216, _T_1215) @[dec_dec_ctl.scala 17:17]
    node _T_1218 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_1219 = eq(_T_1218, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1220 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1221 = eq(_T_1220, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1222 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1223 = eq(_T_1222, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1224 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1225 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1226 = and(_T_1219, _T_1221) @[dec_dec_ctl.scala 17:17]
    node _T_1227 = and(_T_1226, _T_1223) @[dec_dec_ctl.scala 17:17]
    node _T_1228 = and(_T_1227, _T_1224) @[dec_dec_ctl.scala 17:17]
    node _T_1229 = and(_T_1228, _T_1225) @[dec_dec_ctl.scala 17:17]
    node _T_1230 = or(_T_1217, _T_1229) @[dec_dec_ctl.scala 111:45]
    node _T_1231 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1232 = eq(_T_1231, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1233 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:34]
    node _T_1234 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1235 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1236 = and(_T_1232, _T_1233) @[dec_dec_ctl.scala 17:17]
    node _T_1237 = and(_T_1236, _T_1234) @[dec_dec_ctl.scala 17:17]
    node _T_1238 = and(_T_1237, _T_1235) @[dec_dec_ctl.scala 17:17]
    node _T_1239 = or(_T_1230, _T_1238) @[dec_dec_ctl.scala 111:78]
    node _T_1240 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1241 = eq(_T_1240, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1242 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:34]
    node _T_1243 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1244 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1245 = and(_T_1241, _T_1242) @[dec_dec_ctl.scala 17:17]
    node _T_1246 = and(_T_1245, _T_1243) @[dec_dec_ctl.scala 17:17]
    node _T_1247 = and(_T_1246, _T_1244) @[dec_dec_ctl.scala 17:17]
    node _T_1248 = or(_T_1239, _T_1247) @[dec_dec_ctl.scala 112:30]
    node _T_1249 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1250 = eq(_T_1249, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1251 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:34]
    node _T_1252 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1253 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1254 = and(_T_1250, _T_1251) @[dec_dec_ctl.scala 17:17]
    node _T_1255 = and(_T_1254, _T_1252) @[dec_dec_ctl.scala 17:17]
    node _T_1256 = and(_T_1255, _T_1253) @[dec_dec_ctl.scala 17:17]
    node _T_1257 = or(_T_1248, _T_1256) @[dec_dec_ctl.scala 112:57]
    node _T_1258 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1259 = eq(_T_1258, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1260 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:34]
    node _T_1261 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1262 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1263 = and(_T_1259, _T_1260) @[dec_dec_ctl.scala 17:17]
    node _T_1264 = and(_T_1263, _T_1261) @[dec_dec_ctl.scala 17:17]
    node _T_1265 = and(_T_1264, _T_1262) @[dec_dec_ctl.scala 17:17]
    node _T_1266 = or(_T_1257, _T_1265) @[dec_dec_ctl.scala 112:84]
    node _T_1267 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1268 = eq(_T_1267, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1269 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:34]
    node _T_1270 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1271 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1272 = and(_T_1268, _T_1269) @[dec_dec_ctl.scala 17:17]
    node _T_1273 = and(_T_1272, _T_1270) @[dec_dec_ctl.scala 17:17]
    node _T_1274 = and(_T_1273, _T_1271) @[dec_dec_ctl.scala 17:17]
    node _T_1275 = or(_T_1266, _T_1274) @[dec_dec_ctl.scala 112:112]
    node _T_1276 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:34]
    node _T_1277 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1278 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1279 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1280 = and(_T_1276, _T_1277) @[dec_dec_ctl.scala 17:17]
    node _T_1281 = and(_T_1280, _T_1278) @[dec_dec_ctl.scala 17:17]
    node _T_1282 = and(_T_1281, _T_1279) @[dec_dec_ctl.scala 17:17]
    node _T_1283 = or(_T_1275, _T_1282) @[dec_dec_ctl.scala 113:31]
    node _T_1284 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:34]
    node _T_1285 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1286 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1287 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1288 = and(_T_1284, _T_1285) @[dec_dec_ctl.scala 17:17]
    node _T_1289 = and(_T_1288, _T_1286) @[dec_dec_ctl.scala 17:17]
    node _T_1290 = and(_T_1289, _T_1287) @[dec_dec_ctl.scala 17:17]
    node _T_1291 = or(_T_1283, _T_1290) @[dec_dec_ctl.scala 113:58]
    node _T_1292 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:34]
    node _T_1293 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1294 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1295 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1296 = and(_T_1292, _T_1293) @[dec_dec_ctl.scala 17:17]
    node _T_1297 = and(_T_1296, _T_1294) @[dec_dec_ctl.scala 17:17]
    node _T_1298 = and(_T_1297, _T_1295) @[dec_dec_ctl.scala 17:17]
    node _T_1299 = or(_T_1291, _T_1298) @[dec_dec_ctl.scala 113:85]
    node _T_1300 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:34]
    node _T_1301 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1302 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1303 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1304 = and(_T_1300, _T_1301) @[dec_dec_ctl.scala 17:17]
    node _T_1305 = and(_T_1304, _T_1302) @[dec_dec_ctl.scala 17:17]
    node _T_1306 = and(_T_1305, _T_1303) @[dec_dec_ctl.scala 17:17]
    node _T_1307 = or(_T_1299, _T_1306) @[dec_dec_ctl.scala 113:112]
    node _T_1308 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:34]
    node _T_1309 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1310 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1311 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1312 = and(_T_1308, _T_1309) @[dec_dec_ctl.scala 17:17]
    node _T_1313 = and(_T_1312, _T_1310) @[dec_dec_ctl.scala 17:17]
    node _T_1314 = and(_T_1313, _T_1311) @[dec_dec_ctl.scala 17:17]
    node _T_1315 = or(_T_1307, _T_1314) @[dec_dec_ctl.scala 114:30]
    io.out.postsync <= _T_1315 @[dec_dec_ctl.scala 111:19]
    node _T_1316 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_1317 = eq(_T_1316, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1318 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_1319 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1320 = eq(_T_1319, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1321 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1322 = eq(_T_1321, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1323 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1324 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1325 = and(_T_1317, _T_1318) @[dec_dec_ctl.scala 17:17]
    node _T_1326 = and(_T_1325, _T_1320) @[dec_dec_ctl.scala 17:17]
    node _T_1327 = and(_T_1326, _T_1322) @[dec_dec_ctl.scala 17:17]
    node _T_1328 = and(_T_1327, _T_1323) @[dec_dec_ctl.scala 17:17]
    node _T_1329 = and(_T_1328, _T_1324) @[dec_dec_ctl.scala 17:17]
    io.out.ebreak <= _T_1329 @[dec_dec_ctl.scala 116:17]
    node _T_1330 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_1331 = eq(_T_1330, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1332 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1334 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1335 = eq(_T_1334, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1336 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1337 = eq(_T_1336, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1338 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1339 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1340 = and(_T_1331, _T_1333) @[dec_dec_ctl.scala 17:17]
    node _T_1341 = and(_T_1340, _T_1335) @[dec_dec_ctl.scala 17:17]
    node _T_1342 = and(_T_1341, _T_1337) @[dec_dec_ctl.scala 17:17]
    node _T_1343 = and(_T_1342, _T_1338) @[dec_dec_ctl.scala 17:17]
    node _T_1344 = and(_T_1343, _T_1339) @[dec_dec_ctl.scala 17:17]
    io.out.ecall <= _T_1344 @[dec_dec_ctl.scala 118:16]
    node _T_1345 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1346 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1347 = eq(_T_1346, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1348 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1349 = eq(_T_1348, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1350 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_1351 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1352 = and(_T_1345, _T_1347) @[dec_dec_ctl.scala 17:17]
    node _T_1353 = and(_T_1352, _T_1349) @[dec_dec_ctl.scala 17:17]
    node _T_1354 = and(_T_1353, _T_1350) @[dec_dec_ctl.scala 17:17]
    node _T_1355 = and(_T_1354, _T_1351) @[dec_dec_ctl.scala 17:17]
    io.out.mret <= _T_1355 @[dec_dec_ctl.scala 120:15]
    node _T_1356 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1357 = eq(_T_1356, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1358 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1359 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_1360 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_1361 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1362 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1363 = eq(_T_1362, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1364 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1365 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1366 = eq(_T_1365, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1367 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1368 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1369 = eq(_T_1368, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1370 = and(_T_1357, _T_1358) @[dec_dec_ctl.scala 17:17]
    node _T_1371 = and(_T_1370, _T_1359) @[dec_dec_ctl.scala 17:17]
    node _T_1372 = and(_T_1371, _T_1360) @[dec_dec_ctl.scala 17:17]
    node _T_1373 = and(_T_1372, _T_1361) @[dec_dec_ctl.scala 17:17]
    node _T_1374 = and(_T_1373, _T_1363) @[dec_dec_ctl.scala 17:17]
    node _T_1375 = and(_T_1374, _T_1364) @[dec_dec_ctl.scala 17:17]
    node _T_1376 = and(_T_1375, _T_1366) @[dec_dec_ctl.scala 17:17]
    node _T_1377 = and(_T_1376, _T_1367) @[dec_dec_ctl.scala 17:17]
    node _T_1378 = and(_T_1377, _T_1369) @[dec_dec_ctl.scala 17:17]
    node _T_1379 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1380 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1381 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_1382 = eq(_T_1381, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1383 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_1384 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1385 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1386 = eq(_T_1385, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1387 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1388 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1389 = eq(_T_1388, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1390 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1391 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1392 = eq(_T_1391, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1393 = and(_T_1379, _T_1380) @[dec_dec_ctl.scala 17:17]
    node _T_1394 = and(_T_1393, _T_1382) @[dec_dec_ctl.scala 17:17]
    node _T_1395 = and(_T_1394, _T_1383) @[dec_dec_ctl.scala 17:17]
    node _T_1396 = and(_T_1395, _T_1384) @[dec_dec_ctl.scala 17:17]
    node _T_1397 = and(_T_1396, _T_1386) @[dec_dec_ctl.scala 17:17]
    node _T_1398 = and(_T_1397, _T_1387) @[dec_dec_ctl.scala 17:17]
    node _T_1399 = and(_T_1398, _T_1389) @[dec_dec_ctl.scala 17:17]
    node _T_1400 = and(_T_1399, _T_1390) @[dec_dec_ctl.scala 17:17]
    node _T_1401 = and(_T_1400, _T_1392) @[dec_dec_ctl.scala 17:17]
    node _T_1402 = or(_T_1378, _T_1401) @[dec_dec_ctl.scala 122:63]
    node _T_1403 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1404 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1405 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_1406 = eq(_T_1405, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1407 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_1408 = eq(_T_1407, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1409 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1410 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1411 = eq(_T_1410, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1412 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1413 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1414 = eq(_T_1413, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1415 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1416 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1417 = eq(_T_1416, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1418 = and(_T_1403, _T_1404) @[dec_dec_ctl.scala 17:17]
    node _T_1419 = and(_T_1418, _T_1406) @[dec_dec_ctl.scala 17:17]
    node _T_1420 = and(_T_1419, _T_1408) @[dec_dec_ctl.scala 17:17]
    node _T_1421 = and(_T_1420, _T_1409) @[dec_dec_ctl.scala 17:17]
    node _T_1422 = and(_T_1421, _T_1411) @[dec_dec_ctl.scala 17:17]
    node _T_1423 = and(_T_1422, _T_1412) @[dec_dec_ctl.scala 17:17]
    node _T_1424 = and(_T_1423, _T_1414) @[dec_dec_ctl.scala 17:17]
    node _T_1425 = and(_T_1424, _T_1415) @[dec_dec_ctl.scala 17:17]
    node _T_1426 = and(_T_1425, _T_1417) @[dec_dec_ctl.scala 17:17]
    node _T_1427 = or(_T_1402, _T_1426) @[dec_dec_ctl.scala 122:111]
    node _T_1428 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1429 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_1430 = eq(_T_1429, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1431 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1432 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1433 = eq(_T_1432, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1434 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1435 = eq(_T_1434, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1436 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1437 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1438 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1439 = eq(_T_1438, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1440 = and(_T_1428, _T_1430) @[dec_dec_ctl.scala 17:17]
    node _T_1441 = and(_T_1440, _T_1431) @[dec_dec_ctl.scala 17:17]
    node _T_1442 = and(_T_1441, _T_1433) @[dec_dec_ctl.scala 17:17]
    node _T_1443 = and(_T_1442, _T_1435) @[dec_dec_ctl.scala 17:17]
    node _T_1444 = and(_T_1443, _T_1436) @[dec_dec_ctl.scala 17:17]
    node _T_1445 = and(_T_1444, _T_1437) @[dec_dec_ctl.scala 17:17]
    node _T_1446 = and(_T_1445, _T_1439) @[dec_dec_ctl.scala 17:17]
    node _T_1447 = or(_T_1427, _T_1446) @[dec_dec_ctl.scala 123:52]
    node _T_1448 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1449 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1450 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1451 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1452 = eq(_T_1451, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1453 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1454 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1455 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1456 = eq(_T_1455, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1457 = and(_T_1448, _T_1449) @[dec_dec_ctl.scala 17:17]
    node _T_1458 = and(_T_1457, _T_1450) @[dec_dec_ctl.scala 17:17]
    node _T_1459 = and(_T_1458, _T_1452) @[dec_dec_ctl.scala 17:17]
    node _T_1460 = and(_T_1459, _T_1453) @[dec_dec_ctl.scala 17:17]
    node _T_1461 = and(_T_1460, _T_1454) @[dec_dec_ctl.scala 17:17]
    node _T_1462 = and(_T_1461, _T_1456) @[dec_dec_ctl.scala 17:17]
    node _T_1463 = or(_T_1447, _T_1462) @[dec_dec_ctl.scala 123:93]
    node _T_1464 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1465 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1466 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_1467 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_1468 = eq(_T_1467, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1469 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1470 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1471 = eq(_T_1470, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1472 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1473 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1474 = eq(_T_1473, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1475 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1476 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1477 = eq(_T_1476, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1478 = and(_T_1464, _T_1465) @[dec_dec_ctl.scala 17:17]
    node _T_1479 = and(_T_1478, _T_1466) @[dec_dec_ctl.scala 17:17]
    node _T_1480 = and(_T_1479, _T_1468) @[dec_dec_ctl.scala 17:17]
    node _T_1481 = and(_T_1480, _T_1469) @[dec_dec_ctl.scala 17:17]
    node _T_1482 = and(_T_1481, _T_1471) @[dec_dec_ctl.scala 17:17]
    node _T_1483 = and(_T_1482, _T_1472) @[dec_dec_ctl.scala 17:17]
    node _T_1484 = and(_T_1483, _T_1474) @[dec_dec_ctl.scala 17:17]
    node _T_1485 = and(_T_1484, _T_1475) @[dec_dec_ctl.scala 17:17]
    node _T_1486 = and(_T_1485, _T_1477) @[dec_dec_ctl.scala 17:17]
    node _T_1487 = or(_T_1463, _T_1486) @[dec_dec_ctl.scala 124:39]
    node _T_1488 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1489 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1490 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_1491 = eq(_T_1490, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1492 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_1493 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1494 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1495 = eq(_T_1494, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1496 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1497 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1498 = eq(_T_1497, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1499 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1500 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1501 = eq(_T_1500, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1502 = and(_T_1488, _T_1489) @[dec_dec_ctl.scala 17:17]
    node _T_1503 = and(_T_1502, _T_1491) @[dec_dec_ctl.scala 17:17]
    node _T_1504 = and(_T_1503, _T_1492) @[dec_dec_ctl.scala 17:17]
    node _T_1505 = and(_T_1504, _T_1493) @[dec_dec_ctl.scala 17:17]
    node _T_1506 = and(_T_1505, _T_1495) @[dec_dec_ctl.scala 17:17]
    node _T_1507 = and(_T_1506, _T_1496) @[dec_dec_ctl.scala 17:17]
    node _T_1508 = and(_T_1507, _T_1498) @[dec_dec_ctl.scala 17:17]
    node _T_1509 = and(_T_1508, _T_1499) @[dec_dec_ctl.scala 17:17]
    node _T_1510 = and(_T_1509, _T_1501) @[dec_dec_ctl.scala 17:17]
    node _T_1511 = or(_T_1487, _T_1510) @[dec_dec_ctl.scala 124:87]
    node _T_1512 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1513 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1514 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_1515 = eq(_T_1514, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1516 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_1517 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1518 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1519 = eq(_T_1518, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1520 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1521 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1522 = eq(_T_1521, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1523 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1524 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1525 = eq(_T_1524, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1526 = and(_T_1512, _T_1513) @[dec_dec_ctl.scala 17:17]
    node _T_1527 = and(_T_1526, _T_1515) @[dec_dec_ctl.scala 17:17]
    node _T_1528 = and(_T_1527, _T_1516) @[dec_dec_ctl.scala 17:17]
    node _T_1529 = and(_T_1528, _T_1517) @[dec_dec_ctl.scala 17:17]
    node _T_1530 = and(_T_1529, _T_1519) @[dec_dec_ctl.scala 17:17]
    node _T_1531 = and(_T_1530, _T_1520) @[dec_dec_ctl.scala 17:17]
    node _T_1532 = and(_T_1531, _T_1522) @[dec_dec_ctl.scala 17:17]
    node _T_1533 = and(_T_1532, _T_1523) @[dec_dec_ctl.scala 17:17]
    node _T_1534 = and(_T_1533, _T_1525) @[dec_dec_ctl.scala 17:17]
    node _T_1535 = or(_T_1511, _T_1534) @[dec_dec_ctl.scala 125:51]
    node _T_1536 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1537 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1538 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1539 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_1540 = eq(_T_1539, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1541 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1542 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1543 = eq(_T_1542, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1544 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1545 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1546 = eq(_T_1545, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1547 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1548 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1549 = eq(_T_1548, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1550 = and(_T_1536, _T_1537) @[dec_dec_ctl.scala 17:17]
    node _T_1551 = and(_T_1550, _T_1538) @[dec_dec_ctl.scala 17:17]
    node _T_1552 = and(_T_1551, _T_1540) @[dec_dec_ctl.scala 17:17]
    node _T_1553 = and(_T_1552, _T_1541) @[dec_dec_ctl.scala 17:17]
    node _T_1554 = and(_T_1553, _T_1543) @[dec_dec_ctl.scala 17:17]
    node _T_1555 = and(_T_1554, _T_1544) @[dec_dec_ctl.scala 17:17]
    node _T_1556 = and(_T_1555, _T_1546) @[dec_dec_ctl.scala 17:17]
    node _T_1557 = and(_T_1556, _T_1547) @[dec_dec_ctl.scala 17:17]
    node _T_1558 = and(_T_1557, _T_1549) @[dec_dec_ctl.scala 17:17]
    node _T_1559 = or(_T_1535, _T_1558) @[dec_dec_ctl.scala 125:99]
    node _T_1560 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1561 = eq(_T_1560, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1562 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1563 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_1564 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1565 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1566 = eq(_T_1565, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1567 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1568 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1569 = eq(_T_1568, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1570 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1571 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1572 = eq(_T_1571, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1573 = and(_T_1561, _T_1562) @[dec_dec_ctl.scala 17:17]
    node _T_1574 = and(_T_1573, _T_1563) @[dec_dec_ctl.scala 17:17]
    node _T_1575 = and(_T_1574, _T_1564) @[dec_dec_ctl.scala 17:17]
    node _T_1576 = and(_T_1575, _T_1566) @[dec_dec_ctl.scala 17:17]
    node _T_1577 = and(_T_1576, _T_1567) @[dec_dec_ctl.scala 17:17]
    node _T_1578 = and(_T_1577, _T_1569) @[dec_dec_ctl.scala 17:17]
    node _T_1579 = and(_T_1578, _T_1570) @[dec_dec_ctl.scala 17:17]
    node _T_1580 = and(_T_1579, _T_1572) @[dec_dec_ctl.scala 17:17]
    node _T_1581 = or(_T_1559, _T_1580) @[dec_dec_ctl.scala 126:51]
    node _T_1582 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1583 = eq(_T_1582, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1584 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_1585 = eq(_T_1584, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1586 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1587 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_1588 = eq(_T_1587, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1589 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1590 = eq(_T_1589, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1591 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1592 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1593 = eq(_T_1592, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1594 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1595 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1596 = eq(_T_1595, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1597 = and(_T_1583, _T_1585) @[dec_dec_ctl.scala 17:17]
    node _T_1598 = and(_T_1597, _T_1586) @[dec_dec_ctl.scala 17:17]
    node _T_1599 = and(_T_1598, _T_1588) @[dec_dec_ctl.scala 17:17]
    node _T_1600 = and(_T_1599, _T_1590) @[dec_dec_ctl.scala 17:17]
    node _T_1601 = and(_T_1600, _T_1591) @[dec_dec_ctl.scala 17:17]
    node _T_1602 = and(_T_1601, _T_1593) @[dec_dec_ctl.scala 17:17]
    node _T_1603 = and(_T_1602, _T_1594) @[dec_dec_ctl.scala 17:17]
    node _T_1604 = and(_T_1603, _T_1596) @[dec_dec_ctl.scala 17:17]
    node _T_1605 = or(_T_1581, _T_1604) @[dec_dec_ctl.scala 126:96]
    node _T_1606 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1607 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1608 = eq(_T_1607, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1609 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1610 = eq(_T_1609, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1611 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1612 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1613 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1614 = eq(_T_1613, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1615 = and(_T_1606, _T_1608) @[dec_dec_ctl.scala 17:17]
    node _T_1616 = and(_T_1615, _T_1610) @[dec_dec_ctl.scala 17:17]
    node _T_1617 = and(_T_1616, _T_1611) @[dec_dec_ctl.scala 17:17]
    node _T_1618 = and(_T_1617, _T_1612) @[dec_dec_ctl.scala 17:17]
    node _T_1619 = and(_T_1618, _T_1614) @[dec_dec_ctl.scala 17:17]
    node _T_1620 = or(_T_1605, _T_1619) @[dec_dec_ctl.scala 127:50]
    node _T_1621 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1622 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1623 = eq(_T_1622, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1624 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_1625 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1626 = eq(_T_1625, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1627 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1628 = eq(_T_1627, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1629 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1630 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1631 = eq(_T_1630, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1632 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1633 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1634 = eq(_T_1633, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1635 = and(_T_1621, _T_1623) @[dec_dec_ctl.scala 17:17]
    node _T_1636 = and(_T_1635, _T_1624) @[dec_dec_ctl.scala 17:17]
    node _T_1637 = and(_T_1636, _T_1626) @[dec_dec_ctl.scala 17:17]
    node _T_1638 = and(_T_1637, _T_1628) @[dec_dec_ctl.scala 17:17]
    node _T_1639 = and(_T_1638, _T_1629) @[dec_dec_ctl.scala 17:17]
    node _T_1640 = and(_T_1639, _T_1631) @[dec_dec_ctl.scala 17:17]
    node _T_1641 = and(_T_1640, _T_1632) @[dec_dec_ctl.scala 17:17]
    node _T_1642 = and(_T_1641, _T_1634) @[dec_dec_ctl.scala 17:17]
    node _T_1643 = or(_T_1620, _T_1642) @[dec_dec_ctl.scala 127:84]
    node _T_1644 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1645 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1646 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1647 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1648 = eq(_T_1647, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1649 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1650 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1651 = eq(_T_1650, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1652 = and(_T_1644, _T_1645) @[dec_dec_ctl.scala 17:17]
    node _T_1653 = and(_T_1652, _T_1646) @[dec_dec_ctl.scala 17:17]
    node _T_1654 = and(_T_1653, _T_1648) @[dec_dec_ctl.scala 17:17]
    node _T_1655 = and(_T_1654, _T_1649) @[dec_dec_ctl.scala 17:17]
    node _T_1656 = and(_T_1655, _T_1651) @[dec_dec_ctl.scala 17:17]
    node _T_1657 = or(_T_1643, _T_1656) @[dec_dec_ctl.scala 128:49]
    io.out.mul <= _T_1657 @[dec_dec_ctl.scala 122:14]
    node _T_1658 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1659 = eq(_T_1658, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1660 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1661 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1662 = eq(_T_1661, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1663 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1664 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1665 = eq(_T_1664, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1666 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1667 = eq(_T_1666, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1668 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1669 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1670 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1671 = eq(_T_1670, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1672 = and(_T_1659, _T_1660) @[dec_dec_ctl.scala 17:17]
    node _T_1673 = and(_T_1672, _T_1662) @[dec_dec_ctl.scala 17:17]
    node _T_1674 = and(_T_1673, _T_1663) @[dec_dec_ctl.scala 17:17]
    node _T_1675 = and(_T_1674, _T_1665) @[dec_dec_ctl.scala 17:17]
    node _T_1676 = and(_T_1675, _T_1667) @[dec_dec_ctl.scala 17:17]
    node _T_1677 = and(_T_1676, _T_1668) @[dec_dec_ctl.scala 17:17]
    node _T_1678 = and(_T_1677, _T_1669) @[dec_dec_ctl.scala 17:17]
    node _T_1679 = and(_T_1678, _T_1671) @[dec_dec_ctl.scala 17:17]
    node _T_1680 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1681 = eq(_T_1680, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1682 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1683 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1684 = eq(_T_1683, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1685 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1686 = eq(_T_1685, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1687 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1688 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1689 = eq(_T_1688, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1690 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1691 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1692 = eq(_T_1691, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1693 = and(_T_1681, _T_1682) @[dec_dec_ctl.scala 17:17]
    node _T_1694 = and(_T_1693, _T_1684) @[dec_dec_ctl.scala 17:17]
    node _T_1695 = and(_T_1694, _T_1686) @[dec_dec_ctl.scala 17:17]
    node _T_1696 = and(_T_1695, _T_1687) @[dec_dec_ctl.scala 17:17]
    node _T_1697 = and(_T_1696, _T_1689) @[dec_dec_ctl.scala 17:17]
    node _T_1698 = and(_T_1697, _T_1690) @[dec_dec_ctl.scala 17:17]
    node _T_1699 = and(_T_1698, _T_1692) @[dec_dec_ctl.scala 17:17]
    node _T_1700 = or(_T_1679, _T_1699) @[dec_dec_ctl.scala 130:65]
    io.out.rs1_sign <= _T_1700 @[dec_dec_ctl.scala 130:19]
    node _T_1701 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1702 = eq(_T_1701, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1703 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1704 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1705 = eq(_T_1704, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1706 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1707 = eq(_T_1706, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1708 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1709 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1710 = eq(_T_1709, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1711 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1712 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1713 = eq(_T_1712, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1714 = and(_T_1702, _T_1703) @[dec_dec_ctl.scala 17:17]
    node _T_1715 = and(_T_1714, _T_1705) @[dec_dec_ctl.scala 17:17]
    node _T_1716 = and(_T_1715, _T_1707) @[dec_dec_ctl.scala 17:17]
    node _T_1717 = and(_T_1716, _T_1708) @[dec_dec_ctl.scala 17:17]
    node _T_1718 = and(_T_1717, _T_1710) @[dec_dec_ctl.scala 17:17]
    node _T_1719 = and(_T_1718, _T_1711) @[dec_dec_ctl.scala 17:17]
    node _T_1720 = and(_T_1719, _T_1713) @[dec_dec_ctl.scala 17:17]
    io.out.rs2_sign <= _T_1720 @[dec_dec_ctl.scala 132:19]
    node _T_1721 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1722 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1723 = eq(_T_1722, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1724 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1725 = eq(_T_1724, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1726 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1727 = eq(_T_1726, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1728 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1729 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1730 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1731 = eq(_T_1730, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1732 = and(_T_1721, _T_1723) @[dec_dec_ctl.scala 17:17]
    node _T_1733 = and(_T_1732, _T_1725) @[dec_dec_ctl.scala 17:17]
    node _T_1734 = and(_T_1733, _T_1727) @[dec_dec_ctl.scala 17:17]
    node _T_1735 = and(_T_1734, _T_1728) @[dec_dec_ctl.scala 17:17]
    node _T_1736 = and(_T_1735, _T_1729) @[dec_dec_ctl.scala 17:17]
    node _T_1737 = and(_T_1736, _T_1731) @[dec_dec_ctl.scala 17:17]
    io.out.low <= _T_1737 @[dec_dec_ctl.scala 134:14]
    node _T_1738 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1739 = eq(_T_1738, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1740 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1741 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1742 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1743 = eq(_T_1742, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1744 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1745 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1746 = eq(_T_1745, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1747 = and(_T_1739, _T_1740) @[dec_dec_ctl.scala 17:17]
    node _T_1748 = and(_T_1747, _T_1741) @[dec_dec_ctl.scala 17:17]
    node _T_1749 = and(_T_1748, _T_1743) @[dec_dec_ctl.scala 17:17]
    node _T_1750 = and(_T_1749, _T_1744) @[dec_dec_ctl.scala 17:17]
    node _T_1751 = and(_T_1750, _T_1746) @[dec_dec_ctl.scala 17:17]
    io.out.div <= _T_1751 @[dec_dec_ctl.scala 136:14]
    node _T_1752 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1753 = eq(_T_1752, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1754 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1755 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1756 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_1757 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1758 = eq(_T_1757, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1759 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1760 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1761 = eq(_T_1760, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1762 = and(_T_1753, _T_1754) @[dec_dec_ctl.scala 17:17]
    node _T_1763 = and(_T_1762, _T_1755) @[dec_dec_ctl.scala 17:17]
    node _T_1764 = and(_T_1763, _T_1756) @[dec_dec_ctl.scala 17:17]
    node _T_1765 = and(_T_1764, _T_1758) @[dec_dec_ctl.scala 17:17]
    node _T_1766 = and(_T_1765, _T_1759) @[dec_dec_ctl.scala 17:17]
    node _T_1767 = and(_T_1766, _T_1761) @[dec_dec_ctl.scala 17:17]
    io.out.rem <= _T_1767 @[dec_dec_ctl.scala 138:14]
    node _T_1768 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1769 = eq(_T_1768, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1770 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_1771 = and(_T_1769, _T_1770) @[dec_dec_ctl.scala 17:17]
    io.out.fence <= _T_1771 @[dec_dec_ctl.scala 140:16]
    node _T_1772 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1773 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1774 = eq(_T_1773, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1775 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_1776 = and(_T_1772, _T_1774) @[dec_dec_ctl.scala 17:17]
    node _T_1777 = and(_T_1776, _T_1775) @[dec_dec_ctl.scala 17:17]
    io.out.fence_i <= _T_1777 @[dec_dec_ctl.scala 142:18]
    node _T_1778 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1779 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1780 = eq(_T_1779, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1781 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_1782 = eq(_T_1781, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1783 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_1784 = eq(_T_1783, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1785 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_1786 = eq(_T_1785, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1787 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_1788 = eq(_T_1787, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1789 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1790 = eq(_T_1789, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1791 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1792 = eq(_T_1791, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1793 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1794 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1795 = eq(_T_1794, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1796 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1797 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1798 = eq(_T_1797, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1799 = and(_T_1778, _T_1780) @[dec_dec_ctl.scala 17:17]
    node _T_1800 = and(_T_1799, _T_1782) @[dec_dec_ctl.scala 17:17]
    node _T_1801 = and(_T_1800, _T_1784) @[dec_dec_ctl.scala 17:17]
    node _T_1802 = and(_T_1801, _T_1786) @[dec_dec_ctl.scala 17:17]
    node _T_1803 = and(_T_1802, _T_1788) @[dec_dec_ctl.scala 17:17]
    node _T_1804 = and(_T_1803, _T_1790) @[dec_dec_ctl.scala 17:17]
    node _T_1805 = and(_T_1804, _T_1792) @[dec_dec_ctl.scala 17:17]
    node _T_1806 = and(_T_1805, _T_1793) @[dec_dec_ctl.scala 17:17]
    node _T_1807 = and(_T_1806, _T_1795) @[dec_dec_ctl.scala 17:17]
    node _T_1808 = and(_T_1807, _T_1796) @[dec_dec_ctl.scala 17:17]
    node _T_1809 = and(_T_1808, _T_1798) @[dec_dec_ctl.scala 17:17]
    io.out.clz <= _T_1809 @[dec_dec_ctl.scala 144:14]
    node _T_1810 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1811 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1812 = eq(_T_1811, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1813 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_1814 = eq(_T_1813, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1815 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_1816 = eq(_T_1815, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1817 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_1818 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1819 = eq(_T_1818, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1820 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1821 = eq(_T_1820, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1822 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1823 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1824 = eq(_T_1823, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1825 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1826 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1827 = eq(_T_1826, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1828 = and(_T_1810, _T_1812) @[dec_dec_ctl.scala 17:17]
    node _T_1829 = and(_T_1828, _T_1814) @[dec_dec_ctl.scala 17:17]
    node _T_1830 = and(_T_1829, _T_1816) @[dec_dec_ctl.scala 17:17]
    node _T_1831 = and(_T_1830, _T_1817) @[dec_dec_ctl.scala 17:17]
    node _T_1832 = and(_T_1831, _T_1819) @[dec_dec_ctl.scala 17:17]
    node _T_1833 = and(_T_1832, _T_1821) @[dec_dec_ctl.scala 17:17]
    node _T_1834 = and(_T_1833, _T_1822) @[dec_dec_ctl.scala 17:17]
    node _T_1835 = and(_T_1834, _T_1824) @[dec_dec_ctl.scala 17:17]
    node _T_1836 = and(_T_1835, _T_1825) @[dec_dec_ctl.scala 17:17]
    node _T_1837 = and(_T_1836, _T_1827) @[dec_dec_ctl.scala 17:17]
    io.out.ctz <= _T_1837 @[dec_dec_ctl.scala 146:14]
    node _T_1838 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1839 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1840 = eq(_T_1839, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1841 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_1842 = eq(_T_1841, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1843 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_1844 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1845 = eq(_T_1844, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1846 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1847 = eq(_T_1846, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1848 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1849 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1850 = eq(_T_1849, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1851 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1852 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1853 = eq(_T_1852, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1854 = and(_T_1838, _T_1840) @[dec_dec_ctl.scala 17:17]
    node _T_1855 = and(_T_1854, _T_1842) @[dec_dec_ctl.scala 17:17]
    node _T_1856 = and(_T_1855, _T_1843) @[dec_dec_ctl.scala 17:17]
    node _T_1857 = and(_T_1856, _T_1845) @[dec_dec_ctl.scala 17:17]
    node _T_1858 = and(_T_1857, _T_1847) @[dec_dec_ctl.scala 17:17]
    node _T_1859 = and(_T_1858, _T_1848) @[dec_dec_ctl.scala 17:17]
    node _T_1860 = and(_T_1859, _T_1850) @[dec_dec_ctl.scala 17:17]
    node _T_1861 = and(_T_1860, _T_1851) @[dec_dec_ctl.scala 17:17]
    node _T_1862 = and(_T_1861, _T_1853) @[dec_dec_ctl.scala 17:17]
    io.out.pcnt <= _T_1862 @[dec_dec_ctl.scala 148:15]
    node _T_1863 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1864 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1865 = eq(_T_1864, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1866 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_1867 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_1868 = eq(_T_1867, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1869 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1870 = eq(_T_1869, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1871 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1872 = eq(_T_1871, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1873 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1874 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1875 = eq(_T_1874, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1876 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1877 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1878 = eq(_T_1877, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1879 = and(_T_1863, _T_1865) @[dec_dec_ctl.scala 17:17]
    node _T_1880 = and(_T_1879, _T_1866) @[dec_dec_ctl.scala 17:17]
    node _T_1881 = and(_T_1880, _T_1868) @[dec_dec_ctl.scala 17:17]
    node _T_1882 = and(_T_1881, _T_1870) @[dec_dec_ctl.scala 17:17]
    node _T_1883 = and(_T_1882, _T_1872) @[dec_dec_ctl.scala 17:17]
    node _T_1884 = and(_T_1883, _T_1873) @[dec_dec_ctl.scala 17:17]
    node _T_1885 = and(_T_1884, _T_1875) @[dec_dec_ctl.scala 17:17]
    node _T_1886 = and(_T_1885, _T_1876) @[dec_dec_ctl.scala 17:17]
    node _T_1887 = and(_T_1886, _T_1878) @[dec_dec_ctl.scala 17:17]
    io.out.sext_b <= _T_1887 @[dec_dec_ctl.scala 150:17]
    node _T_1888 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_1889 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1890 = eq(_T_1889, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1891 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_1892 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_1893 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1894 = eq(_T_1893, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1895 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1896 = eq(_T_1895, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1897 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1898 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_1899 = eq(_T_1898, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1900 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1901 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1902 = eq(_T_1901, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1903 = and(_T_1888, _T_1890) @[dec_dec_ctl.scala 17:17]
    node _T_1904 = and(_T_1903, _T_1891) @[dec_dec_ctl.scala 17:17]
    node _T_1905 = and(_T_1904, _T_1892) @[dec_dec_ctl.scala 17:17]
    node _T_1906 = and(_T_1905, _T_1894) @[dec_dec_ctl.scala 17:17]
    node _T_1907 = and(_T_1906, _T_1896) @[dec_dec_ctl.scala 17:17]
    node _T_1908 = and(_T_1907, _T_1897) @[dec_dec_ctl.scala 17:17]
    node _T_1909 = and(_T_1908, _T_1899) @[dec_dec_ctl.scala 17:17]
    node _T_1910 = and(_T_1909, _T_1900) @[dec_dec_ctl.scala 17:17]
    node _T_1911 = and(_T_1910, _T_1902) @[dec_dec_ctl.scala 17:17]
    io.out.sext_h <= _T_1911 @[dec_dec_ctl.scala 152:17]
    node _T_1912 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1913 = eq(_T_1912, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1914 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1915 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1916 = eq(_T_1915, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1917 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_1918 = eq(_T_1917, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1919 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1920 = eq(_T_1919, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1921 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1922 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1923 = eq(_T_1922, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1924 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1925 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1926 = eq(_T_1925, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1927 = and(_T_1913, _T_1914) @[dec_dec_ctl.scala 17:17]
    node _T_1928 = and(_T_1927, _T_1916) @[dec_dec_ctl.scala 17:17]
    node _T_1929 = and(_T_1928, _T_1918) @[dec_dec_ctl.scala 17:17]
    node _T_1930 = and(_T_1929, _T_1920) @[dec_dec_ctl.scala 17:17]
    node _T_1931 = and(_T_1930, _T_1921) @[dec_dec_ctl.scala 17:17]
    node _T_1932 = and(_T_1931, _T_1923) @[dec_dec_ctl.scala 17:17]
    node _T_1933 = and(_T_1932, _T_1924) @[dec_dec_ctl.scala 17:17]
    node _T_1934 = and(_T_1933, _T_1926) @[dec_dec_ctl.scala 17:17]
    io.out.slo <= _T_1934 @[dec_dec_ctl.scala 154:14]
    node _T_1935 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1936 = eq(_T_1935, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1937 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_1938 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_1939 = eq(_T_1938, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1940 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1941 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1942 = eq(_T_1941, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1943 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1944 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1945 = eq(_T_1944, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1946 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1947 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1948 = eq(_T_1947, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1949 = and(_T_1936, _T_1937) @[dec_dec_ctl.scala 17:17]
    node _T_1950 = and(_T_1949, _T_1939) @[dec_dec_ctl.scala 17:17]
    node _T_1951 = and(_T_1950, _T_1940) @[dec_dec_ctl.scala 17:17]
    node _T_1952 = and(_T_1951, _T_1942) @[dec_dec_ctl.scala 17:17]
    node _T_1953 = and(_T_1952, _T_1943) @[dec_dec_ctl.scala 17:17]
    node _T_1954 = and(_T_1953, _T_1945) @[dec_dec_ctl.scala 17:17]
    node _T_1955 = and(_T_1954, _T_1946) @[dec_dec_ctl.scala 17:17]
    node _T_1956 = and(_T_1955, _T_1948) @[dec_dec_ctl.scala 17:17]
    io.out.sro <= _T_1956 @[dec_dec_ctl.scala 156:14]
    node _T_1957 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1958 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1959 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1960 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1961 = eq(_T_1960, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1962 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1963 = eq(_T_1962, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1964 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1965 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1966 = eq(_T_1965, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1967 = and(_T_1957, _T_1958) @[dec_dec_ctl.scala 17:17]
    node _T_1968 = and(_T_1967, _T_1959) @[dec_dec_ctl.scala 17:17]
    node _T_1969 = and(_T_1968, _T_1961) @[dec_dec_ctl.scala 17:17]
    node _T_1970 = and(_T_1969, _T_1963) @[dec_dec_ctl.scala 17:17]
    node _T_1971 = and(_T_1970, _T_1964) @[dec_dec_ctl.scala 17:17]
    node _T_1972 = and(_T_1971, _T_1966) @[dec_dec_ctl.scala 17:17]
    io.out.min <= _T_1972 @[dec_dec_ctl.scala 158:14]
    node _T_1973 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1974 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_1975 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_1976 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_1977 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_1978 = eq(_T_1977, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1979 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1980 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_1981 = eq(_T_1980, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1982 = and(_T_1973, _T_1974) @[dec_dec_ctl.scala 17:17]
    node _T_1983 = and(_T_1982, _T_1975) @[dec_dec_ctl.scala 17:17]
    node _T_1984 = and(_T_1983, _T_1976) @[dec_dec_ctl.scala 17:17]
    node _T_1985 = and(_T_1984, _T_1978) @[dec_dec_ctl.scala 17:17]
    node _T_1986 = and(_T_1985, _T_1979) @[dec_dec_ctl.scala 17:17]
    node _T_1987 = and(_T_1986, _T_1981) @[dec_dec_ctl.scala 17:17]
    io.out.max <= _T_1987 @[dec_dec_ctl.scala 160:14]
    node _T_1988 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_1989 = eq(_T_1988, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1990 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_1991 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_1992 = eq(_T_1991, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1993 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_1994 = eq(_T_1993, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1995 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_1996 = eq(_T_1995, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_1997 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_1998 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_1999 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2000 = eq(_T_1999, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2001 = and(_T_1989, _T_1990) @[dec_dec_ctl.scala 17:17]
    node _T_2002 = and(_T_2001, _T_1992) @[dec_dec_ctl.scala 17:17]
    node _T_2003 = and(_T_2002, _T_1994) @[dec_dec_ctl.scala 17:17]
    node _T_2004 = and(_T_2003, _T_1996) @[dec_dec_ctl.scala 17:17]
    node _T_2005 = and(_T_2004, _T_1997) @[dec_dec_ctl.scala 17:17]
    node _T_2006 = and(_T_2005, _T_1998) @[dec_dec_ctl.scala 17:17]
    node _T_2007 = and(_T_2006, _T_2000) @[dec_dec_ctl.scala 17:17]
    io.out.pack <= _T_2007 @[dec_dec_ctl.scala 162:15]
    node _T_2008 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2009 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2010 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2011 = eq(_T_2010, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2012 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2013 = eq(_T_2012, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2014 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2015 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2016 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2017 = eq(_T_2016, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2018 = and(_T_2008, _T_2009) @[dec_dec_ctl.scala 17:17]
    node _T_2019 = and(_T_2018, _T_2011) @[dec_dec_ctl.scala 17:17]
    node _T_2020 = and(_T_2019, _T_2013) @[dec_dec_ctl.scala 17:17]
    node _T_2021 = and(_T_2020, _T_2014) @[dec_dec_ctl.scala 17:17]
    node _T_2022 = and(_T_2021, _T_2015) @[dec_dec_ctl.scala 17:17]
    node _T_2023 = and(_T_2022, _T_2017) @[dec_dec_ctl.scala 17:17]
    io.out.packu <= _T_2023 @[dec_dec_ctl.scala 164:16]
    node _T_2024 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2025 = eq(_T_2024, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2026 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2027 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2028 = eq(_T_2027, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2029 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2030 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2031 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2032 = eq(_T_2031, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2033 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2034 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2035 = eq(_T_2034, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2036 = and(_T_2025, _T_2026) @[dec_dec_ctl.scala 17:17]
    node _T_2037 = and(_T_2036, _T_2028) @[dec_dec_ctl.scala 17:17]
    node _T_2038 = and(_T_2037, _T_2029) @[dec_dec_ctl.scala 17:17]
    node _T_2039 = and(_T_2038, _T_2030) @[dec_dec_ctl.scala 17:17]
    node _T_2040 = and(_T_2039, _T_2032) @[dec_dec_ctl.scala 17:17]
    node _T_2041 = and(_T_2040, _T_2033) @[dec_dec_ctl.scala 17:17]
    node _T_2042 = and(_T_2041, _T_2035) @[dec_dec_ctl.scala 17:17]
    io.out.packh <= _T_2042 @[dec_dec_ctl.scala 166:16]
    node _T_2043 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2044 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2045 = eq(_T_2044, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2046 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2047 = eq(_T_2046, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2048 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2049 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2050 = eq(_T_2049, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2051 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2052 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2053 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2054 = eq(_T_2053, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2055 = and(_T_2043, _T_2045) @[dec_dec_ctl.scala 17:17]
    node _T_2056 = and(_T_2055, _T_2047) @[dec_dec_ctl.scala 17:17]
    node _T_2057 = and(_T_2056, _T_2048) @[dec_dec_ctl.scala 17:17]
    node _T_2058 = and(_T_2057, _T_2050) @[dec_dec_ctl.scala 17:17]
    node _T_2059 = and(_T_2058, _T_2051) @[dec_dec_ctl.scala 17:17]
    node _T_2060 = and(_T_2059, _T_2052) @[dec_dec_ctl.scala 17:17]
    node _T_2061 = and(_T_2060, _T_2054) @[dec_dec_ctl.scala 17:17]
    io.out.rol <= _T_2061 @[dec_dec_ctl.scala 168:14]
    node _T_2062 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2063 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2064 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2065 = eq(_T_2064, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2066 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2067 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2068 = eq(_T_2067, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2069 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2070 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2071 = eq(_T_2070, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2072 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2073 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2074 = eq(_T_2073, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2075 = and(_T_2062, _T_2063) @[dec_dec_ctl.scala 17:17]
    node _T_2076 = and(_T_2075, _T_2065) @[dec_dec_ctl.scala 17:17]
    node _T_2077 = and(_T_2076, _T_2066) @[dec_dec_ctl.scala 17:17]
    node _T_2078 = and(_T_2077, _T_2068) @[dec_dec_ctl.scala 17:17]
    node _T_2079 = and(_T_2078, _T_2069) @[dec_dec_ctl.scala 17:17]
    node _T_2080 = and(_T_2079, _T_2071) @[dec_dec_ctl.scala 17:17]
    node _T_2081 = and(_T_2080, _T_2072) @[dec_dec_ctl.scala 17:17]
    node _T_2082 = and(_T_2081, _T_2074) @[dec_dec_ctl.scala 17:17]
    io.out.ror <= _T_2082 @[dec_dec_ctl.scala 170:14]
    node _T_2083 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2084 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2085 = eq(_T_2084, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2086 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_2087 = eq(_T_2086, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2088 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2089 = eq(_T_2088, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2090 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2091 = eq(_T_2090, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2092 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2093 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2094 = eq(_T_2093, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2095 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2096 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2097 = eq(_T_2096, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2098 = and(_T_2083, _T_2085) @[dec_dec_ctl.scala 17:17]
    node _T_2099 = and(_T_2098, _T_2087) @[dec_dec_ctl.scala 17:17]
    node _T_2100 = and(_T_2099, _T_2089) @[dec_dec_ctl.scala 17:17]
    node _T_2101 = and(_T_2100, _T_2091) @[dec_dec_ctl.scala 17:17]
    node _T_2102 = and(_T_2101, _T_2092) @[dec_dec_ctl.scala 17:17]
    node _T_2103 = and(_T_2102, _T_2094) @[dec_dec_ctl.scala 17:17]
    node _T_2104 = and(_T_2103, _T_2095) @[dec_dec_ctl.scala 17:17]
    node _T_2105 = and(_T_2104, _T_2097) @[dec_dec_ctl.scala 17:17]
    node _T_2106 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2107 = eq(_T_2106, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2108 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2109 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2110 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2111 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2112 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2113 = eq(_T_2112, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2114 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2115 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2116 = eq(_T_2115, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2117 = and(_T_2107, _T_2108) @[dec_dec_ctl.scala 17:17]
    node _T_2118 = and(_T_2117, _T_2109) @[dec_dec_ctl.scala 17:17]
    node _T_2119 = and(_T_2118, _T_2110) @[dec_dec_ctl.scala 17:17]
    node _T_2120 = and(_T_2119, _T_2111) @[dec_dec_ctl.scala 17:17]
    node _T_2121 = and(_T_2120, _T_2113) @[dec_dec_ctl.scala 17:17]
    node _T_2122 = and(_T_2121, _T_2114) @[dec_dec_ctl.scala 17:17]
    node _T_2123 = and(_T_2122, _T_2116) @[dec_dec_ctl.scala 17:17]
    node _T_2124 = or(_T_2105, _T_2123) @[dec_dec_ctl.scala 172:62]
    node _T_2125 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2126 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2127 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2128 = eq(_T_2127, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2129 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2130 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2131 = eq(_T_2130, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2132 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2133 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2134 = eq(_T_2133, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2135 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2136 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2137 = eq(_T_2136, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2138 = and(_T_2125, _T_2126) @[dec_dec_ctl.scala 17:17]
    node _T_2139 = and(_T_2138, _T_2128) @[dec_dec_ctl.scala 17:17]
    node _T_2140 = and(_T_2139, _T_2129) @[dec_dec_ctl.scala 17:17]
    node _T_2141 = and(_T_2140, _T_2131) @[dec_dec_ctl.scala 17:17]
    node _T_2142 = and(_T_2141, _T_2132) @[dec_dec_ctl.scala 17:17]
    node _T_2143 = and(_T_2142, _T_2134) @[dec_dec_ctl.scala 17:17]
    node _T_2144 = and(_T_2143, _T_2135) @[dec_dec_ctl.scala 17:17]
    node _T_2145 = and(_T_2144, _T_2137) @[dec_dec_ctl.scala 17:17]
    node _T_2146 = or(_T_2124, _T_2145) @[dec_dec_ctl.scala 172:103]
    node _T_2147 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2148 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2149 = eq(_T_2148, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2150 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2151 = eq(_T_2150, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2152 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2153 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2154 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2155 = eq(_T_2154, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2156 = and(_T_2147, _T_2149) @[dec_dec_ctl.scala 17:17]
    node _T_2157 = and(_T_2156, _T_2151) @[dec_dec_ctl.scala 17:17]
    node _T_2158 = and(_T_2157, _T_2152) @[dec_dec_ctl.scala 17:17]
    node _T_2159 = and(_T_2158, _T_2153) @[dec_dec_ctl.scala 17:17]
    node _T_2160 = and(_T_2159, _T_2155) @[dec_dec_ctl.scala 17:17]
    node _T_2161 = or(_T_2146, _T_2160) @[dec_dec_ctl.scala 173:48]
    node _T_2162 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2163 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2164 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2165 = eq(_T_2164, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2166 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2167 = eq(_T_2166, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2168 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2169 = eq(_T_2168, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2170 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2171 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2172 = eq(_T_2171, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2173 = and(_T_2162, _T_2163) @[dec_dec_ctl.scala 17:17]
    node _T_2174 = and(_T_2173, _T_2165) @[dec_dec_ctl.scala 17:17]
    node _T_2175 = and(_T_2174, _T_2167) @[dec_dec_ctl.scala 17:17]
    node _T_2176 = and(_T_2175, _T_2169) @[dec_dec_ctl.scala 17:17]
    node _T_2177 = and(_T_2176, _T_2170) @[dec_dec_ctl.scala 17:17]
    node _T_2178 = and(_T_2177, _T_2172) @[dec_dec_ctl.scala 17:17]
    node _T_2179 = or(_T_2161, _T_2178) @[dec_dec_ctl.scala 173:83]
    node _T_2180 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2181 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2182 = eq(_T_2181, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2183 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2184 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2185 = eq(_T_2184, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2186 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2187 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2188 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2189 = eq(_T_2188, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2190 = and(_T_2180, _T_2182) @[dec_dec_ctl.scala 17:17]
    node _T_2191 = and(_T_2190, _T_2183) @[dec_dec_ctl.scala 17:17]
    node _T_2192 = and(_T_2191, _T_2185) @[dec_dec_ctl.scala 17:17]
    node _T_2193 = and(_T_2192, _T_2186) @[dec_dec_ctl.scala 17:17]
    node _T_2194 = and(_T_2193, _T_2187) @[dec_dec_ctl.scala 17:17]
    node _T_2195 = and(_T_2194, _T_2189) @[dec_dec_ctl.scala 17:17]
    node _T_2196 = or(_T_2179, _T_2195) @[dec_dec_ctl.scala 174:42]
    node _T_2197 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2198 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2199 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2200 = eq(_T_2199, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2201 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2202 = eq(_T_2201, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2203 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2204 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2205 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2206 = eq(_T_2205, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2207 = and(_T_2197, _T_2198) @[dec_dec_ctl.scala 17:17]
    node _T_2208 = and(_T_2207, _T_2200) @[dec_dec_ctl.scala 17:17]
    node _T_2209 = and(_T_2208, _T_2202) @[dec_dec_ctl.scala 17:17]
    node _T_2210 = and(_T_2209, _T_2203) @[dec_dec_ctl.scala 17:17]
    node _T_2211 = and(_T_2210, _T_2204) @[dec_dec_ctl.scala 17:17]
    node _T_2212 = and(_T_2211, _T_2206) @[dec_dec_ctl.scala 17:17]
    node _T_2213 = or(_T_2196, _T_2212) @[dec_dec_ctl.scala 174:79]
    node _T_2214 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2215 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2216 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2217 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_2218 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_2219 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_2220 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_2221 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2222 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2223 = eq(_T_2222, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2224 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2225 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2226 = eq(_T_2225, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2227 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2228 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2229 = eq(_T_2228, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2230 = and(_T_2214, _T_2215) @[dec_dec_ctl.scala 17:17]
    node _T_2231 = and(_T_2230, _T_2216) @[dec_dec_ctl.scala 17:17]
    node _T_2232 = and(_T_2231, _T_2217) @[dec_dec_ctl.scala 17:17]
    node _T_2233 = and(_T_2232, _T_2218) @[dec_dec_ctl.scala 17:17]
    node _T_2234 = and(_T_2233, _T_2219) @[dec_dec_ctl.scala 17:17]
    node _T_2235 = and(_T_2234, _T_2220) @[dec_dec_ctl.scala 17:17]
    node _T_2236 = and(_T_2235, _T_2221) @[dec_dec_ctl.scala 17:17]
    node _T_2237 = and(_T_2236, _T_2223) @[dec_dec_ctl.scala 17:17]
    node _T_2238 = and(_T_2237, _T_2224) @[dec_dec_ctl.scala 17:17]
    node _T_2239 = and(_T_2238, _T_2226) @[dec_dec_ctl.scala 17:17]
    node _T_2240 = and(_T_2239, _T_2227) @[dec_dec_ctl.scala 17:17]
    node _T_2241 = and(_T_2240, _T_2229) @[dec_dec_ctl.scala 17:17]
    node _T_2242 = or(_T_2213, _T_2241) @[dec_dec_ctl.scala 175:40]
    node _T_2243 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2244 = eq(_T_2243, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2245 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2246 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2247 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_2248 = eq(_T_2247, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2249 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_2250 = eq(_T_2249, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2251 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_2252 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_2253 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_2254 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2255 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2256 = eq(_T_2255, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2257 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2258 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2259 = eq(_T_2258, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2260 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2261 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2262 = eq(_T_2261, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2263 = and(_T_2244, _T_2245) @[dec_dec_ctl.scala 17:17]
    node _T_2264 = and(_T_2263, _T_2246) @[dec_dec_ctl.scala 17:17]
    node _T_2265 = and(_T_2264, _T_2248) @[dec_dec_ctl.scala 17:17]
    node _T_2266 = and(_T_2265, _T_2250) @[dec_dec_ctl.scala 17:17]
    node _T_2267 = and(_T_2266, _T_2251) @[dec_dec_ctl.scala 17:17]
    node _T_2268 = and(_T_2267, _T_2252) @[dec_dec_ctl.scala 17:17]
    node _T_2269 = and(_T_2268, _T_2253) @[dec_dec_ctl.scala 17:17]
    node _T_2270 = and(_T_2269, _T_2254) @[dec_dec_ctl.scala 17:17]
    node _T_2271 = and(_T_2270, _T_2256) @[dec_dec_ctl.scala 17:17]
    node _T_2272 = and(_T_2271, _T_2257) @[dec_dec_ctl.scala 17:17]
    node _T_2273 = and(_T_2272, _T_2259) @[dec_dec_ctl.scala 17:17]
    node _T_2274 = and(_T_2273, _T_2260) @[dec_dec_ctl.scala 17:17]
    node _T_2275 = and(_T_2274, _T_2262) @[dec_dec_ctl.scala 17:17]
    node _T_2276 = or(_T_2242, _T_2275) @[dec_dec_ctl.scala 175:96]
    node _T_2277 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2278 = eq(_T_2277, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2279 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2280 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2281 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_2282 = eq(_T_2281, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2283 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_2284 = eq(_T_2283, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2285 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_2286 = eq(_T_2285, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2287 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_2288 = eq(_T_2287, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2289 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2290 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2291 = eq(_T_2290, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2292 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2293 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2294 = eq(_T_2293, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2295 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2296 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2297 = eq(_T_2296, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2298 = and(_T_2278, _T_2279) @[dec_dec_ctl.scala 17:17]
    node _T_2299 = and(_T_2298, _T_2280) @[dec_dec_ctl.scala 17:17]
    node _T_2300 = and(_T_2299, _T_2282) @[dec_dec_ctl.scala 17:17]
    node _T_2301 = and(_T_2300, _T_2284) @[dec_dec_ctl.scala 17:17]
    node _T_2302 = and(_T_2301, _T_2286) @[dec_dec_ctl.scala 17:17]
    node _T_2303 = and(_T_2302, _T_2288) @[dec_dec_ctl.scala 17:17]
    node _T_2304 = and(_T_2303, _T_2289) @[dec_dec_ctl.scala 17:17]
    node _T_2305 = and(_T_2304, _T_2291) @[dec_dec_ctl.scala 17:17]
    node _T_2306 = and(_T_2305, _T_2292) @[dec_dec_ctl.scala 17:17]
    node _T_2307 = and(_T_2306, _T_2294) @[dec_dec_ctl.scala 17:17]
    node _T_2308 = and(_T_2307, _T_2295) @[dec_dec_ctl.scala 17:17]
    node _T_2309 = and(_T_2308, _T_2297) @[dec_dec_ctl.scala 17:17]
    node _T_2310 = or(_T_2276, _T_2309) @[dec_dec_ctl.scala 176:65]
    node _T_2311 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2312 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2313 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2314 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_2315 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_2316 = eq(_T_2315, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2317 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_2318 = eq(_T_2317, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2319 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_2320 = eq(_T_2319, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2321 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2322 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2323 = eq(_T_2322, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2324 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2325 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2326 = eq(_T_2325, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2327 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2328 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2329 = eq(_T_2328, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2330 = and(_T_2311, _T_2312) @[dec_dec_ctl.scala 17:17]
    node _T_2331 = and(_T_2330, _T_2313) @[dec_dec_ctl.scala 17:17]
    node _T_2332 = and(_T_2331, _T_2314) @[dec_dec_ctl.scala 17:17]
    node _T_2333 = and(_T_2332, _T_2316) @[dec_dec_ctl.scala 17:17]
    node _T_2334 = and(_T_2333, _T_2318) @[dec_dec_ctl.scala 17:17]
    node _T_2335 = and(_T_2334, _T_2320) @[dec_dec_ctl.scala 17:17]
    node _T_2336 = and(_T_2335, _T_2321) @[dec_dec_ctl.scala 17:17]
    node _T_2337 = and(_T_2336, _T_2323) @[dec_dec_ctl.scala 17:17]
    node _T_2338 = and(_T_2337, _T_2324) @[dec_dec_ctl.scala 17:17]
    node _T_2339 = and(_T_2338, _T_2326) @[dec_dec_ctl.scala 17:17]
    node _T_2340 = and(_T_2339, _T_2327) @[dec_dec_ctl.scala 17:17]
    node _T_2341 = and(_T_2340, _T_2329) @[dec_dec_ctl.scala 17:17]
    node _T_2342 = or(_T_2310, _T_2341) @[dec_dec_ctl.scala 177:64]
    node _T_2343 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2344 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_2345 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2346 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2347 = eq(_T_2346, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2348 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2349 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2350 = eq(_T_2349, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2351 = and(_T_2343, _T_2344) @[dec_dec_ctl.scala 17:17]
    node _T_2352 = and(_T_2351, _T_2345) @[dec_dec_ctl.scala 17:17]
    node _T_2353 = and(_T_2352, _T_2347) @[dec_dec_ctl.scala 17:17]
    node _T_2354 = and(_T_2353, _T_2348) @[dec_dec_ctl.scala 17:17]
    node _T_2355 = and(_T_2354, _T_2350) @[dec_dec_ctl.scala 17:17]
    node _T_2356 = or(_T_2342, _T_2355) @[dec_dec_ctl.scala 178:62]
    io.out.zbb <= _T_2356 @[dec_dec_ctl.scala 172:14]
    node _T_2357 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2358 = eq(_T_2357, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2359 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2360 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2361 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2362 = eq(_T_2361, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2363 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2364 = eq(_T_2363, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2365 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2366 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2367 = eq(_T_2366, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2368 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2369 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2370 = eq(_T_2369, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2371 = and(_T_2358, _T_2359) @[dec_dec_ctl.scala 17:17]
    node _T_2372 = and(_T_2371, _T_2360) @[dec_dec_ctl.scala 17:17]
    node _T_2373 = and(_T_2372, _T_2362) @[dec_dec_ctl.scala 17:17]
    node _T_2374 = and(_T_2373, _T_2364) @[dec_dec_ctl.scala 17:17]
    node _T_2375 = and(_T_2374, _T_2365) @[dec_dec_ctl.scala 17:17]
    node _T_2376 = and(_T_2375, _T_2367) @[dec_dec_ctl.scala 17:17]
    node _T_2377 = and(_T_2376, _T_2368) @[dec_dec_ctl.scala 17:17]
    node _T_2378 = and(_T_2377, _T_2370) @[dec_dec_ctl.scala 17:17]
    io.out.sbset <= _T_2378 @[dec_dec_ctl.scala 180:16]
    node _T_2379 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2380 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2381 = eq(_T_2380, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2382 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2383 = eq(_T_2382, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2384 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2385 = eq(_T_2384, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2386 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2387 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2388 = eq(_T_2387, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2389 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2390 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2391 = eq(_T_2390, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2392 = and(_T_2379, _T_2381) @[dec_dec_ctl.scala 17:17]
    node _T_2393 = and(_T_2392, _T_2383) @[dec_dec_ctl.scala 17:17]
    node _T_2394 = and(_T_2393, _T_2385) @[dec_dec_ctl.scala 17:17]
    node _T_2395 = and(_T_2394, _T_2386) @[dec_dec_ctl.scala 17:17]
    node _T_2396 = and(_T_2395, _T_2388) @[dec_dec_ctl.scala 17:17]
    node _T_2397 = and(_T_2396, _T_2389) @[dec_dec_ctl.scala 17:17]
    node _T_2398 = and(_T_2397, _T_2391) @[dec_dec_ctl.scala 17:17]
    io.out.sbclr <= _T_2398 @[dec_dec_ctl.scala 182:16]
    node _T_2399 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2400 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2401 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2402 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2403 = eq(_T_2402, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2404 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2405 = eq(_T_2404, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2406 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2407 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2408 = eq(_T_2407, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2409 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2410 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2411 = eq(_T_2410, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2412 = and(_T_2399, _T_2400) @[dec_dec_ctl.scala 17:17]
    node _T_2413 = and(_T_2412, _T_2401) @[dec_dec_ctl.scala 17:17]
    node _T_2414 = and(_T_2413, _T_2403) @[dec_dec_ctl.scala 17:17]
    node _T_2415 = and(_T_2414, _T_2405) @[dec_dec_ctl.scala 17:17]
    node _T_2416 = and(_T_2415, _T_2406) @[dec_dec_ctl.scala 17:17]
    node _T_2417 = and(_T_2416, _T_2408) @[dec_dec_ctl.scala 17:17]
    node _T_2418 = and(_T_2417, _T_2409) @[dec_dec_ctl.scala 17:17]
    node _T_2419 = and(_T_2418, _T_2411) @[dec_dec_ctl.scala 17:17]
    io.out.sbinv <= _T_2419 @[dec_dec_ctl.scala 184:16]
    node _T_2420 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2421 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2422 = eq(_T_2421, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2423 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2424 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2425 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2426 = eq(_T_2425, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2427 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2428 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2429 = eq(_T_2428, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2430 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2431 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2432 = eq(_T_2431, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2433 = and(_T_2420, _T_2422) @[dec_dec_ctl.scala 17:17]
    node _T_2434 = and(_T_2433, _T_2423) @[dec_dec_ctl.scala 17:17]
    node _T_2435 = and(_T_2434, _T_2424) @[dec_dec_ctl.scala 17:17]
    node _T_2436 = and(_T_2435, _T_2426) @[dec_dec_ctl.scala 17:17]
    node _T_2437 = and(_T_2436, _T_2427) @[dec_dec_ctl.scala 17:17]
    node _T_2438 = and(_T_2437, _T_2429) @[dec_dec_ctl.scala 17:17]
    node _T_2439 = and(_T_2438, _T_2430) @[dec_dec_ctl.scala 17:17]
    node _T_2440 = and(_T_2439, _T_2432) @[dec_dec_ctl.scala 17:17]
    io.out.sbext <= _T_2440 @[dec_dec_ctl.scala 186:16]
    node _T_2441 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2442 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2443 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2444 = eq(_T_2443, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2445 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2446 = eq(_T_2445, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2447 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2448 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2449 = eq(_T_2448, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2450 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2451 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2452 = eq(_T_2451, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2453 = and(_T_2441, _T_2442) @[dec_dec_ctl.scala 17:17]
    node _T_2454 = and(_T_2453, _T_2444) @[dec_dec_ctl.scala 17:17]
    node _T_2455 = and(_T_2454, _T_2446) @[dec_dec_ctl.scala 17:17]
    node _T_2456 = and(_T_2455, _T_2447) @[dec_dec_ctl.scala 17:17]
    node _T_2457 = and(_T_2456, _T_2449) @[dec_dec_ctl.scala 17:17]
    node _T_2458 = and(_T_2457, _T_2450) @[dec_dec_ctl.scala 17:17]
    node _T_2459 = and(_T_2458, _T_2452) @[dec_dec_ctl.scala 17:17]
    node _T_2460 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2461 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2462 = eq(_T_2461, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2463 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2464 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2465 = eq(_T_2464, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2466 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2467 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2468 = eq(_T_2467, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2469 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2470 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2471 = eq(_T_2470, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2472 = and(_T_2460, _T_2462) @[dec_dec_ctl.scala 17:17]
    node _T_2473 = and(_T_2472, _T_2463) @[dec_dec_ctl.scala 17:17]
    node _T_2474 = and(_T_2473, _T_2465) @[dec_dec_ctl.scala 17:17]
    node _T_2475 = and(_T_2474, _T_2466) @[dec_dec_ctl.scala 17:17]
    node _T_2476 = and(_T_2475, _T_2468) @[dec_dec_ctl.scala 17:17]
    node _T_2477 = and(_T_2476, _T_2469) @[dec_dec_ctl.scala 17:17]
    node _T_2478 = and(_T_2477, _T_2471) @[dec_dec_ctl.scala 17:17]
    node _T_2479 = or(_T_2459, _T_2478) @[dec_dec_ctl.scala 188:57]
    io.out.zbs <= _T_2479 @[dec_dec_ctl.scala 188:14]
    node _T_2480 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2481 = eq(_T_2480, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2482 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2483 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2484 = eq(_T_2483, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2485 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2486 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2487 = eq(_T_2486, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2488 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2489 = eq(_T_2488, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2490 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2491 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2492 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2493 = eq(_T_2492, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2494 = and(_T_2481, _T_2482) @[dec_dec_ctl.scala 17:17]
    node _T_2495 = and(_T_2494, _T_2484) @[dec_dec_ctl.scala 17:17]
    node _T_2496 = and(_T_2495, _T_2485) @[dec_dec_ctl.scala 17:17]
    node _T_2497 = and(_T_2496, _T_2487) @[dec_dec_ctl.scala 17:17]
    node _T_2498 = and(_T_2497, _T_2489) @[dec_dec_ctl.scala 17:17]
    node _T_2499 = and(_T_2498, _T_2490) @[dec_dec_ctl.scala 17:17]
    node _T_2500 = and(_T_2499, _T_2491) @[dec_dec_ctl.scala 17:17]
    node _T_2501 = and(_T_2500, _T_2493) @[dec_dec_ctl.scala 17:17]
    io.out.bext <= _T_2501 @[dec_dec_ctl.scala 190:15]
    node _T_2502 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2503 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2504 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2505 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2506 = eq(_T_2505, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2507 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2508 = eq(_T_2507, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2509 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2510 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2511 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2512 = eq(_T_2511, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2513 = and(_T_2502, _T_2503) @[dec_dec_ctl.scala 17:17]
    node _T_2514 = and(_T_2513, _T_2504) @[dec_dec_ctl.scala 17:17]
    node _T_2515 = and(_T_2514, _T_2506) @[dec_dec_ctl.scala 17:17]
    node _T_2516 = and(_T_2515, _T_2508) @[dec_dec_ctl.scala 17:17]
    node _T_2517 = and(_T_2516, _T_2509) @[dec_dec_ctl.scala 17:17]
    node _T_2518 = and(_T_2517, _T_2510) @[dec_dec_ctl.scala 17:17]
    node _T_2519 = and(_T_2518, _T_2512) @[dec_dec_ctl.scala 17:17]
    io.out.bdep <= _T_2519 @[dec_dec_ctl.scala 192:15]
    node _T_2520 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2521 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2522 = eq(_T_2521, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2523 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2524 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2525 = eq(_T_2524, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2526 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2527 = eq(_T_2526, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2528 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2529 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2530 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2531 = eq(_T_2530, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2532 = and(_T_2520, _T_2522) @[dec_dec_ctl.scala 17:17]
    node _T_2533 = and(_T_2532, _T_2523) @[dec_dec_ctl.scala 17:17]
    node _T_2534 = and(_T_2533, _T_2525) @[dec_dec_ctl.scala 17:17]
    node _T_2535 = and(_T_2534, _T_2527) @[dec_dec_ctl.scala 17:17]
    node _T_2536 = and(_T_2535, _T_2528) @[dec_dec_ctl.scala 17:17]
    node _T_2537 = and(_T_2536, _T_2529) @[dec_dec_ctl.scala 17:17]
    node _T_2538 = and(_T_2537, _T_2531) @[dec_dec_ctl.scala 17:17]
    io.out.zbe <= _T_2538 @[dec_dec_ctl.scala 194:14]
    node _T_2539 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2540 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_2541 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2542 = eq(_T_2541, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2543 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2544 = eq(_T_2543, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2545 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2546 = eq(_T_2545, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2547 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2548 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2549 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2550 = eq(_T_2549, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2551 = and(_T_2539, _T_2540) @[dec_dec_ctl.scala 17:17]
    node _T_2552 = and(_T_2551, _T_2542) @[dec_dec_ctl.scala 17:17]
    node _T_2553 = and(_T_2552, _T_2544) @[dec_dec_ctl.scala 17:17]
    node _T_2554 = and(_T_2553, _T_2546) @[dec_dec_ctl.scala 17:17]
    node _T_2555 = and(_T_2554, _T_2547) @[dec_dec_ctl.scala 17:17]
    node _T_2556 = and(_T_2555, _T_2548) @[dec_dec_ctl.scala 17:17]
    node _T_2557 = and(_T_2556, _T_2550) @[dec_dec_ctl.scala 17:17]
    io.out.clmul <= _T_2557 @[dec_dec_ctl.scala 196:16]
    node _T_2558 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2559 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2560 = eq(_T_2559, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2561 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2562 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2563 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2564 = eq(_T_2563, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2565 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2566 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2567 = eq(_T_2566, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2568 = and(_T_2558, _T_2560) @[dec_dec_ctl.scala 17:17]
    node _T_2569 = and(_T_2568, _T_2561) @[dec_dec_ctl.scala 17:17]
    node _T_2570 = and(_T_2569, _T_2562) @[dec_dec_ctl.scala 17:17]
    node _T_2571 = and(_T_2570, _T_2564) @[dec_dec_ctl.scala 17:17]
    node _T_2572 = and(_T_2571, _T_2565) @[dec_dec_ctl.scala 17:17]
    node _T_2573 = and(_T_2572, _T_2567) @[dec_dec_ctl.scala 17:17]
    io.out.clmulh <= _T_2573 @[dec_dec_ctl.scala 198:17]
    node _T_2574 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2575 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2576 = eq(_T_2575, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2577 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2578 = eq(_T_2577, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2579 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2580 = eq(_T_2579, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2581 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2582 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2583 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2584 = eq(_T_2583, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2585 = and(_T_2574, _T_2576) @[dec_dec_ctl.scala 17:17]
    node _T_2586 = and(_T_2585, _T_2578) @[dec_dec_ctl.scala 17:17]
    node _T_2587 = and(_T_2586, _T_2580) @[dec_dec_ctl.scala 17:17]
    node _T_2588 = and(_T_2587, _T_2581) @[dec_dec_ctl.scala 17:17]
    node _T_2589 = and(_T_2588, _T_2582) @[dec_dec_ctl.scala 17:17]
    node _T_2590 = and(_T_2589, _T_2584) @[dec_dec_ctl.scala 17:17]
    io.out.clmulr <= _T_2590 @[dec_dec_ctl.scala 200:17]
    node _T_2591 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2592 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_2593 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2594 = eq(_T_2593, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2595 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2596 = eq(_T_2595, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2597 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2598 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2599 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2601 = and(_T_2591, _T_2592) @[dec_dec_ctl.scala 17:17]
    node _T_2602 = and(_T_2601, _T_2594) @[dec_dec_ctl.scala 17:17]
    node _T_2603 = and(_T_2602, _T_2596) @[dec_dec_ctl.scala 17:17]
    node _T_2604 = and(_T_2603, _T_2597) @[dec_dec_ctl.scala 17:17]
    node _T_2605 = and(_T_2604, _T_2598) @[dec_dec_ctl.scala 17:17]
    node _T_2606 = and(_T_2605, _T_2600) @[dec_dec_ctl.scala 17:17]
    io.out.zbc <= _T_2606 @[dec_dec_ctl.scala 202:14]
    node _T_2607 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2608 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2609 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2610 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2611 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2612 = eq(_T_2611, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2613 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2614 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2615 = eq(_T_2614, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2616 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2617 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2618 = eq(_T_2617, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2619 = and(_T_2607, _T_2608) @[dec_dec_ctl.scala 17:17]
    node _T_2620 = and(_T_2619, _T_2609) @[dec_dec_ctl.scala 17:17]
    node _T_2621 = and(_T_2620, _T_2610) @[dec_dec_ctl.scala 17:17]
    node _T_2622 = and(_T_2621, _T_2612) @[dec_dec_ctl.scala 17:17]
    node _T_2623 = and(_T_2622, _T_2613) @[dec_dec_ctl.scala 17:17]
    node _T_2624 = and(_T_2623, _T_2615) @[dec_dec_ctl.scala 17:17]
    node _T_2625 = and(_T_2624, _T_2616) @[dec_dec_ctl.scala 17:17]
    node _T_2626 = and(_T_2625, _T_2618) @[dec_dec_ctl.scala 17:17]
    io.out.grev <= _T_2626 @[dec_dec_ctl.scala 204:15]
    node _T_2627 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2628 = eq(_T_2627, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2629 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2630 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2631 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2632 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2633 = eq(_T_2632, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2634 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2635 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2636 = eq(_T_2635, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2637 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2638 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2639 = eq(_T_2638, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2640 = and(_T_2628, _T_2629) @[dec_dec_ctl.scala 17:17]
    node _T_2641 = and(_T_2640, _T_2630) @[dec_dec_ctl.scala 17:17]
    node _T_2642 = and(_T_2641, _T_2631) @[dec_dec_ctl.scala 17:17]
    node _T_2643 = and(_T_2642, _T_2633) @[dec_dec_ctl.scala 17:17]
    node _T_2644 = and(_T_2643, _T_2634) @[dec_dec_ctl.scala 17:17]
    node _T_2645 = and(_T_2644, _T_2636) @[dec_dec_ctl.scala 17:17]
    node _T_2646 = and(_T_2645, _T_2637) @[dec_dec_ctl.scala 17:17]
    node _T_2647 = and(_T_2646, _T_2639) @[dec_dec_ctl.scala 17:17]
    io.out.gorc <= _T_2647 @[dec_dec_ctl.scala 206:15]
    node _T_2648 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2649 = eq(_T_2648, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2650 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2651 = eq(_T_2650, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2652 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2653 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2654 = eq(_T_2653, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2655 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2656 = eq(_T_2655, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2657 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2658 = eq(_T_2657, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2659 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2660 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2661 = eq(_T_2660, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2662 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2663 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2664 = eq(_T_2663, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2665 = and(_T_2649, _T_2651) @[dec_dec_ctl.scala 17:17]
    node _T_2666 = and(_T_2665, _T_2652) @[dec_dec_ctl.scala 17:17]
    node _T_2667 = and(_T_2666, _T_2654) @[dec_dec_ctl.scala 17:17]
    node _T_2668 = and(_T_2667, _T_2656) @[dec_dec_ctl.scala 17:17]
    node _T_2669 = and(_T_2668, _T_2658) @[dec_dec_ctl.scala 17:17]
    node _T_2670 = and(_T_2669, _T_2659) @[dec_dec_ctl.scala 17:17]
    node _T_2671 = and(_T_2670, _T_2661) @[dec_dec_ctl.scala 17:17]
    node _T_2672 = and(_T_2671, _T_2662) @[dec_dec_ctl.scala 17:17]
    node _T_2673 = and(_T_2672, _T_2664) @[dec_dec_ctl.scala 17:17]
    io.out.shfl <= _T_2673 @[dec_dec_ctl.scala 208:15]
    node _T_2674 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2676 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2677 = eq(_T_2676, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2678 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2679 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2680 = eq(_T_2679, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2681 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2682 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2683 = eq(_T_2682, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2684 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2685 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2686 = eq(_T_2685, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2687 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2688 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2689 = eq(_T_2688, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2690 = and(_T_2675, _T_2677) @[dec_dec_ctl.scala 17:17]
    node _T_2691 = and(_T_2690, _T_2678) @[dec_dec_ctl.scala 17:17]
    node _T_2692 = and(_T_2691, _T_2680) @[dec_dec_ctl.scala 17:17]
    node _T_2693 = and(_T_2692, _T_2681) @[dec_dec_ctl.scala 17:17]
    node _T_2694 = and(_T_2693, _T_2683) @[dec_dec_ctl.scala 17:17]
    node _T_2695 = and(_T_2694, _T_2684) @[dec_dec_ctl.scala 17:17]
    node _T_2696 = and(_T_2695, _T_2686) @[dec_dec_ctl.scala 17:17]
    node _T_2697 = and(_T_2696, _T_2687) @[dec_dec_ctl.scala 17:17]
    node _T_2698 = and(_T_2697, _T_2689) @[dec_dec_ctl.scala 17:17]
    io.out.unshfl <= _T_2698 @[dec_dec_ctl.scala 210:17]
    node _T_2699 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2700 = eq(_T_2699, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2701 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2702 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2703 = eq(_T_2702, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2704 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2705 = eq(_T_2704, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2706 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2707 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2708 = eq(_T_2707, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2709 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2710 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2711 = eq(_T_2710, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2712 = and(_T_2700, _T_2701) @[dec_dec_ctl.scala 17:17]
    node _T_2713 = and(_T_2712, _T_2703) @[dec_dec_ctl.scala 17:17]
    node _T_2714 = and(_T_2713, _T_2705) @[dec_dec_ctl.scala 17:17]
    node _T_2715 = and(_T_2714, _T_2706) @[dec_dec_ctl.scala 17:17]
    node _T_2716 = and(_T_2715, _T_2708) @[dec_dec_ctl.scala 17:17]
    node _T_2717 = and(_T_2716, _T_2709) @[dec_dec_ctl.scala 17:17]
    node _T_2718 = and(_T_2717, _T_2711) @[dec_dec_ctl.scala 17:17]
    node _T_2719 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2720 = eq(_T_2719, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2721 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2722 = eq(_T_2721, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2723 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2724 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2725 = eq(_T_2724, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2726 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2727 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2728 = eq(_T_2727, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2729 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2730 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2731 = eq(_T_2730, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2732 = and(_T_2720, _T_2722) @[dec_dec_ctl.scala 17:17]
    node _T_2733 = and(_T_2732, _T_2723) @[dec_dec_ctl.scala 17:17]
    node _T_2734 = and(_T_2733, _T_2725) @[dec_dec_ctl.scala 17:17]
    node _T_2735 = and(_T_2734, _T_2726) @[dec_dec_ctl.scala 17:17]
    node _T_2736 = and(_T_2735, _T_2728) @[dec_dec_ctl.scala 17:17]
    node _T_2737 = and(_T_2736, _T_2729) @[dec_dec_ctl.scala 17:17]
    node _T_2738 = and(_T_2737, _T_2731) @[dec_dec_ctl.scala 17:17]
    node _T_2739 = or(_T_2718, _T_2738) @[dec_dec_ctl.scala 212:58]
    node _T_2740 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2741 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2742 = eq(_T_2741, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2743 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_2744 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2745 = eq(_T_2744, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2746 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2747 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2748 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2749 = eq(_T_2748, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2750 = and(_T_2740, _T_2742) @[dec_dec_ctl.scala 17:17]
    node _T_2751 = and(_T_2750, _T_2743) @[dec_dec_ctl.scala 17:17]
    node _T_2752 = and(_T_2751, _T_2745) @[dec_dec_ctl.scala 17:17]
    node _T_2753 = and(_T_2752, _T_2746) @[dec_dec_ctl.scala 17:17]
    node _T_2754 = and(_T_2753, _T_2747) @[dec_dec_ctl.scala 17:17]
    node _T_2755 = and(_T_2754, _T_2749) @[dec_dec_ctl.scala 17:17]
    node _T_2756 = or(_T_2739, _T_2755) @[dec_dec_ctl.scala 212:101]
    node _T_2757 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2758 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2759 = eq(_T_2758, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2760 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2761 = eq(_T_2760, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2762 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2763 = eq(_T_2762, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2764 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2765 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2766 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2767 = eq(_T_2766, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2768 = and(_T_2757, _T_2759) @[dec_dec_ctl.scala 17:17]
    node _T_2769 = and(_T_2768, _T_2761) @[dec_dec_ctl.scala 17:17]
    node _T_2770 = and(_T_2769, _T_2763) @[dec_dec_ctl.scala 17:17]
    node _T_2771 = and(_T_2770, _T_2764) @[dec_dec_ctl.scala 17:17]
    node _T_2772 = and(_T_2771, _T_2765) @[dec_dec_ctl.scala 17:17]
    node _T_2773 = and(_T_2772, _T_2767) @[dec_dec_ctl.scala 17:17]
    node _T_2774 = or(_T_2756, _T_2773) @[dec_dec_ctl.scala 213:40]
    node _T_2775 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2776 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2777 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2778 = eq(_T_2777, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2779 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_2780 = eq(_T_2779, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2781 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2782 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2783 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2784 = eq(_T_2783, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2785 = and(_T_2775, _T_2776) @[dec_dec_ctl.scala 17:17]
    node _T_2786 = and(_T_2785, _T_2778) @[dec_dec_ctl.scala 17:17]
    node _T_2787 = and(_T_2786, _T_2780) @[dec_dec_ctl.scala 17:17]
    node _T_2788 = and(_T_2787, _T_2781) @[dec_dec_ctl.scala 17:17]
    node _T_2789 = and(_T_2788, _T_2782) @[dec_dec_ctl.scala 17:17]
    node _T_2790 = and(_T_2789, _T_2784) @[dec_dec_ctl.scala 17:17]
    node _T_2791 = or(_T_2774, _T_2790) @[dec_dec_ctl.scala 213:79]
    node _T_2792 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2793 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2794 = eq(_T_2793, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2795 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2796 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2797 = eq(_T_2796, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2798 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2799 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2800 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2801 = eq(_T_2800, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2802 = and(_T_2792, _T_2794) @[dec_dec_ctl.scala 17:17]
    node _T_2803 = and(_T_2802, _T_2795) @[dec_dec_ctl.scala 17:17]
    node _T_2804 = and(_T_2803, _T_2797) @[dec_dec_ctl.scala 17:17]
    node _T_2805 = and(_T_2804, _T_2798) @[dec_dec_ctl.scala 17:17]
    node _T_2806 = and(_T_2805, _T_2799) @[dec_dec_ctl.scala 17:17]
    node _T_2807 = and(_T_2806, _T_2801) @[dec_dec_ctl.scala 17:17]
    node _T_2808 = or(_T_2791, _T_2807) @[dec_dec_ctl.scala 214:41]
    node _T_2809 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_2810 = eq(_T_2809, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2811 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_2812 = eq(_T_2811, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2813 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_2814 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_2815 = eq(_T_2814, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2816 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2817 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2818 = eq(_T_2817, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2819 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_2820 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2821 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2822 = eq(_T_2821, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2823 = and(_T_2810, _T_2812) @[dec_dec_ctl.scala 17:17]
    node _T_2824 = and(_T_2823, _T_2813) @[dec_dec_ctl.scala 17:17]
    node _T_2825 = and(_T_2824, _T_2815) @[dec_dec_ctl.scala 17:17]
    node _T_2826 = and(_T_2825, _T_2816) @[dec_dec_ctl.scala 17:17]
    node _T_2827 = and(_T_2826, _T_2818) @[dec_dec_ctl.scala 17:17]
    node _T_2828 = and(_T_2827, _T_2819) @[dec_dec_ctl.scala 17:17]
    node _T_2829 = and(_T_2828, _T_2820) @[dec_dec_ctl.scala 17:17]
    node _T_2830 = and(_T_2829, _T_2822) @[dec_dec_ctl.scala 17:17]
    node _T_2831 = or(_T_2808, _T_2830) @[dec_dec_ctl.scala 214:78]
    node _T_2832 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_2833 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_2834 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2835 = eq(_T_2834, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2836 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2837 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_2838 = eq(_T_2837, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2839 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2840 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2841 = eq(_T_2840, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2842 = and(_T_2832, _T_2833) @[dec_dec_ctl.scala 17:17]
    node _T_2843 = and(_T_2842, _T_2835) @[dec_dec_ctl.scala 17:17]
    node _T_2844 = and(_T_2843, _T_2836) @[dec_dec_ctl.scala 17:17]
    node _T_2845 = and(_T_2844, _T_2838) @[dec_dec_ctl.scala 17:17]
    node _T_2846 = and(_T_2845, _T_2839) @[dec_dec_ctl.scala 17:17]
    node _T_2847 = and(_T_2846, _T_2841) @[dec_dec_ctl.scala 17:17]
    node _T_2848 = or(_T_2831, _T_2847) @[dec_dec_ctl.scala 215:48]
    io.out.zbp <= _T_2848 @[dec_dec_ctl.scala 212:14]
    node _T_2849 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2850 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2851 = eq(_T_2850, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2852 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2853 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_2854 = eq(_T_2853, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2855 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_2856 = eq(_T_2855, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2857 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_2858 = eq(_T_2857, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2859 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2860 = eq(_T_2859, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2861 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2862 = eq(_T_2861, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2863 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2864 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2865 = eq(_T_2864, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2866 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2867 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2868 = eq(_T_2867, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2869 = and(_T_2849, _T_2851) @[dec_dec_ctl.scala 17:17]
    node _T_2870 = and(_T_2869, _T_2852) @[dec_dec_ctl.scala 17:17]
    node _T_2871 = and(_T_2870, _T_2854) @[dec_dec_ctl.scala 17:17]
    node _T_2872 = and(_T_2871, _T_2856) @[dec_dec_ctl.scala 17:17]
    node _T_2873 = and(_T_2872, _T_2858) @[dec_dec_ctl.scala 17:17]
    node _T_2874 = and(_T_2873, _T_2860) @[dec_dec_ctl.scala 17:17]
    node _T_2875 = and(_T_2874, _T_2862) @[dec_dec_ctl.scala 17:17]
    node _T_2876 = and(_T_2875, _T_2863) @[dec_dec_ctl.scala 17:17]
    node _T_2877 = and(_T_2876, _T_2865) @[dec_dec_ctl.scala 17:17]
    node _T_2878 = and(_T_2877, _T_2866) @[dec_dec_ctl.scala 17:17]
    node _T_2879 = and(_T_2878, _T_2868) @[dec_dec_ctl.scala 17:17]
    io.out.crc32_b <= _T_2879 @[dec_dec_ctl.scala 217:18]
    node _T_2880 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2881 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2882 = eq(_T_2881, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2883 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2884 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_2885 = eq(_T_2884, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2886 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_2887 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2888 = eq(_T_2887, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2889 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2890 = eq(_T_2889, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2891 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2892 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2893 = eq(_T_2892, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2894 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2895 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2896 = eq(_T_2895, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2897 = and(_T_2880, _T_2882) @[dec_dec_ctl.scala 17:17]
    node _T_2898 = and(_T_2897, _T_2883) @[dec_dec_ctl.scala 17:17]
    node _T_2899 = and(_T_2898, _T_2885) @[dec_dec_ctl.scala 17:17]
    node _T_2900 = and(_T_2899, _T_2886) @[dec_dec_ctl.scala 17:17]
    node _T_2901 = and(_T_2900, _T_2888) @[dec_dec_ctl.scala 17:17]
    node _T_2902 = and(_T_2901, _T_2890) @[dec_dec_ctl.scala 17:17]
    node _T_2903 = and(_T_2902, _T_2891) @[dec_dec_ctl.scala 17:17]
    node _T_2904 = and(_T_2903, _T_2893) @[dec_dec_ctl.scala 17:17]
    node _T_2905 = and(_T_2904, _T_2894) @[dec_dec_ctl.scala 17:17]
    node _T_2906 = and(_T_2905, _T_2896) @[dec_dec_ctl.scala 17:17]
    io.out.crc32_h <= _T_2906 @[dec_dec_ctl.scala 219:18]
    node _T_2907 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2908 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2909 = eq(_T_2908, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2910 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_2911 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_2912 = eq(_T_2911, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2913 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_2914 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2915 = eq(_T_2914, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2916 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2917 = eq(_T_2916, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2918 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2919 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2920 = eq(_T_2919, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2921 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2922 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2923 = eq(_T_2922, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2924 = and(_T_2907, _T_2909) @[dec_dec_ctl.scala 17:17]
    node _T_2925 = and(_T_2924, _T_2910) @[dec_dec_ctl.scala 17:17]
    node _T_2926 = and(_T_2925, _T_2912) @[dec_dec_ctl.scala 17:17]
    node _T_2927 = and(_T_2926, _T_2913) @[dec_dec_ctl.scala 17:17]
    node _T_2928 = and(_T_2927, _T_2915) @[dec_dec_ctl.scala 17:17]
    node _T_2929 = and(_T_2928, _T_2917) @[dec_dec_ctl.scala 17:17]
    node _T_2930 = and(_T_2929, _T_2918) @[dec_dec_ctl.scala 17:17]
    node _T_2931 = and(_T_2930, _T_2920) @[dec_dec_ctl.scala 17:17]
    node _T_2932 = and(_T_2931, _T_2921) @[dec_dec_ctl.scala 17:17]
    node _T_2933 = and(_T_2932, _T_2923) @[dec_dec_ctl.scala 17:17]
    io.out.crc32_w <= _T_2933 @[dec_dec_ctl.scala 221:18]
    node _T_2934 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2935 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2936 = eq(_T_2935, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2937 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_2938 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_2939 = eq(_T_2938, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2940 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_2941 = eq(_T_2940, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2942 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2943 = eq(_T_2942, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2944 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2945 = eq(_T_2944, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2946 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2947 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2948 = eq(_T_2947, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2949 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2950 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2951 = eq(_T_2950, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2952 = and(_T_2934, _T_2936) @[dec_dec_ctl.scala 17:17]
    node _T_2953 = and(_T_2952, _T_2937) @[dec_dec_ctl.scala 17:17]
    node _T_2954 = and(_T_2953, _T_2939) @[dec_dec_ctl.scala 17:17]
    node _T_2955 = and(_T_2954, _T_2941) @[dec_dec_ctl.scala 17:17]
    node _T_2956 = and(_T_2955, _T_2943) @[dec_dec_ctl.scala 17:17]
    node _T_2957 = and(_T_2956, _T_2945) @[dec_dec_ctl.scala 17:17]
    node _T_2958 = and(_T_2957, _T_2946) @[dec_dec_ctl.scala 17:17]
    node _T_2959 = and(_T_2958, _T_2948) @[dec_dec_ctl.scala 17:17]
    node _T_2960 = and(_T_2959, _T_2949) @[dec_dec_ctl.scala 17:17]
    node _T_2961 = and(_T_2960, _T_2951) @[dec_dec_ctl.scala 17:17]
    io.out.crc32c_b <= _T_2961 @[dec_dec_ctl.scala 223:19]
    node _T_2962 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2963 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2964 = eq(_T_2963, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2965 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_2966 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_2967 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2968 = eq(_T_2967, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2969 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2970 = eq(_T_2969, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2971 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2972 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2973 = eq(_T_2972, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2974 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2975 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_2976 = eq(_T_2975, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2977 = and(_T_2962, _T_2964) @[dec_dec_ctl.scala 17:17]
    node _T_2978 = and(_T_2977, _T_2965) @[dec_dec_ctl.scala 17:17]
    node _T_2979 = and(_T_2978, _T_2966) @[dec_dec_ctl.scala 17:17]
    node _T_2980 = and(_T_2979, _T_2968) @[dec_dec_ctl.scala 17:17]
    node _T_2981 = and(_T_2980, _T_2970) @[dec_dec_ctl.scala 17:17]
    node _T_2982 = and(_T_2981, _T_2971) @[dec_dec_ctl.scala 17:17]
    node _T_2983 = and(_T_2982, _T_2973) @[dec_dec_ctl.scala 17:17]
    node _T_2984 = and(_T_2983, _T_2974) @[dec_dec_ctl.scala 17:17]
    node _T_2985 = and(_T_2984, _T_2976) @[dec_dec_ctl.scala 17:17]
    io.out.crc32c_h <= _T_2985 @[dec_dec_ctl.scala 225:19]
    node _T_2986 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_2987 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_2988 = eq(_T_2987, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2989 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:34]
    node _T_2990 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_2991 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_2992 = eq(_T_2991, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2993 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_2994 = eq(_T_2993, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2995 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_2996 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_2997 = eq(_T_2996, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_2998 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_2999 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3000 = eq(_T_2999, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3001 = and(_T_2986, _T_2988) @[dec_dec_ctl.scala 17:17]
    node _T_3002 = and(_T_3001, _T_2989) @[dec_dec_ctl.scala 17:17]
    node _T_3003 = and(_T_3002, _T_2990) @[dec_dec_ctl.scala 17:17]
    node _T_3004 = and(_T_3003, _T_2992) @[dec_dec_ctl.scala 17:17]
    node _T_3005 = and(_T_3004, _T_2994) @[dec_dec_ctl.scala 17:17]
    node _T_3006 = and(_T_3005, _T_2995) @[dec_dec_ctl.scala 17:17]
    node _T_3007 = and(_T_3006, _T_2997) @[dec_dec_ctl.scala 17:17]
    node _T_3008 = and(_T_3007, _T_2998) @[dec_dec_ctl.scala 17:17]
    node _T_3009 = and(_T_3008, _T_3000) @[dec_dec_ctl.scala 17:17]
    io.out.crc32c_w <= _T_3009 @[dec_dec_ctl.scala 227:19]
    node _T_3010 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_3011 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3012 = eq(_T_3011, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3013 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_3014 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3015 = eq(_T_3014, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3016 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3017 = eq(_T_3016, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3018 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3019 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3020 = eq(_T_3019, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3021 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3022 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3023 = eq(_T_3022, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3024 = and(_T_3010, _T_3012) @[dec_dec_ctl.scala 17:17]
    node _T_3025 = and(_T_3024, _T_3013) @[dec_dec_ctl.scala 17:17]
    node _T_3026 = and(_T_3025, _T_3015) @[dec_dec_ctl.scala 17:17]
    node _T_3027 = and(_T_3026, _T_3017) @[dec_dec_ctl.scala 17:17]
    node _T_3028 = and(_T_3027, _T_3018) @[dec_dec_ctl.scala 17:17]
    node _T_3029 = and(_T_3028, _T_3020) @[dec_dec_ctl.scala 17:17]
    node _T_3030 = and(_T_3029, _T_3021) @[dec_dec_ctl.scala 17:17]
    node _T_3031 = and(_T_3030, _T_3023) @[dec_dec_ctl.scala 17:17]
    io.out.zbr <= _T_3031 @[dec_dec_ctl.scala 229:14]
    node _T_3032 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_3033 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_3034 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3035 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3036 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3037 = eq(_T_3036, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3038 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3039 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3040 = eq(_T_3039, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3041 = and(_T_3032, _T_3033) @[dec_dec_ctl.scala 17:17]
    node _T_3042 = and(_T_3041, _T_3034) @[dec_dec_ctl.scala 17:17]
    node _T_3043 = and(_T_3042, _T_3035) @[dec_dec_ctl.scala 17:17]
    node _T_3044 = and(_T_3043, _T_3037) @[dec_dec_ctl.scala 17:17]
    node _T_3045 = and(_T_3044, _T_3038) @[dec_dec_ctl.scala 17:17]
    node _T_3046 = and(_T_3045, _T_3040) @[dec_dec_ctl.scala 17:17]
    io.out.bfp <= _T_3046 @[dec_dec_ctl.scala 231:14]
    node _T_3047 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_3048 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_3049 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3050 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3051 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3052 = eq(_T_3051, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3053 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3054 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3055 = eq(_T_3054, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3056 = and(_T_3047, _T_3048) @[dec_dec_ctl.scala 17:17]
    node _T_3057 = and(_T_3056, _T_3049) @[dec_dec_ctl.scala 17:17]
    node _T_3058 = and(_T_3057, _T_3050) @[dec_dec_ctl.scala 17:17]
    node _T_3059 = and(_T_3058, _T_3052) @[dec_dec_ctl.scala 17:17]
    node _T_3060 = and(_T_3059, _T_3053) @[dec_dec_ctl.scala 17:17]
    node _T_3061 = and(_T_3060, _T_3055) @[dec_dec_ctl.scala 17:17]
    io.out.zbf <= _T_3061 @[dec_dec_ctl.scala 233:14]
    node _T_3062 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3063 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3064 = eq(_T_3063, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3065 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3066 = eq(_T_3065, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3067 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3068 = eq(_T_3067, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3069 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3070 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3071 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3072 = eq(_T_3071, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3073 = and(_T_3062, _T_3064) @[dec_dec_ctl.scala 17:17]
    node _T_3074 = and(_T_3073, _T_3066) @[dec_dec_ctl.scala 17:17]
    node _T_3075 = and(_T_3074, _T_3068) @[dec_dec_ctl.scala 17:17]
    node _T_3076 = and(_T_3075, _T_3069) @[dec_dec_ctl.scala 17:17]
    node _T_3077 = and(_T_3076, _T_3070) @[dec_dec_ctl.scala 17:17]
    node _T_3078 = and(_T_3077, _T_3072) @[dec_dec_ctl.scala 17:17]
    io.out.sh1add <= _T_3078 @[dec_dec_ctl.scala 235:17]
    node _T_3079 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3080 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_3081 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3082 = eq(_T_3081, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3083 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3084 = eq(_T_3083, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3085 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3086 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3087 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3088 = eq(_T_3087, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3089 = and(_T_3079, _T_3080) @[dec_dec_ctl.scala 17:17]
    node _T_3090 = and(_T_3089, _T_3082) @[dec_dec_ctl.scala 17:17]
    node _T_3091 = and(_T_3090, _T_3084) @[dec_dec_ctl.scala 17:17]
    node _T_3092 = and(_T_3091, _T_3085) @[dec_dec_ctl.scala 17:17]
    node _T_3093 = and(_T_3092, _T_3086) @[dec_dec_ctl.scala 17:17]
    node _T_3094 = and(_T_3093, _T_3088) @[dec_dec_ctl.scala 17:17]
    io.out.sh2add <= _T_3094 @[dec_dec_ctl.scala 237:17]
    node _T_3095 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3096 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_3097 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3098 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3099 = eq(_T_3098, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3100 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3101 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3102 = eq(_T_3101, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3103 = and(_T_3095, _T_3096) @[dec_dec_ctl.scala 17:17]
    node _T_3104 = and(_T_3103, _T_3097) @[dec_dec_ctl.scala 17:17]
    node _T_3105 = and(_T_3104, _T_3099) @[dec_dec_ctl.scala 17:17]
    node _T_3106 = and(_T_3105, _T_3100) @[dec_dec_ctl.scala 17:17]
    node _T_3107 = and(_T_3106, _T_3102) @[dec_dec_ctl.scala 17:17]
    io.out.sh3add <= _T_3107 @[dec_dec_ctl.scala 239:17]
    node _T_3108 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3109 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3110 = eq(_T_3109, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3111 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3112 = eq(_T_3111, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3113 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3114 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3115 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3116 = eq(_T_3115, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3117 = and(_T_3108, _T_3110) @[dec_dec_ctl.scala 17:17]
    node _T_3118 = and(_T_3117, _T_3112) @[dec_dec_ctl.scala 17:17]
    node _T_3119 = and(_T_3118, _T_3113) @[dec_dec_ctl.scala 17:17]
    node _T_3120 = and(_T_3119, _T_3114) @[dec_dec_ctl.scala 17:17]
    node _T_3121 = and(_T_3120, _T_3116) @[dec_dec_ctl.scala 17:17]
    io.out.zba <= _T_3121 @[dec_dec_ctl.scala 241:14]
    node _T_3122 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:34]
    node _T_3123 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_3124 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3125 = eq(_T_3124, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3126 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3127 = eq(_T_3126, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3128 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3129 = and(_T_3122, _T_3123) @[dec_dec_ctl.scala 17:17]
    node _T_3130 = and(_T_3129, _T_3125) @[dec_dec_ctl.scala 17:17]
    node _T_3131 = and(_T_3130, _T_3127) @[dec_dec_ctl.scala 17:17]
    node _T_3132 = and(_T_3131, _T_3128) @[dec_dec_ctl.scala 17:17]
    node _T_3133 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3134 = eq(_T_3133, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3135 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3136 = eq(_T_3135, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3137 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3138 = eq(_T_3137, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3139 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3140 = eq(_T_3139, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3141 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3142 = eq(_T_3141, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3143 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3144 = and(_T_3134, _T_3136) @[dec_dec_ctl.scala 17:17]
    node _T_3145 = and(_T_3144, _T_3138) @[dec_dec_ctl.scala 17:17]
    node _T_3146 = and(_T_3145, _T_3140) @[dec_dec_ctl.scala 17:17]
    node _T_3147 = and(_T_3146, _T_3142) @[dec_dec_ctl.scala 17:17]
    node _T_3148 = and(_T_3147, _T_3143) @[dec_dec_ctl.scala 17:17]
    node _T_3149 = or(_T_3132, _T_3148) @[dec_dec_ctl.scala 243:51]
    node _T_3150 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3151 = eq(_T_3150, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3152 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3153 = eq(_T_3152, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3154 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3155 = eq(_T_3154, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3156 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3157 = eq(_T_3156, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3158 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3159 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3160 = eq(_T_3159, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3161 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3162 = and(_T_3151, _T_3153) @[dec_dec_ctl.scala 17:17]
    node _T_3163 = and(_T_3162, _T_3155) @[dec_dec_ctl.scala 17:17]
    node _T_3164 = and(_T_3163, _T_3157) @[dec_dec_ctl.scala 17:17]
    node _T_3165 = and(_T_3164, _T_3158) @[dec_dec_ctl.scala 17:17]
    node _T_3166 = and(_T_3165, _T_3160) @[dec_dec_ctl.scala 17:17]
    node _T_3167 = and(_T_3166, _T_3161) @[dec_dec_ctl.scala 17:17]
    node _T_3168 = or(_T_3149, _T_3167) @[dec_dec_ctl.scala 243:89]
    node _T_3169 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3170 = eq(_T_3169, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3171 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3172 = eq(_T_3171, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3173 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3174 = eq(_T_3173, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3175 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3176 = eq(_T_3175, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3177 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3178 = eq(_T_3177, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3179 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3180 = and(_T_3170, _T_3172) @[dec_dec_ctl.scala 17:17]
    node _T_3181 = and(_T_3180, _T_3174) @[dec_dec_ctl.scala 17:17]
    node _T_3182 = and(_T_3181, _T_3176) @[dec_dec_ctl.scala 17:17]
    node _T_3183 = and(_T_3182, _T_3178) @[dec_dec_ctl.scala 17:17]
    node _T_3184 = and(_T_3183, _T_3179) @[dec_dec_ctl.scala 17:17]
    node _T_3185 = or(_T_3168, _T_3184) @[dec_dec_ctl.scala 244:44]
    node _T_3186 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3187 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3188 = eq(_T_3187, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3189 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3190 = and(_T_3186, _T_3188) @[dec_dec_ctl.scala 17:17]
    node _T_3191 = and(_T_3190, _T_3189) @[dec_dec_ctl.scala 17:17]
    node _T_3192 = or(_T_3185, _T_3191) @[dec_dec_ctl.scala 244:82]
    node _T_3193 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3194 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_3195 = and(_T_3193, _T_3194) @[dec_dec_ctl.scala 17:17]
    node _T_3196 = or(_T_3192, _T_3195) @[dec_dec_ctl.scala 245:28]
    node _T_3197 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3198 = eq(_T_3197, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3199 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3200 = eq(_T_3199, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3201 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3202 = and(_T_3198, _T_3200) @[dec_dec_ctl.scala 17:17]
    node _T_3203 = and(_T_3202, _T_3201) @[dec_dec_ctl.scala 17:17]
    node _T_3204 = or(_T_3196, _T_3203) @[dec_dec_ctl.scala 245:49]
    io.out.pm_alu <= _T_3204 @[dec_dec_ctl.scala 243:17]
    node _T_3205 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3206 = eq(_T_3205, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3207 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3208 = eq(_T_3207, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3209 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3210 = eq(_T_3209, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3211 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:34]
    node _T_3212 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3213 = eq(_T_3212, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3214 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3215 = eq(_T_3214, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3216 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3217 = eq(_T_3216, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3218 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_3219 = eq(_T_3218, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3220 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_3221 = eq(_T_3220, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3222 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:34]
    node _T_3223 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_3224 = eq(_T_3223, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3225 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:34]
    node _T_3226 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:53]
    node _T_3227 = eq(_T_3226, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3228 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:53]
    node _T_3229 = eq(_T_3228, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3230 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:53]
    node _T_3231 = eq(_T_3230, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3232 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:53]
    node _T_3233 = eq(_T_3232, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3234 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:53]
    node _T_3235 = eq(_T_3234, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3236 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3237 = eq(_T_3236, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3238 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:53]
    node _T_3239 = eq(_T_3238, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3240 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:53]
    node _T_3241 = eq(_T_3240, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3242 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:53]
    node _T_3243 = eq(_T_3242, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3244 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:53]
    node _T_3245 = eq(_T_3244, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3246 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:53]
    node _T_3247 = eq(_T_3246, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3248 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_3249 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3250 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3251 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3252 = eq(_T_3251, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3253 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3254 = eq(_T_3253, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3255 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3256 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3257 = and(_T_3206, _T_3208) @[dec_dec_ctl.scala 17:17]
    node _T_3258 = and(_T_3257, _T_3210) @[dec_dec_ctl.scala 17:17]
    node _T_3259 = and(_T_3258, _T_3211) @[dec_dec_ctl.scala 17:17]
    node _T_3260 = and(_T_3259, _T_3213) @[dec_dec_ctl.scala 17:17]
    node _T_3261 = and(_T_3260, _T_3215) @[dec_dec_ctl.scala 17:17]
    node _T_3262 = and(_T_3261, _T_3217) @[dec_dec_ctl.scala 17:17]
    node _T_3263 = and(_T_3262, _T_3219) @[dec_dec_ctl.scala 17:17]
    node _T_3264 = and(_T_3263, _T_3221) @[dec_dec_ctl.scala 17:17]
    node _T_3265 = and(_T_3264, _T_3222) @[dec_dec_ctl.scala 17:17]
    node _T_3266 = and(_T_3265, _T_3224) @[dec_dec_ctl.scala 17:17]
    node _T_3267 = and(_T_3266, _T_3225) @[dec_dec_ctl.scala 17:17]
    node _T_3268 = and(_T_3267, _T_3227) @[dec_dec_ctl.scala 17:17]
    node _T_3269 = and(_T_3268, _T_3229) @[dec_dec_ctl.scala 17:17]
    node _T_3270 = and(_T_3269, _T_3231) @[dec_dec_ctl.scala 17:17]
    node _T_3271 = and(_T_3270, _T_3233) @[dec_dec_ctl.scala 17:17]
    node _T_3272 = and(_T_3271, _T_3235) @[dec_dec_ctl.scala 17:17]
    node _T_3273 = and(_T_3272, _T_3237) @[dec_dec_ctl.scala 17:17]
    node _T_3274 = and(_T_3273, _T_3239) @[dec_dec_ctl.scala 17:17]
    node _T_3275 = and(_T_3274, _T_3241) @[dec_dec_ctl.scala 17:17]
    node _T_3276 = and(_T_3275, _T_3243) @[dec_dec_ctl.scala 17:17]
    node _T_3277 = and(_T_3276, _T_3245) @[dec_dec_ctl.scala 17:17]
    node _T_3278 = and(_T_3277, _T_3247) @[dec_dec_ctl.scala 17:17]
    node _T_3279 = and(_T_3278, _T_3248) @[dec_dec_ctl.scala 17:17]
    node _T_3280 = and(_T_3279, _T_3249) @[dec_dec_ctl.scala 17:17]
    node _T_3281 = and(_T_3280, _T_3250) @[dec_dec_ctl.scala 17:17]
    node _T_3282 = and(_T_3281, _T_3252) @[dec_dec_ctl.scala 17:17]
    node _T_3283 = and(_T_3282, _T_3254) @[dec_dec_ctl.scala 17:17]
    node _T_3284 = and(_T_3283, _T_3255) @[dec_dec_ctl.scala 17:17]
    node _T_3285 = and(_T_3284, _T_3256) @[dec_dec_ctl.scala 17:17]
    node _T_3286 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3287 = eq(_T_3286, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3288 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3289 = eq(_T_3288, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3290 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3291 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:34]
    node _T_3292 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3293 = eq(_T_3292, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3294 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3295 = eq(_T_3294, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3296 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3297 = eq(_T_3296, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3298 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_3299 = eq(_T_3298, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3300 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_3301 = eq(_T_3300, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3302 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_3303 = eq(_T_3302, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3304 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:34]
    node _T_3305 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_3306 = eq(_T_3305, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3307 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:53]
    node _T_3308 = eq(_T_3307, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3309 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:53]
    node _T_3310 = eq(_T_3309, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3311 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:53]
    node _T_3312 = eq(_T_3311, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3313 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:53]
    node _T_3314 = eq(_T_3313, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3315 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:53]
    node _T_3316 = eq(_T_3315, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3317 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3318 = eq(_T_3317, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3319 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:53]
    node _T_3320 = eq(_T_3319, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3321 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:53]
    node _T_3322 = eq(_T_3321, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3323 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:53]
    node _T_3324 = eq(_T_3323, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3325 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:53]
    node _T_3326 = eq(_T_3325, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3327 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:53]
    node _T_3328 = eq(_T_3327, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3329 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_3330 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3331 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3332 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3333 = eq(_T_3332, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3334 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3335 = eq(_T_3334, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3336 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3337 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3338 = and(_T_3287, _T_3289) @[dec_dec_ctl.scala 17:17]
    node _T_3339 = and(_T_3338, _T_3290) @[dec_dec_ctl.scala 17:17]
    node _T_3340 = and(_T_3339, _T_3291) @[dec_dec_ctl.scala 17:17]
    node _T_3341 = and(_T_3340, _T_3293) @[dec_dec_ctl.scala 17:17]
    node _T_3342 = and(_T_3341, _T_3295) @[dec_dec_ctl.scala 17:17]
    node _T_3343 = and(_T_3342, _T_3297) @[dec_dec_ctl.scala 17:17]
    node _T_3344 = and(_T_3343, _T_3299) @[dec_dec_ctl.scala 17:17]
    node _T_3345 = and(_T_3344, _T_3301) @[dec_dec_ctl.scala 17:17]
    node _T_3346 = and(_T_3345, _T_3303) @[dec_dec_ctl.scala 17:17]
    node _T_3347 = and(_T_3346, _T_3304) @[dec_dec_ctl.scala 17:17]
    node _T_3348 = and(_T_3347, _T_3306) @[dec_dec_ctl.scala 17:17]
    node _T_3349 = and(_T_3348, _T_3308) @[dec_dec_ctl.scala 17:17]
    node _T_3350 = and(_T_3349, _T_3310) @[dec_dec_ctl.scala 17:17]
    node _T_3351 = and(_T_3350, _T_3312) @[dec_dec_ctl.scala 17:17]
    node _T_3352 = and(_T_3351, _T_3314) @[dec_dec_ctl.scala 17:17]
    node _T_3353 = and(_T_3352, _T_3316) @[dec_dec_ctl.scala 17:17]
    node _T_3354 = and(_T_3353, _T_3318) @[dec_dec_ctl.scala 17:17]
    node _T_3355 = and(_T_3354, _T_3320) @[dec_dec_ctl.scala 17:17]
    node _T_3356 = and(_T_3355, _T_3322) @[dec_dec_ctl.scala 17:17]
    node _T_3357 = and(_T_3356, _T_3324) @[dec_dec_ctl.scala 17:17]
    node _T_3358 = and(_T_3357, _T_3326) @[dec_dec_ctl.scala 17:17]
    node _T_3359 = and(_T_3358, _T_3328) @[dec_dec_ctl.scala 17:17]
    node _T_3360 = and(_T_3359, _T_3329) @[dec_dec_ctl.scala 17:17]
    node _T_3361 = and(_T_3360, _T_3330) @[dec_dec_ctl.scala 17:17]
    node _T_3362 = and(_T_3361, _T_3331) @[dec_dec_ctl.scala 17:17]
    node _T_3363 = and(_T_3362, _T_3333) @[dec_dec_ctl.scala 17:17]
    node _T_3364 = and(_T_3363, _T_3335) @[dec_dec_ctl.scala 17:17]
    node _T_3365 = and(_T_3364, _T_3336) @[dec_dec_ctl.scala 17:17]
    node _T_3366 = and(_T_3365, _T_3337) @[dec_dec_ctl.scala 17:17]
    node _T_3367 = or(_T_3285, _T_3366) @[dec_dec_ctl.scala 248:136]
    node _T_3368 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3369 = eq(_T_3368, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3370 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3371 = eq(_T_3370, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3372 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3373 = eq(_T_3372, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3374 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3375 = eq(_T_3374, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3376 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3377 = eq(_T_3376, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3378 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3379 = eq(_T_3378, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3380 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3381 = eq(_T_3380, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3382 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_3383 = eq(_T_3382, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3384 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_3385 = eq(_T_3384, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3386 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_3387 = eq(_T_3386, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3388 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_3389 = eq(_T_3388, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3390 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:53]
    node _T_3391 = eq(_T_3390, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3392 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:53]
    node _T_3393 = eq(_T_3392, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3394 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:53]
    node _T_3395 = eq(_T_3394, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3396 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:53]
    node _T_3397 = eq(_T_3396, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3398 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:53]
    node _T_3399 = eq(_T_3398, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3400 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3401 = eq(_T_3400, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3402 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:53]
    node _T_3403 = eq(_T_3402, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3404 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:53]
    node _T_3405 = eq(_T_3404, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3406 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:53]
    node _T_3407 = eq(_T_3406, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3408 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:53]
    node _T_3409 = eq(_T_3408, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3410 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:53]
    node _T_3411 = eq(_T_3410, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3412 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3413 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3414 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3415 = eq(_T_3414, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3416 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3417 = eq(_T_3416, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3418 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3419 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3420 = and(_T_3369, _T_3371) @[dec_dec_ctl.scala 17:17]
    node _T_3421 = and(_T_3420, _T_3373) @[dec_dec_ctl.scala 17:17]
    node _T_3422 = and(_T_3421, _T_3375) @[dec_dec_ctl.scala 17:17]
    node _T_3423 = and(_T_3422, _T_3377) @[dec_dec_ctl.scala 17:17]
    node _T_3424 = and(_T_3423, _T_3379) @[dec_dec_ctl.scala 17:17]
    node _T_3425 = and(_T_3424, _T_3381) @[dec_dec_ctl.scala 17:17]
    node _T_3426 = and(_T_3425, _T_3383) @[dec_dec_ctl.scala 17:17]
    node _T_3427 = and(_T_3426, _T_3385) @[dec_dec_ctl.scala 17:17]
    node _T_3428 = and(_T_3427, _T_3387) @[dec_dec_ctl.scala 17:17]
    node _T_3429 = and(_T_3428, _T_3389) @[dec_dec_ctl.scala 17:17]
    node _T_3430 = and(_T_3429, _T_3391) @[dec_dec_ctl.scala 17:17]
    node _T_3431 = and(_T_3430, _T_3393) @[dec_dec_ctl.scala 17:17]
    node _T_3432 = and(_T_3431, _T_3395) @[dec_dec_ctl.scala 17:17]
    node _T_3433 = and(_T_3432, _T_3397) @[dec_dec_ctl.scala 17:17]
    node _T_3434 = and(_T_3433, _T_3399) @[dec_dec_ctl.scala 17:17]
    node _T_3435 = and(_T_3434, _T_3401) @[dec_dec_ctl.scala 17:17]
    node _T_3436 = and(_T_3435, _T_3403) @[dec_dec_ctl.scala 17:17]
    node _T_3437 = and(_T_3436, _T_3405) @[dec_dec_ctl.scala 17:17]
    node _T_3438 = and(_T_3437, _T_3407) @[dec_dec_ctl.scala 17:17]
    node _T_3439 = and(_T_3438, _T_3409) @[dec_dec_ctl.scala 17:17]
    node _T_3440 = and(_T_3439, _T_3411) @[dec_dec_ctl.scala 17:17]
    node _T_3441 = and(_T_3440, _T_3412) @[dec_dec_ctl.scala 17:17]
    node _T_3442 = and(_T_3441, _T_3413) @[dec_dec_ctl.scala 17:17]
    node _T_3443 = and(_T_3442, _T_3415) @[dec_dec_ctl.scala 17:17]
    node _T_3444 = and(_T_3443, _T_3417) @[dec_dec_ctl.scala 17:17]
    node _T_3445 = and(_T_3444, _T_3418) @[dec_dec_ctl.scala 17:17]
    node _T_3446 = and(_T_3445, _T_3419) @[dec_dec_ctl.scala 17:17]
    node _T_3447 = or(_T_3367, _T_3446) @[dec_dec_ctl.scala 249:122]
    node _T_3448 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3449 = eq(_T_3448, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3450 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3451 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3452 = eq(_T_3451, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3453 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3454 = eq(_T_3453, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3455 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3456 = eq(_T_3455, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3457 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_3458 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_3459 = eq(_T_3458, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3460 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_3461 = eq(_T_3460, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3462 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3463 = eq(_T_3462, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3464 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3465 = eq(_T_3464, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3466 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3467 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3468 = eq(_T_3467, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3469 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3470 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3471 = and(_T_3449, _T_3450) @[dec_dec_ctl.scala 17:17]
    node _T_3472 = and(_T_3471, _T_3452) @[dec_dec_ctl.scala 17:17]
    node _T_3473 = and(_T_3472, _T_3454) @[dec_dec_ctl.scala 17:17]
    node _T_3474 = and(_T_3473, _T_3456) @[dec_dec_ctl.scala 17:17]
    node _T_3475 = and(_T_3474, _T_3457) @[dec_dec_ctl.scala 17:17]
    node _T_3476 = and(_T_3475, _T_3459) @[dec_dec_ctl.scala 17:17]
    node _T_3477 = and(_T_3476, _T_3461) @[dec_dec_ctl.scala 17:17]
    node _T_3478 = and(_T_3477, _T_3463) @[dec_dec_ctl.scala 17:17]
    node _T_3479 = and(_T_3478, _T_3465) @[dec_dec_ctl.scala 17:17]
    node _T_3480 = and(_T_3479, _T_3466) @[dec_dec_ctl.scala 17:17]
    node _T_3481 = and(_T_3480, _T_3468) @[dec_dec_ctl.scala 17:17]
    node _T_3482 = and(_T_3481, _T_3469) @[dec_dec_ctl.scala 17:17]
    node _T_3483 = and(_T_3482, _T_3470) @[dec_dec_ctl.scala 17:17]
    node _T_3484 = or(_T_3447, _T_3483) @[dec_dec_ctl.scala 250:119]
    node _T_3485 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3486 = eq(_T_3485, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3487 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3488 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3489 = eq(_T_3488, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3490 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3491 = eq(_T_3490, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3492 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3493 = eq(_T_3492, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3494 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:34]
    node _T_3495 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_3496 = eq(_T_3495, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3497 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_3498 = eq(_T_3497, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3499 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3500 = eq(_T_3499, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3501 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3502 = eq(_T_3501, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3503 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3504 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3505 = eq(_T_3504, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3506 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3507 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3508 = and(_T_3486, _T_3487) @[dec_dec_ctl.scala 17:17]
    node _T_3509 = and(_T_3508, _T_3489) @[dec_dec_ctl.scala 17:17]
    node _T_3510 = and(_T_3509, _T_3491) @[dec_dec_ctl.scala 17:17]
    node _T_3511 = and(_T_3510, _T_3493) @[dec_dec_ctl.scala 17:17]
    node _T_3512 = and(_T_3511, _T_3494) @[dec_dec_ctl.scala 17:17]
    node _T_3513 = and(_T_3512, _T_3496) @[dec_dec_ctl.scala 17:17]
    node _T_3514 = and(_T_3513, _T_3498) @[dec_dec_ctl.scala 17:17]
    node _T_3515 = and(_T_3514, _T_3500) @[dec_dec_ctl.scala 17:17]
    node _T_3516 = and(_T_3515, _T_3502) @[dec_dec_ctl.scala 17:17]
    node _T_3517 = and(_T_3516, _T_3503) @[dec_dec_ctl.scala 17:17]
    node _T_3518 = and(_T_3517, _T_3505) @[dec_dec_ctl.scala 17:17]
    node _T_3519 = and(_T_3518, _T_3506) @[dec_dec_ctl.scala 17:17]
    node _T_3520 = and(_T_3519, _T_3507) @[dec_dec_ctl.scala 17:17]
    node _T_3521 = or(_T_3484, _T_3520) @[dec_dec_ctl.scala 251:65]
    node _T_3522 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3523 = eq(_T_3522, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3524 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3525 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3526 = eq(_T_3525, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3527 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3528 = eq(_T_3527, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3529 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3530 = eq(_T_3529, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3531 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_3532 = eq(_T_3531, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3533 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_3534 = eq(_T_3533, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3535 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_3536 = eq(_T_3535, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3537 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3538 = eq(_T_3537, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3539 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3540 = eq(_T_3539, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3541 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3542 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3543 = eq(_T_3542, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3544 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3545 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3546 = and(_T_3523, _T_3524) @[dec_dec_ctl.scala 17:17]
    node _T_3547 = and(_T_3546, _T_3526) @[dec_dec_ctl.scala 17:17]
    node _T_3548 = and(_T_3547, _T_3528) @[dec_dec_ctl.scala 17:17]
    node _T_3549 = and(_T_3548, _T_3530) @[dec_dec_ctl.scala 17:17]
    node _T_3550 = and(_T_3549, _T_3532) @[dec_dec_ctl.scala 17:17]
    node _T_3551 = and(_T_3550, _T_3534) @[dec_dec_ctl.scala 17:17]
    node _T_3552 = and(_T_3551, _T_3536) @[dec_dec_ctl.scala 17:17]
    node _T_3553 = and(_T_3552, _T_3538) @[dec_dec_ctl.scala 17:17]
    node _T_3554 = and(_T_3553, _T_3540) @[dec_dec_ctl.scala 17:17]
    node _T_3555 = and(_T_3554, _T_3541) @[dec_dec_ctl.scala 17:17]
    node _T_3556 = and(_T_3555, _T_3543) @[dec_dec_ctl.scala 17:17]
    node _T_3557 = and(_T_3556, _T_3544) @[dec_dec_ctl.scala 17:17]
    node _T_3558 = and(_T_3557, _T_3545) @[dec_dec_ctl.scala 17:17]
    node _T_3559 = or(_T_3521, _T_3558) @[dec_dec_ctl.scala 251:127]
    node _T_3560 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3561 = eq(_T_3560, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3562 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3563 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3564 = eq(_T_3563, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3565 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3566 = eq(_T_3565, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3567 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3568 = eq(_T_3567, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3569 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_3570 = eq(_T_3569, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3571 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_3572 = eq(_T_3571, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3573 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_3574 = eq(_T_3573, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3575 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3576 = eq(_T_3575, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3577 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3578 = eq(_T_3577, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3579 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3580 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3581 = eq(_T_3580, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3582 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3583 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3584 = and(_T_3561, _T_3562) @[dec_dec_ctl.scala 17:17]
    node _T_3585 = and(_T_3584, _T_3564) @[dec_dec_ctl.scala 17:17]
    node _T_3586 = and(_T_3585, _T_3566) @[dec_dec_ctl.scala 17:17]
    node _T_3587 = and(_T_3586, _T_3568) @[dec_dec_ctl.scala 17:17]
    node _T_3588 = and(_T_3587, _T_3570) @[dec_dec_ctl.scala 17:17]
    node _T_3589 = and(_T_3588, _T_3572) @[dec_dec_ctl.scala 17:17]
    node _T_3590 = and(_T_3589, _T_3574) @[dec_dec_ctl.scala 17:17]
    node _T_3591 = and(_T_3590, _T_3576) @[dec_dec_ctl.scala 17:17]
    node _T_3592 = and(_T_3591, _T_3578) @[dec_dec_ctl.scala 17:17]
    node _T_3593 = and(_T_3592, _T_3579) @[dec_dec_ctl.scala 17:17]
    node _T_3594 = and(_T_3593, _T_3581) @[dec_dec_ctl.scala 17:17]
    node _T_3595 = and(_T_3594, _T_3582) @[dec_dec_ctl.scala 17:17]
    node _T_3596 = and(_T_3595, _T_3583) @[dec_dec_ctl.scala 17:17]
    node _T_3597 = or(_T_3559, _T_3596) @[dec_dec_ctl.scala 252:66]
    node _T_3598 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3599 = eq(_T_3598, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3600 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3601 = eq(_T_3600, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3602 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3603 = eq(_T_3602, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3604 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3605 = eq(_T_3604, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3606 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3607 = eq(_T_3606, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3608 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:34]
    node _T_3609 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3610 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3611 = eq(_T_3610, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3612 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3613 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3614 = eq(_T_3613, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3615 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3616 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3617 = and(_T_3599, _T_3601) @[dec_dec_ctl.scala 17:17]
    node _T_3618 = and(_T_3617, _T_3603) @[dec_dec_ctl.scala 17:17]
    node _T_3619 = and(_T_3618, _T_3605) @[dec_dec_ctl.scala 17:17]
    node _T_3620 = and(_T_3619, _T_3607) @[dec_dec_ctl.scala 17:17]
    node _T_3621 = and(_T_3620, _T_3608) @[dec_dec_ctl.scala 17:17]
    node _T_3622 = and(_T_3621, _T_3609) @[dec_dec_ctl.scala 17:17]
    node _T_3623 = and(_T_3622, _T_3611) @[dec_dec_ctl.scala 17:17]
    node _T_3624 = and(_T_3623, _T_3612) @[dec_dec_ctl.scala 17:17]
    node _T_3625 = and(_T_3624, _T_3614) @[dec_dec_ctl.scala 17:17]
    node _T_3626 = and(_T_3625, _T_3615) @[dec_dec_ctl.scala 17:17]
    node _T_3627 = and(_T_3626, _T_3616) @[dec_dec_ctl.scala 17:17]
    node _T_3628 = or(_T_3597, _T_3627) @[dec_dec_ctl.scala 252:129]
    node _T_3629 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3630 = eq(_T_3629, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3631 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3632 = eq(_T_3631, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3633 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3634 = eq(_T_3633, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3635 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3636 = eq(_T_3635, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3637 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3638 = eq(_T_3637, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3639 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_3640 = eq(_T_3639, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3641 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3642 = eq(_T_3641, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3643 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3644 = eq(_T_3643, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3645 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3646 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3647 = eq(_T_3646, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3648 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3649 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3650 = and(_T_3630, _T_3632) @[dec_dec_ctl.scala 17:17]
    node _T_3651 = and(_T_3650, _T_3634) @[dec_dec_ctl.scala 17:17]
    node _T_3652 = and(_T_3651, _T_3636) @[dec_dec_ctl.scala 17:17]
    node _T_3653 = and(_T_3652, _T_3638) @[dec_dec_ctl.scala 17:17]
    node _T_3654 = and(_T_3653, _T_3640) @[dec_dec_ctl.scala 17:17]
    node _T_3655 = and(_T_3654, _T_3642) @[dec_dec_ctl.scala 17:17]
    node _T_3656 = and(_T_3655, _T_3644) @[dec_dec_ctl.scala 17:17]
    node _T_3657 = and(_T_3656, _T_3645) @[dec_dec_ctl.scala 17:17]
    node _T_3658 = and(_T_3657, _T_3647) @[dec_dec_ctl.scala 17:17]
    node _T_3659 = and(_T_3658, _T_3648) @[dec_dec_ctl.scala 17:17]
    node _T_3660 = and(_T_3659, _T_3649) @[dec_dec_ctl.scala 17:17]
    node _T_3661 = or(_T_3628, _T_3660) @[dec_dec_ctl.scala 253:58]
    node _T_3662 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3663 = eq(_T_3662, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3664 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3665 = eq(_T_3664, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3666 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3667 = eq(_T_3666, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3668 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3669 = eq(_T_3668, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3670 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3671 = eq(_T_3670, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3672 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3673 = eq(_T_3672, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3674 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_3675 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3676 = eq(_T_3675, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3677 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3678 = eq(_T_3677, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3679 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3680 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3681 = eq(_T_3680, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3682 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3683 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3684 = and(_T_3663, _T_3665) @[dec_dec_ctl.scala 17:17]
    node _T_3685 = and(_T_3684, _T_3667) @[dec_dec_ctl.scala 17:17]
    node _T_3686 = and(_T_3685, _T_3669) @[dec_dec_ctl.scala 17:17]
    node _T_3687 = and(_T_3686, _T_3671) @[dec_dec_ctl.scala 17:17]
    node _T_3688 = and(_T_3687, _T_3673) @[dec_dec_ctl.scala 17:17]
    node _T_3689 = and(_T_3688, _T_3674) @[dec_dec_ctl.scala 17:17]
    node _T_3690 = and(_T_3689, _T_3676) @[dec_dec_ctl.scala 17:17]
    node _T_3691 = and(_T_3690, _T_3678) @[dec_dec_ctl.scala 17:17]
    node _T_3692 = and(_T_3691, _T_3679) @[dec_dec_ctl.scala 17:17]
    node _T_3693 = and(_T_3692, _T_3681) @[dec_dec_ctl.scala 17:17]
    node _T_3694 = and(_T_3693, _T_3682) @[dec_dec_ctl.scala 17:17]
    node _T_3695 = and(_T_3694, _T_3683) @[dec_dec_ctl.scala 17:17]
    node _T_3696 = or(_T_3661, _T_3695) @[dec_dec_ctl.scala 253:114]
    node _T_3697 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3698 = eq(_T_3697, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3699 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3700 = eq(_T_3699, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3701 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3702 = eq(_T_3701, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3703 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3704 = eq(_T_3703, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3705 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3706 = eq(_T_3705, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3707 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3708 = eq(_T_3707, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3709 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_3710 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3711 = eq(_T_3710, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3712 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3713 = eq(_T_3712, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3714 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3715 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3716 = eq(_T_3715, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3717 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3718 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3719 = and(_T_3698, _T_3700) @[dec_dec_ctl.scala 17:17]
    node _T_3720 = and(_T_3719, _T_3702) @[dec_dec_ctl.scala 17:17]
    node _T_3721 = and(_T_3720, _T_3704) @[dec_dec_ctl.scala 17:17]
    node _T_3722 = and(_T_3721, _T_3706) @[dec_dec_ctl.scala 17:17]
    node _T_3723 = and(_T_3722, _T_3708) @[dec_dec_ctl.scala 17:17]
    node _T_3724 = and(_T_3723, _T_3709) @[dec_dec_ctl.scala 17:17]
    node _T_3725 = and(_T_3724, _T_3711) @[dec_dec_ctl.scala 17:17]
    node _T_3726 = and(_T_3725, _T_3713) @[dec_dec_ctl.scala 17:17]
    node _T_3727 = and(_T_3726, _T_3714) @[dec_dec_ctl.scala 17:17]
    node _T_3728 = and(_T_3727, _T_3716) @[dec_dec_ctl.scala 17:17]
    node _T_3729 = and(_T_3728, _T_3717) @[dec_dec_ctl.scala 17:17]
    node _T_3730 = and(_T_3729, _T_3718) @[dec_dec_ctl.scala 17:17]
    node _T_3731 = or(_T_3696, _T_3730) @[dec_dec_ctl.scala 254:63]
    node _T_3732 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3733 = eq(_T_3732, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3734 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3735 = eq(_T_3734, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3736 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3737 = eq(_T_3736, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3738 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3739 = eq(_T_3738, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3740 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3741 = eq(_T_3740, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3742 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3743 = eq(_T_3742, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3744 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3745 = eq(_T_3744, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3746 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3747 = eq(_T_3746, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3748 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3749 = eq(_T_3748, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3750 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3751 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3752 = eq(_T_3751, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3753 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3754 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3755 = and(_T_3733, _T_3735) @[dec_dec_ctl.scala 17:17]
    node _T_3756 = and(_T_3755, _T_3737) @[dec_dec_ctl.scala 17:17]
    node _T_3757 = and(_T_3756, _T_3739) @[dec_dec_ctl.scala 17:17]
    node _T_3758 = and(_T_3757, _T_3741) @[dec_dec_ctl.scala 17:17]
    node _T_3759 = and(_T_3758, _T_3743) @[dec_dec_ctl.scala 17:17]
    node _T_3760 = and(_T_3759, _T_3745) @[dec_dec_ctl.scala 17:17]
    node _T_3761 = and(_T_3760, _T_3747) @[dec_dec_ctl.scala 17:17]
    node _T_3762 = and(_T_3761, _T_3749) @[dec_dec_ctl.scala 17:17]
    node _T_3763 = and(_T_3762, _T_3750) @[dec_dec_ctl.scala 17:17]
    node _T_3764 = and(_T_3763, _T_3752) @[dec_dec_ctl.scala 17:17]
    node _T_3765 = and(_T_3764, _T_3753) @[dec_dec_ctl.scala 17:17]
    node _T_3766 = and(_T_3765, _T_3754) @[dec_dec_ctl.scala 17:17]
    node _T_3767 = or(_T_3731, _T_3766) @[dec_dec_ctl.scala 254:123]
    node _T_3768 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3769 = eq(_T_3768, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3770 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3771 = eq(_T_3770, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3772 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3773 = eq(_T_3772, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3774 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3775 = eq(_T_3774, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3776 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3777 = eq(_T_3776, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3778 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_3779 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3780 = eq(_T_3779, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3781 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3782 = eq(_T_3781, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3783 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3784 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3785 = eq(_T_3784, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3786 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3787 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3788 = and(_T_3769, _T_3771) @[dec_dec_ctl.scala 17:17]
    node _T_3789 = and(_T_3788, _T_3773) @[dec_dec_ctl.scala 17:17]
    node _T_3790 = and(_T_3789, _T_3775) @[dec_dec_ctl.scala 17:17]
    node _T_3791 = and(_T_3790, _T_3777) @[dec_dec_ctl.scala 17:17]
    node _T_3792 = and(_T_3791, _T_3778) @[dec_dec_ctl.scala 17:17]
    node _T_3793 = and(_T_3792, _T_3780) @[dec_dec_ctl.scala 17:17]
    node _T_3794 = and(_T_3793, _T_3782) @[dec_dec_ctl.scala 17:17]
    node _T_3795 = and(_T_3794, _T_3783) @[dec_dec_ctl.scala 17:17]
    node _T_3796 = and(_T_3795, _T_3785) @[dec_dec_ctl.scala 17:17]
    node _T_3797 = and(_T_3796, _T_3786) @[dec_dec_ctl.scala 17:17]
    node _T_3798 = and(_T_3797, _T_3787) @[dec_dec_ctl.scala 17:17]
    node _T_3799 = or(_T_3767, _T_3798) @[dec_dec_ctl.scala 255:64]
    node _T_3800 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3802 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3803 = eq(_T_3802, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3804 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3805 = eq(_T_3804, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3806 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3807 = eq(_T_3806, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3808 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3809 = eq(_T_3808, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3810 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3811 = eq(_T_3810, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3812 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3813 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3814 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3815 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3816 = eq(_T_3815, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3817 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_3818 = eq(_T_3817, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3819 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3820 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3821 = and(_T_3801, _T_3803) @[dec_dec_ctl.scala 17:17]
    node _T_3822 = and(_T_3821, _T_3805) @[dec_dec_ctl.scala 17:17]
    node _T_3823 = and(_T_3822, _T_3807) @[dec_dec_ctl.scala 17:17]
    node _T_3824 = and(_T_3823, _T_3809) @[dec_dec_ctl.scala 17:17]
    node _T_3825 = and(_T_3824, _T_3811) @[dec_dec_ctl.scala 17:17]
    node _T_3826 = and(_T_3825, _T_3812) @[dec_dec_ctl.scala 17:17]
    node _T_3827 = and(_T_3826, _T_3813) @[dec_dec_ctl.scala 17:17]
    node _T_3828 = and(_T_3827, _T_3814) @[dec_dec_ctl.scala 17:17]
    node _T_3829 = and(_T_3828, _T_3816) @[dec_dec_ctl.scala 17:17]
    node _T_3830 = and(_T_3829, _T_3818) @[dec_dec_ctl.scala 17:17]
    node _T_3831 = and(_T_3830, _T_3819) @[dec_dec_ctl.scala 17:17]
    node _T_3832 = and(_T_3831, _T_3820) @[dec_dec_ctl.scala 17:17]
    node _T_3833 = or(_T_3799, _T_3832) @[dec_dec_ctl.scala 255:119]
    node _T_3834 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3835 = eq(_T_3834, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3836 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3837 = eq(_T_3836, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3838 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3839 = eq(_T_3838, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3840 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3841 = eq(_T_3840, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3842 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3843 = eq(_T_3842, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3844 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_3845 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3846 = eq(_T_3845, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3847 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3848 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3849 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3850 = eq(_T_3849, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3851 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3852 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3853 = and(_T_3835, _T_3837) @[dec_dec_ctl.scala 17:17]
    node _T_3854 = and(_T_3853, _T_3839) @[dec_dec_ctl.scala 17:17]
    node _T_3855 = and(_T_3854, _T_3841) @[dec_dec_ctl.scala 17:17]
    node _T_3856 = and(_T_3855, _T_3843) @[dec_dec_ctl.scala 17:17]
    node _T_3857 = and(_T_3856, _T_3844) @[dec_dec_ctl.scala 17:17]
    node _T_3858 = and(_T_3857, _T_3846) @[dec_dec_ctl.scala 17:17]
    node _T_3859 = and(_T_3858, _T_3847) @[dec_dec_ctl.scala 17:17]
    node _T_3860 = and(_T_3859, _T_3848) @[dec_dec_ctl.scala 17:17]
    node _T_3861 = and(_T_3860, _T_3850) @[dec_dec_ctl.scala 17:17]
    node _T_3862 = and(_T_3861, _T_3851) @[dec_dec_ctl.scala 17:17]
    node _T_3863 = and(_T_3862, _T_3852) @[dec_dec_ctl.scala 17:17]
    node _T_3864 = or(_T_3833, _T_3863) @[dec_dec_ctl.scala 256:61]
    node _T_3865 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3866 = eq(_T_3865, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3867 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:34]
    node _T_3868 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3869 = eq(_T_3868, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3870 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_3871 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3872 = eq(_T_3871, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3873 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3874 = eq(_T_3873, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3875 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3876 = eq(_T_3875, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3877 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_3878 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3879 = eq(_T_3878, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3880 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3881 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3882 = eq(_T_3881, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3883 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3884 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3885 = and(_T_3866, _T_3867) @[dec_dec_ctl.scala 17:17]
    node _T_3886 = and(_T_3885, _T_3869) @[dec_dec_ctl.scala 17:17]
    node _T_3887 = and(_T_3886, _T_3870) @[dec_dec_ctl.scala 17:17]
    node _T_3888 = and(_T_3887, _T_3872) @[dec_dec_ctl.scala 17:17]
    node _T_3889 = and(_T_3888, _T_3874) @[dec_dec_ctl.scala 17:17]
    node _T_3890 = and(_T_3889, _T_3876) @[dec_dec_ctl.scala 17:17]
    node _T_3891 = and(_T_3890, _T_3877) @[dec_dec_ctl.scala 17:17]
    node _T_3892 = and(_T_3891, _T_3879) @[dec_dec_ctl.scala 17:17]
    node _T_3893 = and(_T_3892, _T_3880) @[dec_dec_ctl.scala 17:17]
    node _T_3894 = and(_T_3893, _T_3882) @[dec_dec_ctl.scala 17:17]
    node _T_3895 = and(_T_3894, _T_3883) @[dec_dec_ctl.scala 17:17]
    node _T_3896 = and(_T_3895, _T_3884) @[dec_dec_ctl.scala 17:17]
    node _T_3897 = or(_T_3864, _T_3896) @[dec_dec_ctl.scala 256:115]
    node _T_3898 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3899 = eq(_T_3898, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3900 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_3901 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3902 = eq(_T_3901, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3903 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:34]
    node _T_3904 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3905 = eq(_T_3904, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3906 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3907 = eq(_T_3906, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3908 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3909 = eq(_T_3908, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3910 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3911 = eq(_T_3910, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3912 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3913 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3914 = eq(_T_3913, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3915 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3916 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3917 = and(_T_3899, _T_3900) @[dec_dec_ctl.scala 17:17]
    node _T_3918 = and(_T_3917, _T_3902) @[dec_dec_ctl.scala 17:17]
    node _T_3919 = and(_T_3918, _T_3903) @[dec_dec_ctl.scala 17:17]
    node _T_3920 = and(_T_3919, _T_3905) @[dec_dec_ctl.scala 17:17]
    node _T_3921 = and(_T_3920, _T_3907) @[dec_dec_ctl.scala 17:17]
    node _T_3922 = and(_T_3921, _T_3909) @[dec_dec_ctl.scala 17:17]
    node _T_3923 = and(_T_3922, _T_3911) @[dec_dec_ctl.scala 17:17]
    node _T_3924 = and(_T_3923, _T_3912) @[dec_dec_ctl.scala 17:17]
    node _T_3925 = and(_T_3924, _T_3914) @[dec_dec_ctl.scala 17:17]
    node _T_3926 = and(_T_3925, _T_3915) @[dec_dec_ctl.scala 17:17]
    node _T_3927 = and(_T_3926, _T_3916) @[dec_dec_ctl.scala 17:17]
    node _T_3928 = or(_T_3897, _T_3927) @[dec_dec_ctl.scala 257:61]
    node _T_3929 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3930 = eq(_T_3929, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3931 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3932 = eq(_T_3931, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3933 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3934 = eq(_T_3933, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3935 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3936 = eq(_T_3935, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3937 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3938 = eq(_T_3937, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3939 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_3940 = eq(_T_3939, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3941 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3942 = eq(_T_3941, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3943 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_3944 = eq(_T_3943, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3945 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3946 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3947 = eq(_T_3946, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3948 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3949 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3950 = and(_T_3930, _T_3932) @[dec_dec_ctl.scala 17:17]
    node _T_3951 = and(_T_3950, _T_3934) @[dec_dec_ctl.scala 17:17]
    node _T_3952 = and(_T_3951, _T_3936) @[dec_dec_ctl.scala 17:17]
    node _T_3953 = and(_T_3952, _T_3938) @[dec_dec_ctl.scala 17:17]
    node _T_3954 = and(_T_3953, _T_3940) @[dec_dec_ctl.scala 17:17]
    node _T_3955 = and(_T_3954, _T_3942) @[dec_dec_ctl.scala 17:17]
    node _T_3956 = and(_T_3955, _T_3944) @[dec_dec_ctl.scala 17:17]
    node _T_3957 = and(_T_3956, _T_3945) @[dec_dec_ctl.scala 17:17]
    node _T_3958 = and(_T_3957, _T_3947) @[dec_dec_ctl.scala 17:17]
    node _T_3959 = and(_T_3958, _T_3948) @[dec_dec_ctl.scala 17:17]
    node _T_3960 = and(_T_3959, _T_3949) @[dec_dec_ctl.scala 17:17]
    node _T_3961 = or(_T_3928, _T_3960) @[dec_dec_ctl.scala 257:116]
    node _T_3962 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_3963 = eq(_T_3962, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3964 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_3965 = eq(_T_3964, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3966 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_3967 = eq(_T_3966, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3968 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_3969 = eq(_T_3968, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3970 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_3971 = eq(_T_3970, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3972 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_3973 = eq(_T_3972, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3974 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_3975 = eq(_T_3974, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3976 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_3977 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_3978 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_3979 = eq(_T_3978, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3980 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_3981 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_3982 = and(_T_3963, _T_3965) @[dec_dec_ctl.scala 17:17]
    node _T_3983 = and(_T_3982, _T_3967) @[dec_dec_ctl.scala 17:17]
    node _T_3984 = and(_T_3983, _T_3969) @[dec_dec_ctl.scala 17:17]
    node _T_3985 = and(_T_3984, _T_3971) @[dec_dec_ctl.scala 17:17]
    node _T_3986 = and(_T_3985, _T_3973) @[dec_dec_ctl.scala 17:17]
    node _T_3987 = and(_T_3986, _T_3975) @[dec_dec_ctl.scala 17:17]
    node _T_3988 = and(_T_3987, _T_3976) @[dec_dec_ctl.scala 17:17]
    node _T_3989 = and(_T_3988, _T_3977) @[dec_dec_ctl.scala 17:17]
    node _T_3990 = and(_T_3989, _T_3979) @[dec_dec_ctl.scala 17:17]
    node _T_3991 = and(_T_3990, _T_3980) @[dec_dec_ctl.scala 17:17]
    node _T_3992 = and(_T_3991, _T_3981) @[dec_dec_ctl.scala 17:17]
    node _T_3993 = or(_T_3961, _T_3992) @[dec_dec_ctl.scala 258:59]
    node _T_3994 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_3995 = eq(_T_3994, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3996 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_3997 = eq(_T_3996, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_3998 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_3999 = eq(_T_3998, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4000 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_4001 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4002 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4003 = eq(_T_4002, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4004 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4005 = eq(_T_4004, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4006 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4007 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4008 = and(_T_3995, _T_3997) @[dec_dec_ctl.scala 17:17]
    node _T_4009 = and(_T_4008, _T_3999) @[dec_dec_ctl.scala 17:17]
    node _T_4010 = and(_T_4009, _T_4000) @[dec_dec_ctl.scala 17:17]
    node _T_4011 = and(_T_4010, _T_4001) @[dec_dec_ctl.scala 17:17]
    node _T_4012 = and(_T_4011, _T_4003) @[dec_dec_ctl.scala 17:17]
    node _T_4013 = and(_T_4012, _T_4005) @[dec_dec_ctl.scala 17:17]
    node _T_4014 = and(_T_4013, _T_4006) @[dec_dec_ctl.scala 17:17]
    node _T_4015 = and(_T_4014, _T_4007) @[dec_dec_ctl.scala 17:17]
    node _T_4016 = or(_T_3993, _T_4015) @[dec_dec_ctl.scala 258:114]
    node _T_4017 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_4018 = eq(_T_4017, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4019 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_4020 = eq(_T_4019, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4021 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_4022 = eq(_T_4021, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4023 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_4024 = eq(_T_4023, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4025 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_4026 = eq(_T_4025, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4027 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_4028 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4029 = eq(_T_4028, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4030 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4031 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4032 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4033 = eq(_T_4032, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4034 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4035 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4036 = and(_T_4018, _T_4020) @[dec_dec_ctl.scala 17:17]
    node _T_4037 = and(_T_4036, _T_4022) @[dec_dec_ctl.scala 17:17]
    node _T_4038 = and(_T_4037, _T_4024) @[dec_dec_ctl.scala 17:17]
    node _T_4039 = and(_T_4038, _T_4026) @[dec_dec_ctl.scala 17:17]
    node _T_4040 = and(_T_4039, _T_4027) @[dec_dec_ctl.scala 17:17]
    node _T_4041 = and(_T_4040, _T_4029) @[dec_dec_ctl.scala 17:17]
    node _T_4042 = and(_T_4041, _T_4030) @[dec_dec_ctl.scala 17:17]
    node _T_4043 = and(_T_4042, _T_4031) @[dec_dec_ctl.scala 17:17]
    node _T_4044 = and(_T_4043, _T_4033) @[dec_dec_ctl.scala 17:17]
    node _T_4045 = and(_T_4044, _T_4034) @[dec_dec_ctl.scala 17:17]
    node _T_4046 = and(_T_4045, _T_4035) @[dec_dec_ctl.scala 17:17]
    node _T_4047 = or(_T_4016, _T_4046) @[dec_dec_ctl.scala 259:46]
    node _T_4048 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_4049 = eq(_T_4048, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4050 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:34]
    node _T_4051 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_4052 = eq(_T_4051, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4053 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_4054 = eq(_T_4053, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4055 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_4056 = eq(_T_4055, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4057 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4058 = eq(_T_4057, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4059 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_4060 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4061 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4062 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4063 = eq(_T_4062, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4064 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4065 = eq(_T_4064, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4066 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4067 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4068 = and(_T_4049, _T_4050) @[dec_dec_ctl.scala 17:17]
    node _T_4069 = and(_T_4068, _T_4052) @[dec_dec_ctl.scala 17:17]
    node _T_4070 = and(_T_4069, _T_4054) @[dec_dec_ctl.scala 17:17]
    node _T_4071 = and(_T_4070, _T_4056) @[dec_dec_ctl.scala 17:17]
    node _T_4072 = and(_T_4071, _T_4058) @[dec_dec_ctl.scala 17:17]
    node _T_4073 = and(_T_4072, _T_4059) @[dec_dec_ctl.scala 17:17]
    node _T_4074 = and(_T_4073, _T_4060) @[dec_dec_ctl.scala 17:17]
    node _T_4075 = and(_T_4074, _T_4061) @[dec_dec_ctl.scala 17:17]
    node _T_4076 = and(_T_4075, _T_4063) @[dec_dec_ctl.scala 17:17]
    node _T_4077 = and(_T_4076, _T_4065) @[dec_dec_ctl.scala 17:17]
    node _T_4078 = and(_T_4077, _T_4066) @[dec_dec_ctl.scala 17:17]
    node _T_4079 = and(_T_4078, _T_4067) @[dec_dec_ctl.scala 17:17]
    node _T_4080 = or(_T_4047, _T_4079) @[dec_dec_ctl.scala 259:100]
    node _T_4081 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:34]
    node _T_4082 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_4083 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4084 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4085 = eq(_T_4084, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4086 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4087 = eq(_T_4086, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4088 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4089 = eq(_T_4088, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4090 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4091 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4092 = and(_T_4081, _T_4082) @[dec_dec_ctl.scala 17:17]
    node _T_4093 = and(_T_4092, _T_4083) @[dec_dec_ctl.scala 17:17]
    node _T_4094 = and(_T_4093, _T_4085) @[dec_dec_ctl.scala 17:17]
    node _T_4095 = and(_T_4094, _T_4087) @[dec_dec_ctl.scala 17:17]
    node _T_4096 = and(_T_4095, _T_4089) @[dec_dec_ctl.scala 17:17]
    node _T_4097 = and(_T_4096, _T_4090) @[dec_dec_ctl.scala 17:17]
    node _T_4098 = and(_T_4097, _T_4091) @[dec_dec_ctl.scala 17:17]
    node _T_4099 = or(_T_4080, _T_4098) @[dec_dec_ctl.scala 260:60]
    node _T_4100 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_4101 = eq(_T_4100, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4102 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4103 = eq(_T_4102, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4104 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4105 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4106 = eq(_T_4105, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4107 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4108 = eq(_T_4107, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4109 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4110 = eq(_T_4109, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4111 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4112 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4113 = and(_T_4101, _T_4103) @[dec_dec_ctl.scala 17:17]
    node _T_4114 = and(_T_4113, _T_4104) @[dec_dec_ctl.scala 17:17]
    node _T_4115 = and(_T_4114, _T_4106) @[dec_dec_ctl.scala 17:17]
    node _T_4116 = and(_T_4115, _T_4108) @[dec_dec_ctl.scala 17:17]
    node _T_4117 = and(_T_4116, _T_4110) @[dec_dec_ctl.scala 17:17]
    node _T_4118 = and(_T_4117, _T_4111) @[dec_dec_ctl.scala 17:17]
    node _T_4119 = and(_T_4118, _T_4112) @[dec_dec_ctl.scala 17:17]
    node _T_4120 = or(_T_4099, _T_4119) @[dec_dec_ctl.scala 260:97]
    node _T_4121 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_4122 = eq(_T_4121, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4123 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4124 = eq(_T_4123, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4125 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_4126 = eq(_T_4125, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4127 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4128 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4129 = eq(_T_4128, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4130 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4131 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4132 = and(_T_4122, _T_4124) @[dec_dec_ctl.scala 17:17]
    node _T_4133 = and(_T_4132, _T_4126) @[dec_dec_ctl.scala 17:17]
    node _T_4134 = and(_T_4133, _T_4127) @[dec_dec_ctl.scala 17:17]
    node _T_4135 = and(_T_4134, _T_4129) @[dec_dec_ctl.scala 17:17]
    node _T_4136 = and(_T_4135, _T_4130) @[dec_dec_ctl.scala 17:17]
    node _T_4137 = and(_T_4136, _T_4131) @[dec_dec_ctl.scala 17:17]
    node _T_4138 = or(_T_4120, _T_4137) @[dec_dec_ctl.scala 261:43]
    node _T_4139 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4140 = eq(_T_4139, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4141 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:34]
    node _T_4142 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_4143 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4144 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4145 = eq(_T_4144, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4146 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4147 = eq(_T_4146, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4148 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4149 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4150 = and(_T_4140, _T_4141) @[dec_dec_ctl.scala 17:17]
    node _T_4151 = and(_T_4150, _T_4142) @[dec_dec_ctl.scala 17:17]
    node _T_4152 = and(_T_4151, _T_4143) @[dec_dec_ctl.scala 17:17]
    node _T_4153 = and(_T_4152, _T_4145) @[dec_dec_ctl.scala 17:17]
    node _T_4154 = and(_T_4153, _T_4147) @[dec_dec_ctl.scala 17:17]
    node _T_4155 = and(_T_4154, _T_4148) @[dec_dec_ctl.scala 17:17]
    node _T_4156 = and(_T_4155, _T_4149) @[dec_dec_ctl.scala 17:17]
    node _T_4157 = or(_T_4138, _T_4156) @[dec_dec_ctl.scala 261:79]
    node _T_4158 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_4159 = eq(_T_4158, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4160 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_4161 = eq(_T_4160, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4162 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_4163 = eq(_T_4162, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4164 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_4165 = eq(_T_4164, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4166 = bits(io.ins, 27, 27) @[dec_dec_ctl.scala 15:53]
    node _T_4167 = eq(_T_4166, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4168 = bits(io.ins, 26, 26) @[dec_dec_ctl.scala 15:53]
    node _T_4169 = eq(_T_4168, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4170 = bits(io.ins, 25, 25) @[dec_dec_ctl.scala 15:53]
    node _T_4171 = eq(_T_4170, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4172 = bits(io.ins, 24, 24) @[dec_dec_ctl.scala 15:53]
    node _T_4173 = eq(_T_4172, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4174 = bits(io.ins, 23, 23) @[dec_dec_ctl.scala 15:53]
    node _T_4175 = eq(_T_4174, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4176 = bits(io.ins, 22, 22) @[dec_dec_ctl.scala 15:53]
    node _T_4177 = eq(_T_4176, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4178 = bits(io.ins, 21, 21) @[dec_dec_ctl.scala 15:53]
    node _T_4179 = eq(_T_4178, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4180 = bits(io.ins, 20, 20) @[dec_dec_ctl.scala 15:53]
    node _T_4181 = eq(_T_4180, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4182 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:53]
    node _T_4183 = eq(_T_4182, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4184 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:53]
    node _T_4185 = eq(_T_4184, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4186 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:53]
    node _T_4187 = eq(_T_4186, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4188 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:53]
    node _T_4189 = eq(_T_4188, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4190 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:53]
    node _T_4191 = eq(_T_4190, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4192 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_4193 = eq(_T_4192, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4194 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4195 = eq(_T_4194, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4196 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:53]
    node _T_4197 = eq(_T_4196, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4198 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:53]
    node _T_4199 = eq(_T_4198, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4200 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:53]
    node _T_4201 = eq(_T_4200, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4202 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:53]
    node _T_4203 = eq(_T_4202, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4204 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:53]
    node _T_4205 = eq(_T_4204, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4206 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4207 = eq(_T_4206, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4208 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_4209 = eq(_T_4208, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4210 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4211 = eq(_T_4210, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4212 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_4213 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_4214 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4215 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4216 = and(_T_4159, _T_4161) @[dec_dec_ctl.scala 17:17]
    node _T_4217 = and(_T_4216, _T_4163) @[dec_dec_ctl.scala 17:17]
    node _T_4218 = and(_T_4217, _T_4165) @[dec_dec_ctl.scala 17:17]
    node _T_4219 = and(_T_4218, _T_4167) @[dec_dec_ctl.scala 17:17]
    node _T_4220 = and(_T_4219, _T_4169) @[dec_dec_ctl.scala 17:17]
    node _T_4221 = and(_T_4220, _T_4171) @[dec_dec_ctl.scala 17:17]
    node _T_4222 = and(_T_4221, _T_4173) @[dec_dec_ctl.scala 17:17]
    node _T_4223 = and(_T_4222, _T_4175) @[dec_dec_ctl.scala 17:17]
    node _T_4224 = and(_T_4223, _T_4177) @[dec_dec_ctl.scala 17:17]
    node _T_4225 = and(_T_4224, _T_4179) @[dec_dec_ctl.scala 17:17]
    node _T_4226 = and(_T_4225, _T_4181) @[dec_dec_ctl.scala 17:17]
    node _T_4227 = and(_T_4226, _T_4183) @[dec_dec_ctl.scala 17:17]
    node _T_4228 = and(_T_4227, _T_4185) @[dec_dec_ctl.scala 17:17]
    node _T_4229 = and(_T_4228, _T_4187) @[dec_dec_ctl.scala 17:17]
    node _T_4230 = and(_T_4229, _T_4189) @[dec_dec_ctl.scala 17:17]
    node _T_4231 = and(_T_4230, _T_4191) @[dec_dec_ctl.scala 17:17]
    node _T_4232 = and(_T_4231, _T_4193) @[dec_dec_ctl.scala 17:17]
    node _T_4233 = and(_T_4232, _T_4195) @[dec_dec_ctl.scala 17:17]
    node _T_4234 = and(_T_4233, _T_4197) @[dec_dec_ctl.scala 17:17]
    node _T_4235 = and(_T_4234, _T_4199) @[dec_dec_ctl.scala 17:17]
    node _T_4236 = and(_T_4235, _T_4201) @[dec_dec_ctl.scala 17:17]
    node _T_4237 = and(_T_4236, _T_4203) @[dec_dec_ctl.scala 17:17]
    node _T_4238 = and(_T_4237, _T_4205) @[dec_dec_ctl.scala 17:17]
    node _T_4239 = and(_T_4238, _T_4207) @[dec_dec_ctl.scala 17:17]
    node _T_4240 = and(_T_4239, _T_4209) @[dec_dec_ctl.scala 17:17]
    node _T_4241 = and(_T_4240, _T_4211) @[dec_dec_ctl.scala 17:17]
    node _T_4242 = and(_T_4241, _T_4212) @[dec_dec_ctl.scala 17:17]
    node _T_4243 = and(_T_4242, _T_4213) @[dec_dec_ctl.scala 17:17]
    node _T_4244 = and(_T_4243, _T_4214) @[dec_dec_ctl.scala 17:17]
    node _T_4245 = and(_T_4244, _T_4215) @[dec_dec_ctl.scala 17:17]
    node _T_4246 = or(_T_4157, _T_4245) @[dec_dec_ctl.scala 261:117]
    node _T_4247 = bits(io.ins, 31, 31) @[dec_dec_ctl.scala 15:53]
    node _T_4248 = eq(_T_4247, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4249 = bits(io.ins, 30, 30) @[dec_dec_ctl.scala 15:53]
    node _T_4250 = eq(_T_4249, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4251 = bits(io.ins, 29, 29) @[dec_dec_ctl.scala 15:53]
    node _T_4252 = eq(_T_4251, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4253 = bits(io.ins, 28, 28) @[dec_dec_ctl.scala 15:53]
    node _T_4254 = eq(_T_4253, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4255 = bits(io.ins, 19, 19) @[dec_dec_ctl.scala 15:53]
    node _T_4256 = eq(_T_4255, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4257 = bits(io.ins, 18, 18) @[dec_dec_ctl.scala 15:53]
    node _T_4258 = eq(_T_4257, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4259 = bits(io.ins, 17, 17) @[dec_dec_ctl.scala 15:53]
    node _T_4260 = eq(_T_4259, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4261 = bits(io.ins, 16, 16) @[dec_dec_ctl.scala 15:53]
    node _T_4262 = eq(_T_4261, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4263 = bits(io.ins, 15, 15) @[dec_dec_ctl.scala 15:53]
    node _T_4264 = eq(_T_4263, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4265 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_4266 = eq(_T_4265, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4267 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4268 = eq(_T_4267, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4269 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_4270 = eq(_T_4269, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4271 = bits(io.ins, 11, 11) @[dec_dec_ctl.scala 15:53]
    node _T_4272 = eq(_T_4271, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4273 = bits(io.ins, 10, 10) @[dec_dec_ctl.scala 15:53]
    node _T_4274 = eq(_T_4273, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4275 = bits(io.ins, 9, 9) @[dec_dec_ctl.scala 15:53]
    node _T_4276 = eq(_T_4275, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4277 = bits(io.ins, 8, 8) @[dec_dec_ctl.scala 15:53]
    node _T_4278 = eq(_T_4277, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4279 = bits(io.ins, 7, 7) @[dec_dec_ctl.scala 15:53]
    node _T_4280 = eq(_T_4279, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4281 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4282 = eq(_T_4281, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4283 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_4284 = eq(_T_4283, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4285 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4286 = eq(_T_4285, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4287 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_4288 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_4289 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4290 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4291 = and(_T_4248, _T_4250) @[dec_dec_ctl.scala 17:17]
    node _T_4292 = and(_T_4291, _T_4252) @[dec_dec_ctl.scala 17:17]
    node _T_4293 = and(_T_4292, _T_4254) @[dec_dec_ctl.scala 17:17]
    node _T_4294 = and(_T_4293, _T_4256) @[dec_dec_ctl.scala 17:17]
    node _T_4295 = and(_T_4294, _T_4258) @[dec_dec_ctl.scala 17:17]
    node _T_4296 = and(_T_4295, _T_4260) @[dec_dec_ctl.scala 17:17]
    node _T_4297 = and(_T_4296, _T_4262) @[dec_dec_ctl.scala 17:17]
    node _T_4298 = and(_T_4297, _T_4264) @[dec_dec_ctl.scala 17:17]
    node _T_4299 = and(_T_4298, _T_4266) @[dec_dec_ctl.scala 17:17]
    node _T_4300 = and(_T_4299, _T_4268) @[dec_dec_ctl.scala 17:17]
    node _T_4301 = and(_T_4300, _T_4270) @[dec_dec_ctl.scala 17:17]
    node _T_4302 = and(_T_4301, _T_4272) @[dec_dec_ctl.scala 17:17]
    node _T_4303 = and(_T_4302, _T_4274) @[dec_dec_ctl.scala 17:17]
    node _T_4304 = and(_T_4303, _T_4276) @[dec_dec_ctl.scala 17:17]
    node _T_4305 = and(_T_4304, _T_4278) @[dec_dec_ctl.scala 17:17]
    node _T_4306 = and(_T_4305, _T_4280) @[dec_dec_ctl.scala 17:17]
    node _T_4307 = and(_T_4306, _T_4282) @[dec_dec_ctl.scala 17:17]
    node _T_4308 = and(_T_4307, _T_4284) @[dec_dec_ctl.scala 17:17]
    node _T_4309 = and(_T_4308, _T_4286) @[dec_dec_ctl.scala 17:17]
    node _T_4310 = and(_T_4309, _T_4287) @[dec_dec_ctl.scala 17:17]
    node _T_4311 = and(_T_4310, _T_4288) @[dec_dec_ctl.scala 17:17]
    node _T_4312 = and(_T_4311, _T_4289) @[dec_dec_ctl.scala 17:17]
    node _T_4313 = and(_T_4312, _T_4290) @[dec_dec_ctl.scala 17:17]
    node _T_4314 = or(_T_4246, _T_4313) @[dec_dec_ctl.scala 262:130]
    node _T_4315 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_4316 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_4317 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4318 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4319 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4320 = eq(_T_4319, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4321 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4322 = eq(_T_4321, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4323 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4324 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4325 = and(_T_4315, _T_4316) @[dec_dec_ctl.scala 17:17]
    node _T_4326 = and(_T_4325, _T_4317) @[dec_dec_ctl.scala 17:17]
    node _T_4327 = and(_T_4326, _T_4318) @[dec_dec_ctl.scala 17:17]
    node _T_4328 = and(_T_4327, _T_4320) @[dec_dec_ctl.scala 17:17]
    node _T_4329 = and(_T_4328, _T_4322) @[dec_dec_ctl.scala 17:17]
    node _T_4330 = and(_T_4329, _T_4323) @[dec_dec_ctl.scala 17:17]
    node _T_4331 = and(_T_4330, _T_4324) @[dec_dec_ctl.scala 17:17]
    node _T_4332 = or(_T_4314, _T_4331) @[dec_dec_ctl.scala 263:102]
    node _T_4333 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:34]
    node _T_4334 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:34]
    node _T_4335 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4336 = eq(_T_4335, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4337 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:34]
    node _T_4338 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_4339 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4340 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4341 = and(_T_4333, _T_4334) @[dec_dec_ctl.scala 17:17]
    node _T_4342 = and(_T_4341, _T_4336) @[dec_dec_ctl.scala 17:17]
    node _T_4343 = and(_T_4342, _T_4337) @[dec_dec_ctl.scala 17:17]
    node _T_4344 = and(_T_4343, _T_4338) @[dec_dec_ctl.scala 17:17]
    node _T_4345 = and(_T_4344, _T_4339) @[dec_dec_ctl.scala 17:17]
    node _T_4346 = and(_T_4345, _T_4340) @[dec_dec_ctl.scala 17:17]
    node _T_4347 = or(_T_4332, _T_4346) @[dec_dec_ctl.scala 264:39]
    node _T_4348 = bits(io.ins, 14, 14) @[dec_dec_ctl.scala 15:53]
    node _T_4349 = eq(_T_4348, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4350 = bits(io.ins, 12, 12) @[dec_dec_ctl.scala 15:53]
    node _T_4351 = eq(_T_4350, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4352 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4353 = eq(_T_4352, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4354 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4355 = eq(_T_4354, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4356 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4357 = eq(_T_4356, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4358 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4359 = eq(_T_4358, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4360 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4361 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4362 = and(_T_4349, _T_4351) @[dec_dec_ctl.scala 17:17]
    node _T_4363 = and(_T_4362, _T_4353) @[dec_dec_ctl.scala 17:17]
    node _T_4364 = and(_T_4363, _T_4355) @[dec_dec_ctl.scala 17:17]
    node _T_4365 = and(_T_4364, _T_4357) @[dec_dec_ctl.scala 17:17]
    node _T_4366 = and(_T_4365, _T_4359) @[dec_dec_ctl.scala 17:17]
    node _T_4367 = and(_T_4366, _T_4360) @[dec_dec_ctl.scala 17:17]
    node _T_4368 = and(_T_4367, _T_4361) @[dec_dec_ctl.scala 17:17]
    node _T_4369 = or(_T_4347, _T_4368) @[dec_dec_ctl.scala 264:71]
    node _T_4370 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:53]
    node _T_4371 = eq(_T_4370, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4372 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4373 = eq(_T_4372, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4374 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_4375 = eq(_T_4374, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4376 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:53]
    node _T_4377 = eq(_T_4376, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4378 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4379 = eq(_T_4378, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4380 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:53]
    node _T_4381 = eq(_T_4380, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4382 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4383 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4384 = and(_T_4371, _T_4373) @[dec_dec_ctl.scala 17:17]
    node _T_4385 = and(_T_4384, _T_4375) @[dec_dec_ctl.scala 17:17]
    node _T_4386 = and(_T_4385, _T_4377) @[dec_dec_ctl.scala 17:17]
    node _T_4387 = and(_T_4386, _T_4379) @[dec_dec_ctl.scala 17:17]
    node _T_4388 = and(_T_4387, _T_4381) @[dec_dec_ctl.scala 17:17]
    node _T_4389 = and(_T_4388, _T_4382) @[dec_dec_ctl.scala 17:17]
    node _T_4390 = and(_T_4389, _T_4383) @[dec_dec_ctl.scala 17:17]
    node _T_4391 = or(_T_4369, _T_4390) @[dec_dec_ctl.scala 264:112]
    node _T_4392 = bits(io.ins, 13, 13) @[dec_dec_ctl.scala 15:34]
    node _T_4393 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4394 = eq(_T_4393, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4395 = bits(io.ins, 5, 5) @[dec_dec_ctl.scala 15:53]
    node _T_4396 = eq(_T_4395, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4397 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4398 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4399 = eq(_T_4398, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4400 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4401 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4402 = and(_T_4392, _T_4394) @[dec_dec_ctl.scala 17:17]
    node _T_4403 = and(_T_4402, _T_4396) @[dec_dec_ctl.scala 17:17]
    node _T_4404 = and(_T_4403, _T_4397) @[dec_dec_ctl.scala 17:17]
    node _T_4405 = and(_T_4404, _T_4399) @[dec_dec_ctl.scala 17:17]
    node _T_4406 = and(_T_4405, _T_4400) @[dec_dec_ctl.scala 17:17]
    node _T_4407 = and(_T_4406, _T_4401) @[dec_dec_ctl.scala 17:17]
    node _T_4408 = or(_T_4391, _T_4407) @[dec_dec_ctl.scala 265:43]
    node _T_4409 = bits(io.ins, 6, 6) @[dec_dec_ctl.scala 15:53]
    node _T_4410 = eq(_T_4409, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4411 = bits(io.ins, 4, 4) @[dec_dec_ctl.scala 15:34]
    node _T_4412 = bits(io.ins, 3, 3) @[dec_dec_ctl.scala 15:53]
    node _T_4413 = eq(_T_4412, UInt<1>("h00")) @[dec_dec_ctl.scala 15:46]
    node _T_4414 = bits(io.ins, 2, 2) @[dec_dec_ctl.scala 15:34]
    node _T_4415 = bits(io.ins, 1, 1) @[dec_dec_ctl.scala 15:34]
    node _T_4416 = bits(io.ins, 0, 0) @[dec_dec_ctl.scala 15:34]
    node _T_4417 = and(_T_4410, _T_4411) @[dec_dec_ctl.scala 17:17]
    node _T_4418 = and(_T_4417, _T_4413) @[dec_dec_ctl.scala 17:17]
    node _T_4419 = and(_T_4418, _T_4414) @[dec_dec_ctl.scala 17:17]
    node _T_4420 = and(_T_4419, _T_4415) @[dec_dec_ctl.scala 17:17]
    node _T_4421 = and(_T_4420, _T_4416) @[dec_dec_ctl.scala 17:17]
    node _T_4422 = or(_T_4408, _T_4421) @[dec_dec_ctl.scala 265:78]
    io.out.legal <= _T_4422 @[dec_dec_ctl.scala 248:16]
    
  extmodule gated_latch : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_1 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_1 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_1 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_2 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_2 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_2 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_3 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_3 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_3 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_4 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_4 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_4 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_5 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_5 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_5 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_6 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_6 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_6 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_7 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_7 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_7 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_8 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_8 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_8 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_9 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_9 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_9 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  extmodule gated_latch_10 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_10 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_10 @[lib.scala 334:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[lib.scala 335:14]
    clkhdr.CK <= io.clk @[lib.scala 336:18]
    clkhdr.EN <= io.en @[lib.scala 337:18]
    clkhdr.SE <= io.scan_mode @[lib.scala 338:18]
    
  module dec_decode_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip decode_exu : {flip dec_data_en : UInt<2>, flip dec_ctl_en : UInt<2>, flip i0_ap : {clz : UInt<1>, ctz : UInt<1>, pcnt : UInt<1>, sext_b : UInt<1>, sext_h : UInt<1>, slo : UInt<1>, sro : UInt<1>, min : UInt<1>, max : UInt<1>, pack : UInt<1>, packu : UInt<1>, packh : UInt<1>, rol : UInt<1>, ror : UInt<1>, grev : UInt<1>, gorc : UInt<1>, zbb : UInt<1>, sbset : UInt<1>, sbclr : UInt<1>, sbinv : UInt<1>, sbext : UInt<1>, sh1add : UInt<1>, sh2add : UInt<1>, sh3add : UInt<1>, zba : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, pcall : UInt<1>, pja : UInt<1>, way : UInt<1>, pret : UInt<1>, prett : UInt<31>}}, flip i0_predict_fghr_d : UInt<8>, flip i0_predict_index_d : UInt<8>, flip i0_predict_btag_d : UInt<5>, flip dec_i0_rs1_en_d : UInt<1>, flip dec_i0_branch_d : UInt<1>, flip dec_i0_rs2_en_d : UInt<1>, flip dec_i0_immed_d : UInt<32>, flip dec_i0_result_r : UInt<32>, flip dec_i0_select_pc_d : UInt<1>, flip dec_i0_rs1_bypass_en_d : UInt<4>, flip dec_i0_rs2_bypass_en_d : UInt<4>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, gorc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip pred_correct_npc_x : UInt<31>, flip dec_extint_stall : UInt<1>, exu_i0_result_x : UInt<32>, exu_csr_rs1_x : UInt<32>}, flip dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_i0_pc_x : UInt<31>}, flip dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>}, flip dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>}, dctl_dma : {flip dma_dccm_stall_any : UInt<1>}, flip dec_aln : {flip dec_i0_decode_d : UInt<1>, ifu_i0_cinst : UInt<16>}, dbg_dctl : {flip dbg_cmd_wrdata : UInt<32>}, flip dec_tlu_trace_disable : UInt<1>, flip dec_debug_valid_d : UInt<1>, flip dec_tlu_flush_extint : UInt<1>, flip dec_tlu_force_halt : UInt<1>, dec_i0_inst_wb : UInt<32>, dec_i0_pc_wb : UInt<31>, flip dec_i0_trigger_match_d : UInt<4>, flip dec_tlu_wr_pause_r : UInt<1>, flip dec_tlu_pipelining_disable : UInt<1>, flip lsu_trigger_match_m : UInt<4>, flip lsu_pmu_misaligned_m : UInt<1>, flip dec_tlu_debug_stall : UInt<1>, flip dec_tlu_flush_leak_one_r : UInt<1>, flip dec_debug_fence_d : UInt<1>, flip dec_i0_icaf_d : UInt<1>, flip dec_i0_icaf_second_d : UInt<1>, flip dec_i0_icaf_type_d : UInt<2>, flip dec_i0_dbecc_d : UInt<1>, flip dec_i0_brp : {valid : UInt<1>, bits : {toffset : UInt<12>, hist : UInt<2>, br_error : UInt<1>, br_start_error : UInt<1>, bank : UInt<1>, prett : UInt<31>, way : UInt<1>, ret : UInt<1>}}, flip dec_i0_bp_index : UInt<8>, flip dec_i0_bp_fghr : UInt<8>, flip dec_i0_bp_btag : UInt<5>, flip dec_i0_bp_fa_index : UInt<9>, flip lsu_idle_any : UInt<1>, flip lsu_load_stall_any : UInt<1>, flip lsu_store_stall_any : UInt<1>, flip exu_div_wren : UInt<1>, flip dec_tlu_i0_kill_writeb_wb : UInt<1>, flip dec_tlu_flush_lower_wb : UInt<1>, flip dec_tlu_i0_kill_writeb_r : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_pause_r : UInt<1>, flip dec_tlu_presync_d : UInt<1>, flip dec_tlu_postsync_d : UInt<1>, flip dec_i0_pc4_d : UInt<1>, flip dec_csr_rddata_d : UInt<32>, flip dec_csr_legal_d : UInt<1>, flip lsu_result_m : UInt<32>, flip lsu_result_corr_r : UInt<32>, flip exu_flush_final : UInt<1>, flip dec_i0_instr_d : UInt<32>, flip dec_ib0_valid_d : UInt<1>, flip active_clk : Clock, flip free_l2clk : Clock, flip clk_override : UInt<1>, dec_i0_rs1_d : UInt<5>, dec_i0_rs2_d : UInt<5>, dec_i0_waddr_r : UInt<5>, dec_i0_wen_r : UInt<1>, dec_i0_wdata_r : UInt<32>, dec_qual_lsu_d : UInt<1>, lsu_p : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, div_waddr_wb : UInt<5>, dec_lsu_valid_raw_d : UInt<1>, dec_lsu_offset_d : UInt<12>, dec_csr_wen_unq_d : UInt<1>, dec_csr_any_unq_d : UInt<1>, dec_csr_rdaddr_d : UInt<12>, dec_csr_wen_r : UInt<1>, dec_csr_wraddr_r : UInt<12>, dec_csr_wrdata_r : UInt<32>, dec_csr_stall_int_ff : UInt<1>, dec_tlu_i0_valid_r : UInt<1>, dec_tlu_packet_r : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, dec_tlu_i0_pc_r : UInt<31>, dec_illegal_inst : UInt<32>, dec_fa_error_index : UInt<9>, dec_pmu_instr_decoded : UInt<1>, dec_pmu_decode_stall : UInt<1>, dec_pmu_presync_stall : UInt<1>, dec_pmu_postsync_stall : UInt<1>, dec_nonblock_load_wen : UInt<1>, dec_nonblock_load_waddr : UInt<5>, dec_pause_state : UInt<1>, dec_pause_state_cg : UInt<1>, dec_div_active : UInt<1>, flip scan_mode : UInt<1>}
    
    wire _T : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, gorc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}} @[dec_decode_ctl.scala 117:40]
    _T.bits.bfp <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32c_w <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32c_h <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32c_b <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32_w <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32_h <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.crc32_b <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.unshfl <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.shfl <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.gorc <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.grev <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.clmulr <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.clmulh <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.clmul <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.bdep <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.bext <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.low <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.rs2_sign <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.bits.rs1_sign <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    _T.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 117:40]
    io.decode_exu.mul_p.bits.bfp <= _T.bits.bfp @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32c_w <= _T.bits.crc32c_w @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32c_h <= _T.bits.crc32c_h @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32c_b <= _T.bits.crc32c_b @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32_w <= _T.bits.crc32_w @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32_h <= _T.bits.crc32_h @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.crc32_b <= _T.bits.crc32_b @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.unshfl <= _T.bits.unshfl @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.shfl <= _T.bits.shfl @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.gorc <= _T.bits.gorc @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.grev <= _T.bits.grev @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.clmulr <= _T.bits.clmulr @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.clmulh <= _T.bits.clmulh @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.clmul <= _T.bits.clmul @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.bdep <= _T.bits.bdep @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.bext <= _T.bits.bext @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.low <= _T.bits.low @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.rs2_sign <= _T.bits.rs2_sign @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.bits.rs1_sign <= _T.bits.rs1_sign @[dec_decode_ctl.scala 117:25]
    io.decode_exu.mul_p.valid <= _T.valid @[dec_decode_ctl.scala 117:25]
    wire leak1_i1_stall_in : UInt<1>
    leak1_i1_stall_in <= UInt<1>("h00")
    wire leak1_i0_stall_in : UInt<1>
    leak1_i0_stall_in <= UInt<1>("h00")
    wire i0r : {rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>} @[dec_decode_ctl.scala 121:37]
    wire d_t : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 122:37]
    wire x_t : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 123:37]
    wire x_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 124:37]
    wire r_t : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 125:37]
    wire r_t_in : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 126:37]
    wire d_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 127:37]
    wire x_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 128:37]
    wire r_d : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 129:37]
    wire r_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 130:37]
    wire wbd : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 131:37]
    wire i0_d_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 132:37]
    wire i0_rs1_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 133:37]
    wire i0_rs2_class_d : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 134:37]
    wire i0_rs1_depth_d : UInt<2>
    i0_rs1_depth_d <= UInt<1>("h00")
    wire i0_rs2_depth_d : UInt<2>
    i0_rs2_depth_d <= UInt<1>("h00")
    wire cam_wen : UInt<4>
    cam_wen <= UInt<1>("h00")
    wire cam : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[dec_decode_ctl.scala 138:37]
    wire cam_write : UInt<1>
    cam_write <= UInt<1>("h00")
    wire cam_inv_reset_val : UInt<1>[4] @[dec_decode_ctl.scala 140:37]
    wire cam_data_reset_val : UInt<1>[4] @[dec_decode_ctl.scala 141:37]
    wire nonblock_load_write : UInt<1>[4] @[dec_decode_ctl.scala 142:37]
    wire cam_raw : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[dec_decode_ctl.scala 143:37]
    wire cam_in : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}[4] @[dec_decode_ctl.scala 144:37]
    wire i0_dp : {clz : UInt<1>, ctz : UInt<1>, pcnt : UInt<1>, sext_b : UInt<1>, sext_h : UInt<1>, slo : UInt<1>, sro : UInt<1>, min : UInt<1>, max : UInt<1>, pack : UInt<1>, packu : UInt<1>, packh : UInt<1>, rol : UInt<1>, ror : UInt<1>, grev : UInt<1>, gorc : UInt<1>, zbb : UInt<1>, sbset : UInt<1>, sbclr : UInt<1>, sbinv : UInt<1>, sbext : UInt<1>, zbs : UInt<1>, bext : UInt<1>, bdep : UInt<1>, zbe : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, zbc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, zbp : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, zbr : UInt<1>, bfp : UInt<1>, zbf : UInt<1>, sh1add : UInt<1>, sh2add : UInt<1>, sh3add : UInt<1>, zba : UInt<1>, alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[dec_decode_ctl.scala 145:37]
    wire i0_dp_raw : {clz : UInt<1>, ctz : UInt<1>, pcnt : UInt<1>, sext_b : UInt<1>, sext_h : UInt<1>, slo : UInt<1>, sro : UInt<1>, min : UInt<1>, max : UInt<1>, pack : UInt<1>, packu : UInt<1>, packh : UInt<1>, rol : UInt<1>, ror : UInt<1>, grev : UInt<1>, gorc : UInt<1>, zbb : UInt<1>, sbset : UInt<1>, sbclr : UInt<1>, sbinv : UInt<1>, sbext : UInt<1>, zbs : UInt<1>, bext : UInt<1>, bdep : UInt<1>, zbe : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, zbc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, zbp : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, zbr : UInt<1>, bfp : UInt<1>, zbf : UInt<1>, sh1add : UInt<1>, sh2add : UInt<1>, sh3add : UInt<1>, zba : UInt<1>, alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[dec_decode_ctl.scala 146:37]
    wire i0_rs1bypass : UInt<3>
    i0_rs1bypass <= UInt<1>("h00")
    wire i0_rs2bypass : UInt<3>
    i0_rs2bypass <= UInt<1>("h00")
    wire illegal_lockout : UInt<1>
    illegal_lockout <= UInt<1>("h00")
    wire postsync_stall : UInt<1>
    postsync_stall <= UInt<1>("h00")
    wire ps_stall_in : UInt<1>
    ps_stall_in <= UInt<1>("h00")
    wire i0_pipe_en : UInt<4>
    i0_pipe_en <= UInt<1>("h00")
    wire i0_load_block_d : UInt<1>
    i0_load_block_d <= UInt<1>("h00")
    wire load_ldst_bypass_d : UInt<1>
    load_ldst_bypass_d <= UInt<1>("h00")
    wire store_data_bypass_d : UInt<1>
    store_data_bypass_d <= UInt<1>("h00")
    wire store_data_bypass_m : UInt<1>
    store_data_bypass_m <= UInt<1>("h00")
    wire tlu_wr_pause_r1 : UInt<1>
    tlu_wr_pause_r1 <= UInt<1>("h00")
    wire tlu_wr_pause_r2 : UInt<1>
    tlu_wr_pause_r2 <= UInt<1>("h00")
    wire leak1_i1_stall : UInt<1>
    leak1_i1_stall <= UInt<1>("h00")
    wire leak1_i0_stall : UInt<1>
    leak1_i0_stall <= UInt<1>("h00")
    wire pause_stall : UInt<1>
    pause_stall <= UInt<1>("h00")
    wire flush_final_r : UInt<1>
    flush_final_r <= UInt<1>("h00")
    wire illegal_lockout_in : UInt<1>
    illegal_lockout_in <= UInt<1>("h00")
    wire lsu_idle : UInt<1>
    lsu_idle <= UInt<1>("h00")
    wire pause_state_in : UInt<1>
    pause_state_in <= UInt<1>("h00")
    wire leak1_mode : UInt<1>
    leak1_mode <= UInt<1>("h00")
    wire i0_pcall : UInt<1>
    i0_pcall <= UInt<1>("h00")
    wire i0_pja : UInt<1>
    i0_pja <= UInt<1>("h00")
    wire i0_pret : UInt<1>
    i0_pret <= UInt<1>("h00")
    wire i0_legal_decode_d : UInt<1>
    i0_legal_decode_d <= UInt<1>("h00")
    wire i0_pcall_raw : UInt<1>
    i0_pcall_raw <= UInt<1>("h00")
    wire i0_pja_raw : UInt<1>
    i0_pja_raw <= UInt<1>("h00")
    wire i0_pret_raw : UInt<1>
    i0_pret_raw <= UInt<1>("h00")
    wire i0_br_offset : UInt<12>
    i0_br_offset <= UInt<1>("h00")
    wire i0_csr_write_only_d : UInt<1>
    i0_csr_write_only_d <= UInt<1>("h00")
    wire i0_jal : UInt<1>
    i0_jal <= UInt<1>("h00")
    wire i0_wen_r : UInt<1>
    i0_wen_r <= UInt<1>("h00")
    wire i0_x_ctl_en : UInt<1>
    i0_x_ctl_en <= UInt<1>("h00")
    wire i0_r_ctl_en : UInt<1>
    i0_r_ctl_en <= UInt<1>("h00")
    wire i0_wb_ctl_en : UInt<1>
    i0_wb_ctl_en <= UInt<1>("h00")
    wire i0_x_data_en : UInt<1>
    i0_x_data_en <= UInt<1>("h00")
    wire i0_r_data_en : UInt<1>
    i0_r_data_en <= UInt<1>("h00")
    wire i0_wb_data_en : UInt<1>
    i0_wb_data_en <= UInt<1>("h00")
    wire i0_wb1_data_en : UInt<1>
    i0_wb1_data_en <= UInt<1>("h00")
    wire i0_nonblock_load_stall : UInt<1>
    i0_nonblock_load_stall <= UInt<1>("h00")
    wire csr_read : UInt<1>
    csr_read <= UInt<1>("h00")
    wire lsu_decode_d : UInt<1>
    lsu_decode_d <= UInt<1>("h00")
    wire mul_decode_d : UInt<1>
    mul_decode_d <= UInt<1>("h00")
    wire div_decode_d : UInt<1>
    div_decode_d <= UInt<1>("h00")
    wire write_csr_data : UInt<32>
    write_csr_data <= UInt<1>("h00")
    wire i0_result_corr_r : UInt<32>
    i0_result_corr_r <= UInt<1>("h00")
    wire presync_stall : UInt<1>
    presync_stall <= UInt<1>("h00")
    wire i0_nonblock_div_stall : UInt<1>
    i0_nonblock_div_stall <= UInt<1>("h00")
    wire debug_fence : UInt<1>
    debug_fence <= UInt<1>("h00")
    wire i0_immed_d : UInt<32>
    i0_immed_d <= UInt<1>("h00")
    wire i0_result_x : UInt<32>
    i0_result_x <= UInt<1>("h00")
    wire i0_result_r : UInt<32>
    i0_result_r <= UInt<1>("h00")
    wire i0_br_error_all : UInt<1>
    i0_br_error_all <= UInt<1>("h00")
    wire i0_brp_valid : UInt<1>
    i0_brp_valid <= UInt<1>("h00")
    wire btb_error_found_f : UInt<1>
    btb_error_found_f <= UInt<1>("h00")
    wire fa_error_index_ns : UInt<1>
    fa_error_index_ns <= UInt<1>("h00")
    wire btb_error_found : UInt<1>
    btb_error_found <= UInt<1>("h00")
    wire div_active_in : UInt<1>
    div_active_in <= UInt<1>("h00")
    wire _T_1 : UInt
    _T_1 <= UInt<1>("h00")
    node _T_2 = xor(leak1_i1_stall_in, _T_1) @[lib.scala 448:21]
    node _T_3 = orr(_T_2) @[lib.scala 448:29]
    reg _T_4 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_3 : @[Reg.scala 28:19]
      _T_4 <= leak1_i1_stall_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_1 <= _T_4 @[lib.scala 451:16]
    leak1_i1_stall <= _T_1 @[dec_decode_ctl.scala 206:35]
    wire _T_5 : UInt
    _T_5 <= UInt<1>("h00")
    node _T_6 = xor(leak1_i0_stall_in, _T_5) @[lib.scala 448:21]
    node _T_7 = orr(_T_6) @[lib.scala 448:29]
    reg _T_8 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_7 : @[Reg.scala 28:19]
      _T_8 <= leak1_i0_stall_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_5 <= _T_8 @[lib.scala 451:16]
    leak1_i0_stall <= _T_5 @[dec_decode_ctl.scala 207:35]
    wire _T_9 : UInt<1>
    _T_9 <= UInt<1>("h00")
    node _T_10 = xor(io.dec_tlu_flush_extint, _T_9) @[lib.scala 470:21]
    node _T_11 = orr(_T_10) @[lib.scala 470:29]
    reg _T_12 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_11 : @[Reg.scala 28:19]
      _T_12 <= io.dec_tlu_flush_extint @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_9 <= _T_12 @[lib.scala 473:16]
    io.decode_exu.dec_extint_stall <= _T_9 @[dec_decode_ctl.scala 208:35]
    wire _T_13 : UInt<1>
    _T_13 <= UInt<1>("h00")
    node _T_14 = xor(pause_state_in, _T_13) @[lib.scala 470:21]
    node _T_15 = orr(_T_14) @[lib.scala 470:29]
    reg _T_16 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_15 : @[Reg.scala 28:19]
      _T_16 <= pause_state_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_13 <= _T_16 @[lib.scala 473:16]
    pause_stall <= _T_13 @[dec_decode_ctl.scala 209:35]
    wire _T_17 : UInt<1>
    _T_17 <= UInt<1>("h00")
    node _T_18 = xor(io.dec_tlu_wr_pause_r, _T_17) @[lib.scala 470:21]
    node _T_19 = orr(_T_18) @[lib.scala 470:29]
    reg _T_20 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_19 : @[Reg.scala 28:19]
      _T_20 <= io.dec_tlu_wr_pause_r @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_17 <= _T_20 @[lib.scala 473:16]
    tlu_wr_pause_r1 <= _T_17 @[dec_decode_ctl.scala 210:35]
    wire _T_21 : UInt
    _T_21 <= UInt<1>("h00")
    node _T_22 = xor(tlu_wr_pause_r1, _T_21) @[lib.scala 448:21]
    node _T_23 = orr(_T_22) @[lib.scala 448:29]
    reg _T_24 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_23 : @[Reg.scala 28:19]
      _T_24 <= tlu_wr_pause_r1 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_21 <= _T_24 @[lib.scala 451:16]
    tlu_wr_pause_r2 <= _T_21 @[dec_decode_ctl.scala 211:35]
    wire _T_25 : UInt
    _T_25 <= UInt<1>("h00")
    node _T_26 = xor(illegal_lockout_in, _T_25) @[lib.scala 448:21]
    node _T_27 = orr(_T_26) @[lib.scala 448:29]
    reg _T_28 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_27 : @[Reg.scala 28:19]
      _T_28 <= illegal_lockout_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_25 <= _T_28 @[lib.scala 451:16]
    illegal_lockout <= _T_25 @[dec_decode_ctl.scala 212:35]
    wire _T_29 : UInt
    _T_29 <= UInt<1>("h00")
    node _T_30 = xor(ps_stall_in, _T_29) @[lib.scala 448:21]
    node _T_31 = orr(_T_30) @[lib.scala 448:29]
    reg _T_32 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_31 : @[Reg.scala 28:19]
      _T_32 <= ps_stall_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_29 <= _T_32 @[lib.scala 451:16]
    postsync_stall <= _T_29 @[dec_decode_ctl.scala 213:35]
    wire lsu_trigger_match_r : UInt
    lsu_trigger_match_r <= UInt<1>("h00")
    node _T_33 = xor(io.lsu_trigger_match_m, lsu_trigger_match_r) @[lib.scala 448:21]
    node _T_34 = orr(_T_33) @[lib.scala 448:29]
    reg _T_35 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_34 : @[Reg.scala 28:19]
      _T_35 <= io.lsu_trigger_match_m @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    lsu_trigger_match_r <= _T_35 @[lib.scala 451:16]
    wire lsu_pmu_misaligned_r : UInt<1>
    lsu_pmu_misaligned_r <= UInt<1>("h00")
    node _T_36 = xor(io.lsu_pmu_misaligned_m, lsu_pmu_misaligned_r) @[lib.scala 470:21]
    node _T_37 = orr(_T_36) @[lib.scala 470:29]
    reg _T_38 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_37 : @[Reg.scala 28:19]
      _T_38 <= io.lsu_pmu_misaligned_m @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    lsu_pmu_misaligned_r <= _T_38 @[lib.scala 473:16]
    wire _T_39 : UInt<1>
    _T_39 <= UInt<1>("h00")
    node _T_40 = xor(div_active_in, _T_39) @[lib.scala 470:21]
    node _T_41 = orr(_T_40) @[lib.scala 470:29]
    reg _T_42 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_41 : @[Reg.scala 28:19]
      _T_42 <= div_active_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_39 <= _T_42 @[lib.scala 473:16]
    io.dec_div_active <= _T_39 @[dec_decode_ctl.scala 217:35]
    wire _T_43 : UInt<1>
    _T_43 <= UInt<1>("h00")
    node _T_44 = xor(io.exu_flush_final, _T_43) @[lib.scala 470:21]
    node _T_45 = orr(_T_44) @[lib.scala 470:29]
    reg _T_46 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_45 : @[Reg.scala 28:19]
      _T_46 <= io.exu_flush_final @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_43 <= _T_46 @[lib.scala 473:16]
    flush_final_r <= _T_43 @[dec_decode_ctl.scala 218:35]
    wire debug_valid_x : UInt<1>
    debug_valid_x <= UInt<1>("h00")
    node _T_47 = xor(io.dec_debug_valid_d, debug_valid_x) @[lib.scala 470:21]
    node _T_48 = orr(_T_47) @[lib.scala 470:29]
    reg _T_49 : UInt<1>, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_48 : @[Reg.scala 28:19]
      _T_49 <= io.dec_debug_valid_d @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    debug_valid_x <= _T_49 @[lib.scala 473:16]
    node i0_icaf_d = or(io.dec_i0_icaf_d, io.dec_i0_dbecc_d) @[dec_decode_ctl.scala 220:43]
    node _T_50 = eq(leak1_mode, UInt<1>("h00")) @[dec_decode_ctl.scala 222:82]
    node _T_51 = and(io.dec_i0_brp.valid, _T_50) @[dec_decode_ctl.scala 222:80]
    node _T_52 = eq(i0_icaf_d, UInt<1>("h00")) @[dec_decode_ctl.scala 222:96]
    node _T_53 = and(_T_51, _T_52) @[dec_decode_ctl.scala 222:94]
    i0_brp_valid <= _T_53 @[dec_decode_ctl.scala 222:57]
    io.decode_exu.dec_i0_predict_p_d.bits.misp <= UInt<1>("h00") @[dec_decode_ctl.scala 223:57]
    io.decode_exu.dec_i0_predict_p_d.bits.ataken <= UInt<1>("h00") @[dec_decode_ctl.scala 224:57]
    io.decode_exu.dec_i0_predict_p_d.bits.boffset <= UInt<1>("h00") @[dec_decode_ctl.scala 225:57]
    io.decode_exu.dec_i0_predict_p_d.bits.pcall <= i0_pcall @[dec_decode_ctl.scala 226:57]
    io.decode_exu.dec_i0_predict_p_d.bits.pja <= i0_pja @[dec_decode_ctl.scala 227:57]
    io.decode_exu.dec_i0_predict_p_d.bits.pret <= i0_pret @[dec_decode_ctl.scala 228:57]
    io.decode_exu.dec_i0_predict_p_d.bits.prett <= io.dec_i0_brp.bits.prett @[dec_decode_ctl.scala 229:57]
    io.decode_exu.dec_i0_predict_p_d.bits.pc4 <= io.dec_i0_pc4_d @[dec_decode_ctl.scala 230:57]
    io.decode_exu.dec_i0_predict_p_d.bits.hist <= io.dec_i0_brp.bits.hist @[dec_decode_ctl.scala 231:57]
    node _T_54 = and(i0_brp_valid, i0_legal_decode_d) @[dec_decode_ctl.scala 232:73]
    io.decode_exu.dec_i0_predict_p_d.valid <= _T_54 @[dec_decode_ctl.scala 232:57]
    node _T_55 = or(i0_dp_raw.condbr, i0_pcall_raw) @[dec_decode_ctl.scala 233:94]
    node _T_56 = or(_T_55, i0_pja_raw) @[dec_decode_ctl.scala 233:109]
    node _T_57 = or(_T_56, i0_pret_raw) @[dec_decode_ctl.scala 233:122]
    node _T_58 = eq(_T_57, UInt<1>("h00")) @[dec_decode_ctl.scala 233:75]
    node _T_59 = and(i0_brp_valid, _T_58) @[dec_decode_ctl.scala 233:73]
    node _T_60 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[dec_decode_ctl.scala 236:99]
    node _T_61 = and(i0_brp_valid, _T_60) @[dec_decode_ctl.scala 236:74]
    node _T_62 = neq(io.dec_i0_brp.bits.toffset, i0_br_offset) @[dec_decode_ctl.scala 236:133]
    node _T_63 = and(_T_61, _T_62) @[dec_decode_ctl.scala 236:103]
    node _T_64 = eq(i0_pret_raw, UInt<1>("h00")) @[dec_decode_ctl.scala 236:153]
    node _T_65 = and(_T_63, _T_64) @[dec_decode_ctl.scala 236:151]
    node _T_66 = xor(io.dec_i0_brp.bits.ret, i0_pret_raw) @[dec_decode_ctl.scala 237:100]
    node _T_67 = and(i0_brp_valid, _T_66) @[dec_decode_ctl.scala 237:74]
    node _T_68 = or(io.dec_i0_brp.bits.br_error, _T_59) @[dec_decode_ctl.scala 238:89]
    node _T_69 = or(_T_68, _T_65) @[dec_decode_ctl.scala 238:106]
    node _T_70 = or(_T_69, _T_67) @[dec_decode_ctl.scala 238:128]
    node _T_71 = and(_T_70, i0_legal_decode_d) @[dec_decode_ctl.scala 239:74]
    node _T_72 = eq(leak1_mode, UInt<1>("h00")) @[dec_decode_ctl.scala 239:96]
    node _T_73 = and(_T_71, _T_72) @[dec_decode_ctl.scala 239:94]
    io.decode_exu.dec_i0_predict_p_d.bits.br_error <= _T_73 @[dec_decode_ctl.scala 239:58]
    node _T_74 = and(io.dec_i0_brp.bits.br_start_error, i0_legal_decode_d) @[dec_decode_ctl.scala 240:96]
    node _T_75 = eq(leak1_mode, UInt<1>("h00")) @[dec_decode_ctl.scala 240:118]
    node _T_76 = and(_T_74, _T_75) @[dec_decode_ctl.scala 240:116]
    io.decode_exu.dec_i0_predict_p_d.bits.br_start_error <= _T_76 @[dec_decode_ctl.scala 240:58]
    io.decode_exu.i0_predict_index_d <= io.dec_i0_bp_index @[dec_decode_ctl.scala 241:58]
    io.decode_exu.i0_predict_btag_d <= io.dec_i0_bp_btag @[dec_decode_ctl.scala 242:58]
    node _T_77 = or(_T_70, io.dec_i0_brp.bits.br_start_error) @[dec_decode_ctl.scala 243:74]
    node _T_78 = eq(leak1_mode, UInt<1>("h00")) @[dec_decode_ctl.scala 243:113]
    node _T_79 = and(_T_77, _T_78) @[dec_decode_ctl.scala 243:111]
    i0_br_error_all <= _T_79 @[dec_decode_ctl.scala 243:58]
    io.decode_exu.dec_i0_predict_p_d.bits.toffset <= i0_br_offset @[dec_decode_ctl.scala 244:58]
    io.decode_exu.i0_predict_fghr_d <= io.dec_i0_bp_fghr @[dec_decode_ctl.scala 245:58]
    io.decode_exu.dec_i0_predict_p_d.bits.way <= io.dec_i0_brp.bits.way @[dec_decode_ctl.scala 246:58]
    io.dec_fa_error_index <= UInt<1>("h00") @[dec_decode_ctl.scala 255:29]
    i0_dp.legal <= i0_dp_raw.legal @[dec_decode_ctl.scala 279:23]
    i0_dp.pm_alu <= i0_dp_raw.pm_alu @[dec_decode_ctl.scala 279:23]
    i0_dp.fence_i <= i0_dp_raw.fence_i @[dec_decode_ctl.scala 279:23]
    i0_dp.fence <= i0_dp_raw.fence @[dec_decode_ctl.scala 279:23]
    i0_dp.rem <= i0_dp_raw.rem @[dec_decode_ctl.scala 279:23]
    i0_dp.div <= i0_dp_raw.div @[dec_decode_ctl.scala 279:23]
    i0_dp.low <= i0_dp_raw.low @[dec_decode_ctl.scala 279:23]
    i0_dp.rs2_sign <= i0_dp_raw.rs2_sign @[dec_decode_ctl.scala 279:23]
    i0_dp.rs1_sign <= i0_dp_raw.rs1_sign @[dec_decode_ctl.scala 279:23]
    i0_dp.mul <= i0_dp_raw.mul @[dec_decode_ctl.scala 279:23]
    i0_dp.mret <= i0_dp_raw.mret @[dec_decode_ctl.scala 279:23]
    i0_dp.ecall <= i0_dp_raw.ecall @[dec_decode_ctl.scala 279:23]
    i0_dp.ebreak <= i0_dp_raw.ebreak @[dec_decode_ctl.scala 279:23]
    i0_dp.postsync <= i0_dp_raw.postsync @[dec_decode_ctl.scala 279:23]
    i0_dp.presync <= i0_dp_raw.presync @[dec_decode_ctl.scala 279:23]
    i0_dp.csr_imm <= i0_dp_raw.csr_imm @[dec_decode_ctl.scala 279:23]
    i0_dp.csr_write <= i0_dp_raw.csr_write @[dec_decode_ctl.scala 279:23]
    i0_dp.csr_set <= i0_dp_raw.csr_set @[dec_decode_ctl.scala 279:23]
    i0_dp.csr_clr <= i0_dp_raw.csr_clr @[dec_decode_ctl.scala 279:23]
    i0_dp.csr_read <= i0_dp_raw.csr_read @[dec_decode_ctl.scala 279:23]
    i0_dp.word <= i0_dp_raw.word @[dec_decode_ctl.scala 279:23]
    i0_dp.half <= i0_dp_raw.half @[dec_decode_ctl.scala 279:23]
    i0_dp.by <= i0_dp_raw.by @[dec_decode_ctl.scala 279:23]
    i0_dp.jal <= i0_dp_raw.jal @[dec_decode_ctl.scala 279:23]
    i0_dp.blt <= i0_dp_raw.blt @[dec_decode_ctl.scala 279:23]
    i0_dp.bge <= i0_dp_raw.bge @[dec_decode_ctl.scala 279:23]
    i0_dp.bne <= i0_dp_raw.bne @[dec_decode_ctl.scala 279:23]
    i0_dp.beq <= i0_dp_raw.beq @[dec_decode_ctl.scala 279:23]
    i0_dp.condbr <= i0_dp_raw.condbr @[dec_decode_ctl.scala 279:23]
    i0_dp.unsign <= i0_dp_raw.unsign @[dec_decode_ctl.scala 279:23]
    i0_dp.slt <= i0_dp_raw.slt @[dec_decode_ctl.scala 279:23]
    i0_dp.srl <= i0_dp_raw.srl @[dec_decode_ctl.scala 279:23]
    i0_dp.sra <= i0_dp_raw.sra @[dec_decode_ctl.scala 279:23]
    i0_dp.sll <= i0_dp_raw.sll @[dec_decode_ctl.scala 279:23]
    i0_dp.lxor <= i0_dp_raw.lxor @[dec_decode_ctl.scala 279:23]
    i0_dp.lor <= i0_dp_raw.lor @[dec_decode_ctl.scala 279:23]
    i0_dp.land <= i0_dp_raw.land @[dec_decode_ctl.scala 279:23]
    i0_dp.sub <= i0_dp_raw.sub @[dec_decode_ctl.scala 279:23]
    i0_dp.add <= i0_dp_raw.add @[dec_decode_ctl.scala 279:23]
    i0_dp.lsu <= i0_dp_raw.lsu @[dec_decode_ctl.scala 279:23]
    i0_dp.store <= i0_dp_raw.store @[dec_decode_ctl.scala 279:23]
    i0_dp.load <= i0_dp_raw.load @[dec_decode_ctl.scala 279:23]
    i0_dp.pc <= i0_dp_raw.pc @[dec_decode_ctl.scala 279:23]
    i0_dp.imm20 <= i0_dp_raw.imm20 @[dec_decode_ctl.scala 279:23]
    i0_dp.shimm5 <= i0_dp_raw.shimm5 @[dec_decode_ctl.scala 279:23]
    i0_dp.rd <= i0_dp_raw.rd @[dec_decode_ctl.scala 279:23]
    i0_dp.imm12 <= i0_dp_raw.imm12 @[dec_decode_ctl.scala 279:23]
    i0_dp.rs2 <= i0_dp_raw.rs2 @[dec_decode_ctl.scala 279:23]
    i0_dp.rs1 <= i0_dp_raw.rs1 @[dec_decode_ctl.scala 279:23]
    i0_dp.alu <= i0_dp_raw.alu @[dec_decode_ctl.scala 279:23]
    i0_dp.zba <= i0_dp_raw.zba @[dec_decode_ctl.scala 279:23]
    i0_dp.sh3add <= i0_dp_raw.sh3add @[dec_decode_ctl.scala 279:23]
    i0_dp.sh2add <= i0_dp_raw.sh2add @[dec_decode_ctl.scala 279:23]
    i0_dp.sh1add <= i0_dp_raw.sh1add @[dec_decode_ctl.scala 279:23]
    i0_dp.zbf <= i0_dp_raw.zbf @[dec_decode_ctl.scala 279:23]
    i0_dp.bfp <= i0_dp_raw.bfp @[dec_decode_ctl.scala 279:23]
    i0_dp.zbr <= i0_dp_raw.zbr @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32c_w <= i0_dp_raw.crc32c_w @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32c_h <= i0_dp_raw.crc32c_h @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32c_b <= i0_dp_raw.crc32c_b @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32_w <= i0_dp_raw.crc32_w @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32_h <= i0_dp_raw.crc32_h @[dec_decode_ctl.scala 279:23]
    i0_dp.crc32_b <= i0_dp_raw.crc32_b @[dec_decode_ctl.scala 279:23]
    i0_dp.zbp <= i0_dp_raw.zbp @[dec_decode_ctl.scala 279:23]
    i0_dp.unshfl <= i0_dp_raw.unshfl @[dec_decode_ctl.scala 279:23]
    i0_dp.shfl <= i0_dp_raw.shfl @[dec_decode_ctl.scala 279:23]
    i0_dp.zbc <= i0_dp_raw.zbc @[dec_decode_ctl.scala 279:23]
    i0_dp.clmulr <= i0_dp_raw.clmulr @[dec_decode_ctl.scala 279:23]
    i0_dp.clmulh <= i0_dp_raw.clmulh @[dec_decode_ctl.scala 279:23]
    i0_dp.clmul <= i0_dp_raw.clmul @[dec_decode_ctl.scala 279:23]
    i0_dp.zbe <= i0_dp_raw.zbe @[dec_decode_ctl.scala 279:23]
    i0_dp.bdep <= i0_dp_raw.bdep @[dec_decode_ctl.scala 279:23]
    i0_dp.bext <= i0_dp_raw.bext @[dec_decode_ctl.scala 279:23]
    i0_dp.zbs <= i0_dp_raw.zbs @[dec_decode_ctl.scala 279:23]
    i0_dp.sbext <= i0_dp_raw.sbext @[dec_decode_ctl.scala 279:23]
    i0_dp.sbinv <= i0_dp_raw.sbinv @[dec_decode_ctl.scala 279:23]
    i0_dp.sbclr <= i0_dp_raw.sbclr @[dec_decode_ctl.scala 279:23]
    i0_dp.sbset <= i0_dp_raw.sbset @[dec_decode_ctl.scala 279:23]
    i0_dp.zbb <= i0_dp_raw.zbb @[dec_decode_ctl.scala 279:23]
    i0_dp.gorc <= i0_dp_raw.gorc @[dec_decode_ctl.scala 279:23]
    i0_dp.grev <= i0_dp_raw.grev @[dec_decode_ctl.scala 279:23]
    i0_dp.ror <= i0_dp_raw.ror @[dec_decode_ctl.scala 279:23]
    i0_dp.rol <= i0_dp_raw.rol @[dec_decode_ctl.scala 279:23]
    i0_dp.packh <= i0_dp_raw.packh @[dec_decode_ctl.scala 279:23]
    i0_dp.packu <= i0_dp_raw.packu @[dec_decode_ctl.scala 279:23]
    i0_dp.pack <= i0_dp_raw.pack @[dec_decode_ctl.scala 279:23]
    i0_dp.max <= i0_dp_raw.max @[dec_decode_ctl.scala 279:23]
    i0_dp.min <= i0_dp_raw.min @[dec_decode_ctl.scala 279:23]
    i0_dp.sro <= i0_dp_raw.sro @[dec_decode_ctl.scala 279:23]
    i0_dp.slo <= i0_dp_raw.slo @[dec_decode_ctl.scala 279:23]
    i0_dp.sext_h <= i0_dp_raw.sext_h @[dec_decode_ctl.scala 279:23]
    i0_dp.sext_b <= i0_dp_raw.sext_b @[dec_decode_ctl.scala 279:23]
    i0_dp.pcnt <= i0_dp_raw.pcnt @[dec_decode_ctl.scala 279:23]
    i0_dp.ctz <= i0_dp_raw.ctz @[dec_decode_ctl.scala 279:23]
    i0_dp.clz <= i0_dp_raw.clz @[dec_decode_ctl.scala 279:23]
    node _T_80 = or(i0_br_error_all, i0_icaf_d) @[dec_decode_ctl.scala 280:25]
    node _T_81 = bits(_T_80, 0, 0) @[dec_decode_ctl.scala 280:43]
    when _T_81 : @[dec_decode_ctl.scala 280:50]
      wire _T_82 : {clz : UInt<1>, ctz : UInt<1>, pcnt : UInt<1>, sext_b : UInt<1>, sext_h : UInt<1>, slo : UInt<1>, sro : UInt<1>, min : UInt<1>, max : UInt<1>, pack : UInt<1>, packu : UInt<1>, packh : UInt<1>, rol : UInt<1>, ror : UInt<1>, grev : UInt<1>, gorc : UInt<1>, zbb : UInt<1>, sbset : UInt<1>, sbclr : UInt<1>, sbinv : UInt<1>, sbext : UInt<1>, zbs : UInt<1>, bext : UInt<1>, bdep : UInt<1>, zbe : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, zbc : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, zbp : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, zbr : UInt<1>, bfp : UInt<1>, zbf : UInt<1>, sh1add : UInt<1>, sh2add : UInt<1>, sh3add : UInt<1>, zba : UInt<1>, alu : UInt<1>, rs1 : UInt<1>, rs2 : UInt<1>, imm12 : UInt<1>, rd : UInt<1>, shimm5 : UInt<1>, imm20 : UInt<1>, pc : UInt<1>, load : UInt<1>, store : UInt<1>, lsu : UInt<1>, add : UInt<1>, sub : UInt<1>, land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, sra : UInt<1>, srl : UInt<1>, slt : UInt<1>, unsign : UInt<1>, condbr : UInt<1>, beq : UInt<1>, bne : UInt<1>, bge : UInt<1>, blt : UInt<1>, jal : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, csr_read : UInt<1>, csr_clr : UInt<1>, csr_set : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>, presync : UInt<1>, postsync : UInt<1>, ebreak : UInt<1>, ecall : UInt<1>, mret : UInt<1>, mul : UInt<1>, rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, div : UInt<1>, rem : UInt<1>, fence : UInt<1>, fence_i : UInt<1>, pm_alu : UInt<1>, legal : UInt<1>} @[dec_decode_ctl.scala 281:38]
      _T_82.legal <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.pm_alu <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.fence_i <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.fence <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rem <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.div <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.low <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rs2_sign <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rs1_sign <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.mul <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.mret <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.ecall <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.ebreak <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.postsync <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.presync <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.csr_imm <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.csr_write <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.csr_set <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.csr_clr <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.csr_read <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.word <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.half <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.by <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.jal <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.blt <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.bge <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.bne <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.beq <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.condbr <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.unsign <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.slt <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.srl <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sra <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sll <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.lxor <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.lor <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.land <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sub <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.add <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.lsu <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.store <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.load <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.pc <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.imm20 <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.shimm5 <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rd <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.imm12 <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rs2 <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rs1 <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.alu <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zba <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sh3add <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sh2add <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sh1add <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbf <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.bfp <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbr <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32c_w <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32c_h <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32c_b <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32_w <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32_h <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.crc32_b <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbp <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.unshfl <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.shfl <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbc <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.clmulr <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.clmulh <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.clmul <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbe <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.bdep <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.bext <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbs <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sbext <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sbinv <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sbclr <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sbset <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.zbb <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.gorc <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.grev <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.ror <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.rol <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.packh <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.packu <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.pack <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.max <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.min <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sro <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.slo <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sext_h <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.sext_b <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.pcnt <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.ctz <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      _T_82.clz <= UInt<1>("h00") @[dec_decode_ctl.scala 281:38]
      i0_dp.legal <= _T_82.legal @[dec_decode_ctl.scala 281:23]
      i0_dp.pm_alu <= _T_82.pm_alu @[dec_decode_ctl.scala 281:23]
      i0_dp.fence_i <= _T_82.fence_i @[dec_decode_ctl.scala 281:23]
      i0_dp.fence <= _T_82.fence @[dec_decode_ctl.scala 281:23]
      i0_dp.rem <= _T_82.rem @[dec_decode_ctl.scala 281:23]
      i0_dp.div <= _T_82.div @[dec_decode_ctl.scala 281:23]
      i0_dp.low <= _T_82.low @[dec_decode_ctl.scala 281:23]
      i0_dp.rs2_sign <= _T_82.rs2_sign @[dec_decode_ctl.scala 281:23]
      i0_dp.rs1_sign <= _T_82.rs1_sign @[dec_decode_ctl.scala 281:23]
      i0_dp.mul <= _T_82.mul @[dec_decode_ctl.scala 281:23]
      i0_dp.mret <= _T_82.mret @[dec_decode_ctl.scala 281:23]
      i0_dp.ecall <= _T_82.ecall @[dec_decode_ctl.scala 281:23]
      i0_dp.ebreak <= _T_82.ebreak @[dec_decode_ctl.scala 281:23]
      i0_dp.postsync <= _T_82.postsync @[dec_decode_ctl.scala 281:23]
      i0_dp.presync <= _T_82.presync @[dec_decode_ctl.scala 281:23]
      i0_dp.csr_imm <= _T_82.csr_imm @[dec_decode_ctl.scala 281:23]
      i0_dp.csr_write <= _T_82.csr_write @[dec_decode_ctl.scala 281:23]
      i0_dp.csr_set <= _T_82.csr_set @[dec_decode_ctl.scala 281:23]
      i0_dp.csr_clr <= _T_82.csr_clr @[dec_decode_ctl.scala 281:23]
      i0_dp.csr_read <= _T_82.csr_read @[dec_decode_ctl.scala 281:23]
      i0_dp.word <= _T_82.word @[dec_decode_ctl.scala 281:23]
      i0_dp.half <= _T_82.half @[dec_decode_ctl.scala 281:23]
      i0_dp.by <= _T_82.by @[dec_decode_ctl.scala 281:23]
      i0_dp.jal <= _T_82.jal @[dec_decode_ctl.scala 281:23]
      i0_dp.blt <= _T_82.blt @[dec_decode_ctl.scala 281:23]
      i0_dp.bge <= _T_82.bge @[dec_decode_ctl.scala 281:23]
      i0_dp.bne <= _T_82.bne @[dec_decode_ctl.scala 281:23]
      i0_dp.beq <= _T_82.beq @[dec_decode_ctl.scala 281:23]
      i0_dp.condbr <= _T_82.condbr @[dec_decode_ctl.scala 281:23]
      i0_dp.unsign <= _T_82.unsign @[dec_decode_ctl.scala 281:23]
      i0_dp.slt <= _T_82.slt @[dec_decode_ctl.scala 281:23]
      i0_dp.srl <= _T_82.srl @[dec_decode_ctl.scala 281:23]
      i0_dp.sra <= _T_82.sra @[dec_decode_ctl.scala 281:23]
      i0_dp.sll <= _T_82.sll @[dec_decode_ctl.scala 281:23]
      i0_dp.lxor <= _T_82.lxor @[dec_decode_ctl.scala 281:23]
      i0_dp.lor <= _T_82.lor @[dec_decode_ctl.scala 281:23]
      i0_dp.land <= _T_82.land @[dec_decode_ctl.scala 281:23]
      i0_dp.sub <= _T_82.sub @[dec_decode_ctl.scala 281:23]
      i0_dp.add <= _T_82.add @[dec_decode_ctl.scala 281:23]
      i0_dp.lsu <= _T_82.lsu @[dec_decode_ctl.scala 281:23]
      i0_dp.store <= _T_82.store @[dec_decode_ctl.scala 281:23]
      i0_dp.load <= _T_82.load @[dec_decode_ctl.scala 281:23]
      i0_dp.pc <= _T_82.pc @[dec_decode_ctl.scala 281:23]
      i0_dp.imm20 <= _T_82.imm20 @[dec_decode_ctl.scala 281:23]
      i0_dp.shimm5 <= _T_82.shimm5 @[dec_decode_ctl.scala 281:23]
      i0_dp.rd <= _T_82.rd @[dec_decode_ctl.scala 281:23]
      i0_dp.imm12 <= _T_82.imm12 @[dec_decode_ctl.scala 281:23]
      i0_dp.rs2 <= _T_82.rs2 @[dec_decode_ctl.scala 281:23]
      i0_dp.rs1 <= _T_82.rs1 @[dec_decode_ctl.scala 281:23]
      i0_dp.alu <= _T_82.alu @[dec_decode_ctl.scala 281:23]
      i0_dp.zba <= _T_82.zba @[dec_decode_ctl.scala 281:23]
      i0_dp.sh3add <= _T_82.sh3add @[dec_decode_ctl.scala 281:23]
      i0_dp.sh2add <= _T_82.sh2add @[dec_decode_ctl.scala 281:23]
      i0_dp.sh1add <= _T_82.sh1add @[dec_decode_ctl.scala 281:23]
      i0_dp.zbf <= _T_82.zbf @[dec_decode_ctl.scala 281:23]
      i0_dp.bfp <= _T_82.bfp @[dec_decode_ctl.scala 281:23]
      i0_dp.zbr <= _T_82.zbr @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32c_w <= _T_82.crc32c_w @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32c_h <= _T_82.crc32c_h @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32c_b <= _T_82.crc32c_b @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32_w <= _T_82.crc32_w @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32_h <= _T_82.crc32_h @[dec_decode_ctl.scala 281:23]
      i0_dp.crc32_b <= _T_82.crc32_b @[dec_decode_ctl.scala 281:23]
      i0_dp.zbp <= _T_82.zbp @[dec_decode_ctl.scala 281:23]
      i0_dp.unshfl <= _T_82.unshfl @[dec_decode_ctl.scala 281:23]
      i0_dp.shfl <= _T_82.shfl @[dec_decode_ctl.scala 281:23]
      i0_dp.zbc <= _T_82.zbc @[dec_decode_ctl.scala 281:23]
      i0_dp.clmulr <= _T_82.clmulr @[dec_decode_ctl.scala 281:23]
      i0_dp.clmulh <= _T_82.clmulh @[dec_decode_ctl.scala 281:23]
      i0_dp.clmul <= _T_82.clmul @[dec_decode_ctl.scala 281:23]
      i0_dp.zbe <= _T_82.zbe @[dec_decode_ctl.scala 281:23]
      i0_dp.bdep <= _T_82.bdep @[dec_decode_ctl.scala 281:23]
      i0_dp.bext <= _T_82.bext @[dec_decode_ctl.scala 281:23]
      i0_dp.zbs <= _T_82.zbs @[dec_decode_ctl.scala 281:23]
      i0_dp.sbext <= _T_82.sbext @[dec_decode_ctl.scala 281:23]
      i0_dp.sbinv <= _T_82.sbinv @[dec_decode_ctl.scala 281:23]
      i0_dp.sbclr <= _T_82.sbclr @[dec_decode_ctl.scala 281:23]
      i0_dp.sbset <= _T_82.sbset @[dec_decode_ctl.scala 281:23]
      i0_dp.zbb <= _T_82.zbb @[dec_decode_ctl.scala 281:23]
      i0_dp.gorc <= _T_82.gorc @[dec_decode_ctl.scala 281:23]
      i0_dp.grev <= _T_82.grev @[dec_decode_ctl.scala 281:23]
      i0_dp.ror <= _T_82.ror @[dec_decode_ctl.scala 281:23]
      i0_dp.rol <= _T_82.rol @[dec_decode_ctl.scala 281:23]
      i0_dp.packh <= _T_82.packh @[dec_decode_ctl.scala 281:23]
      i0_dp.packu <= _T_82.packu @[dec_decode_ctl.scala 281:23]
      i0_dp.pack <= _T_82.pack @[dec_decode_ctl.scala 281:23]
      i0_dp.max <= _T_82.max @[dec_decode_ctl.scala 281:23]
      i0_dp.min <= _T_82.min @[dec_decode_ctl.scala 281:23]
      i0_dp.sro <= _T_82.sro @[dec_decode_ctl.scala 281:23]
      i0_dp.slo <= _T_82.slo @[dec_decode_ctl.scala 281:23]
      i0_dp.sext_h <= _T_82.sext_h @[dec_decode_ctl.scala 281:23]
      i0_dp.sext_b <= _T_82.sext_b @[dec_decode_ctl.scala 281:23]
      i0_dp.pcnt <= _T_82.pcnt @[dec_decode_ctl.scala 281:23]
      i0_dp.ctz <= _T_82.ctz @[dec_decode_ctl.scala 281:23]
      i0_dp.clz <= _T_82.clz @[dec_decode_ctl.scala 281:23]
      i0_dp.alu <= UInt<1>("h01") @[dec_decode_ctl.scala 282:23]
      i0_dp.rs1 <= UInt<1>("h01") @[dec_decode_ctl.scala 283:23]
      i0_dp.rs2 <= UInt<1>("h01") @[dec_decode_ctl.scala 284:23]
      i0_dp.lor <= UInt<1>("h01") @[dec_decode_ctl.scala 285:23]
      i0_dp.legal <= UInt<1>("h01") @[dec_decode_ctl.scala 286:23]
      i0_dp.postsync <= UInt<1>("h01") @[dec_decode_ctl.scala 287:23]
      skip @[dec_decode_ctl.scala 280:50]
    io.decode_exu.dec_i0_select_pc_d <= i0_dp.pc @[dec_decode_ctl.scala 291:36]
    node _T_83 = or(i0_dp.condbr, i0_pcall) @[dec_decode_ctl.scala 294:54]
    node _T_84 = or(_T_83, i0_pja) @[dec_decode_ctl.scala 294:65]
    node i0_predict_br = or(_T_84, i0_pret) @[dec_decode_ctl.scala 294:74]
    node _T_85 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[dec_decode_ctl.scala 295:65]
    node _T_86 = and(_T_85, i0_brp_valid) @[dec_decode_ctl.scala 295:69]
    node _T_87 = eq(_T_86, UInt<1>("h00")) @[dec_decode_ctl.scala 295:40]
    node i0_predict_nt = and(_T_87, i0_predict_br) @[dec_decode_ctl.scala 295:85]
    node _T_88 = bits(io.dec_i0_brp.bits.hist, 1, 1) @[dec_decode_ctl.scala 296:65]
    node _T_89 = and(_T_88, i0_brp_valid) @[dec_decode_ctl.scala 296:69]
    node i0_predict_t = and(_T_89, i0_predict_br) @[dec_decode_ctl.scala 296:85]
    node i0_ap_pc2 = eq(io.dec_i0_pc4_d, UInt<1>("h00")) @[dec_decode_ctl.scala 297:40]
    io.decode_exu.i0_ap.predict_nt <= i0_predict_nt @[dec_decode_ctl.scala 299:37]
    io.decode_exu.i0_ap.predict_t <= i0_predict_t @[dec_decode_ctl.scala 300:37]
    io.decode_exu.i0_ap.add <= i0_dp.add @[dec_decode_ctl.scala 303:33]
    io.decode_exu.i0_ap.sub <= i0_dp.sub @[dec_decode_ctl.scala 304:33]
    io.decode_exu.i0_ap.land <= i0_dp.land @[dec_decode_ctl.scala 305:33]
    io.decode_exu.i0_ap.lor <= i0_dp.lor @[dec_decode_ctl.scala 306:33]
    io.decode_exu.i0_ap.lxor <= i0_dp.lxor @[dec_decode_ctl.scala 307:33]
    io.decode_exu.i0_ap.sll <= i0_dp.sll @[dec_decode_ctl.scala 308:33]
    io.decode_exu.i0_ap.srl <= i0_dp.srl @[dec_decode_ctl.scala 309:33]
    io.decode_exu.i0_ap.sra <= i0_dp.sra @[dec_decode_ctl.scala 310:33]
    io.decode_exu.i0_ap.slt <= i0_dp.slt @[dec_decode_ctl.scala 311:33]
    io.decode_exu.i0_ap.unsign <= i0_dp.unsign @[dec_decode_ctl.scala 312:33]
    io.decode_exu.i0_ap.beq <= i0_dp.beq @[dec_decode_ctl.scala 313:33]
    io.decode_exu.i0_ap.bne <= i0_dp.bne @[dec_decode_ctl.scala 314:33]
    io.decode_exu.i0_ap.blt <= i0_dp.blt @[dec_decode_ctl.scala 315:33]
    io.decode_exu.i0_ap.bge <= i0_dp.bge @[dec_decode_ctl.scala 316:33]
    io.decode_exu.i0_ap.clz <= i0_dp.clz @[dec_decode_ctl.scala 317:33]
    io.decode_exu.i0_ap.ctz <= i0_dp.ctz @[dec_decode_ctl.scala 318:33]
    io.decode_exu.i0_ap.pcnt <= i0_dp.pcnt @[dec_decode_ctl.scala 319:33]
    io.decode_exu.i0_ap.sext_b <= i0_dp.sext_b @[dec_decode_ctl.scala 320:33]
    io.decode_exu.i0_ap.sext_h <= i0_dp.sext_h @[dec_decode_ctl.scala 321:33]
    io.decode_exu.i0_ap.sh1add <= i0_dp.sh1add @[dec_decode_ctl.scala 322:33]
    io.decode_exu.i0_ap.sh2add <= i0_dp.sh2add @[dec_decode_ctl.scala 323:33]
    io.decode_exu.i0_ap.sh3add <= i0_dp.sh3add @[dec_decode_ctl.scala 324:33]
    io.decode_exu.i0_ap.zba <= i0_dp.zba @[dec_decode_ctl.scala 325:33]
    io.decode_exu.i0_ap.slo <= i0_dp.slo @[dec_decode_ctl.scala 326:33]
    io.decode_exu.i0_ap.sro <= i0_dp.sro @[dec_decode_ctl.scala 327:33]
    io.decode_exu.i0_ap.min <= i0_dp.min @[dec_decode_ctl.scala 328:33]
    io.decode_exu.i0_ap.max <= i0_dp.max @[dec_decode_ctl.scala 329:33]
    io.decode_exu.i0_ap.pack <= i0_dp.pack @[dec_decode_ctl.scala 330:33]
    io.decode_exu.i0_ap.packu <= i0_dp.packu @[dec_decode_ctl.scala 331:33]
    io.decode_exu.i0_ap.packh <= i0_dp.packh @[dec_decode_ctl.scala 332:33]
    io.decode_exu.i0_ap.rol <= i0_dp.rol @[dec_decode_ctl.scala 333:33]
    io.decode_exu.i0_ap.ror <= i0_dp.ror @[dec_decode_ctl.scala 334:33]
    io.decode_exu.i0_ap.grev <= i0_dp.grev @[dec_decode_ctl.scala 335:33]
    io.decode_exu.i0_ap.gorc <= i0_dp.gorc @[dec_decode_ctl.scala 336:33]
    io.decode_exu.i0_ap.zbb <= i0_dp.zbb @[dec_decode_ctl.scala 337:33]
    io.decode_exu.i0_ap.sbset <= i0_dp.sbset @[dec_decode_ctl.scala 338:33]
    io.decode_exu.i0_ap.sbclr <= i0_dp.sbclr @[dec_decode_ctl.scala 339:33]
    io.decode_exu.i0_ap.sbinv <= i0_dp.sbinv @[dec_decode_ctl.scala 340:33]
    io.decode_exu.i0_ap.sbext <= i0_dp.sbext @[dec_decode_ctl.scala 341:33]
    io.decode_exu.i0_ap.csr_write <= i0_csr_write_only_d @[dec_decode_ctl.scala 342:33]
    io.decode_exu.i0_ap.csr_imm <= i0_dp.csr_imm @[dec_decode_ctl.scala 343:33]
    io.decode_exu.i0_ap.jal <= i0_jal @[dec_decode_ctl.scala 344:33]
    node _T_90 = eq(cam[0].valid, UInt<1>("h00")) @[dec_decode_ctl.scala 348:78]
    node _T_91 = bits(_T_90, 0, 0) @[dec_decode_ctl.scala 348:137]
    node _T_92 = shl(cam_write, 0) @[dec_decode_ctl.scala 348:158]
    node _T_93 = eq(cam[1].valid, UInt<1>("h00")) @[dec_decode_ctl.scala 348:78]
    node _T_94 = bits(cam[0].valid, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_95 = bits(_T_93, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_96 = and(_T_94, _T_95) @[dec_decode_ctl.scala 348:126]
    node _T_97 = bits(_T_96, 0, 0) @[dec_decode_ctl.scala 348:137]
    node _T_98 = shl(cam_write, 1) @[dec_decode_ctl.scala 348:158]
    node _T_99 = eq(cam[2].valid, UInt<1>("h00")) @[dec_decode_ctl.scala 348:78]
    node _T_100 = bits(cam[0].valid, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_101 = bits(cam[1].valid, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_102 = and(_T_100, _T_101) @[dec_decode_ctl.scala 348:126]
    node _T_103 = bits(_T_102, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_104 = bits(_T_99, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_105 = and(_T_103, _T_104) @[dec_decode_ctl.scala 348:126]
    node _T_106 = bits(_T_105, 0, 0) @[dec_decode_ctl.scala 348:137]
    node _T_107 = shl(cam_write, 2) @[dec_decode_ctl.scala 348:158]
    node _T_108 = eq(cam[3].valid, UInt<1>("h00")) @[dec_decode_ctl.scala 348:78]
    node _T_109 = bits(cam[0].valid, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_110 = bits(cam[1].valid, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_111 = and(_T_109, _T_110) @[dec_decode_ctl.scala 348:126]
    node _T_112 = bits(_T_111, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_113 = bits(cam[2].valid, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_114 = and(_T_112, _T_113) @[dec_decode_ctl.scala 348:126]
    node _T_115 = bits(_T_114, 0, 0) @[dec_decode_ctl.scala 348:120]
    node _T_116 = bits(_T_108, 0, 0) @[dec_decode_ctl.scala 348:129]
    node _T_117 = and(_T_115, _T_116) @[dec_decode_ctl.scala 348:126]
    node _T_118 = bits(_T_117, 0, 0) @[dec_decode_ctl.scala 348:137]
    node _T_119 = shl(cam_write, 3) @[dec_decode_ctl.scala 348:158]
    node _T_120 = mux(_T_91, _T_92, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_121 = mux(_T_97, _T_98, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_122 = mux(_T_106, _T_107, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_123 = mux(_T_118, _T_119, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_124 = or(_T_120, _T_121) @[Mux.scala 27:72]
    node _T_125 = or(_T_124, _T_122) @[Mux.scala 27:72]
    node _T_126 = or(_T_125, _T_123) @[Mux.scala 27:72]
    wire _T_127 : UInt<4> @[Mux.scala 27:72]
    _T_127 <= _T_126 @[Mux.scala 27:72]
    cam_wen <= _T_127 @[dec_decode_ctl.scala 348:11]
    cam_write <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[dec_decode_ctl.scala 350:25]
    node cam_write_tag = bits(io.dctl_busbuff.lsu_nonblock_load_tag_m, 1, 0) @[dec_decode_ctl.scala 351:67]
    node cam_data_reset = or(io.dctl_busbuff.lsu_nonblock_load_data_valid, io.dctl_busbuff.lsu_nonblock_load_data_error) @[dec_decode_ctl.scala 356:76]
    node _T_128 = bits(x_d.bits.i0load, 0, 0) @[dec_decode_ctl.scala 359:48]
    node nonblock_load_rd = mux(_T_128, x_d.bits.i0rd, UInt<5>("h00")) @[dec_decode_ctl.scala 359:31]
    node _T_129 = bits(i0_r_ctl_en, 0, 0) @[dec_decode_ctl.scala 363:129]
    reg nonblock_load_valid_m_delay : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_129 : @[Reg.scala 28:19]
      nonblock_load_valid_m_delay <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node i0_load_kill_wen_r = and(nonblock_load_valid_m_delay, r_d.bits.i0load) @[dec_decode_ctl.scala 364:56]
    node _T_130 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[dec_decode_ctl.scala 366:66]
    node _T_131 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_130) @[dec_decode_ctl.scala 366:45]
    node _T_132 = and(_T_131, cam[0].valid) @[dec_decode_ctl.scala 366:87]
    cam_inv_reset_val[0] <= _T_132 @[dec_decode_ctl.scala 366:26]
    node _T_133 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[0].bits.tag) @[dec_decode_ctl.scala 367:67]
    node _T_134 = and(cam_data_reset, _T_133) @[dec_decode_ctl.scala 367:45]
    node _T_135 = and(_T_134, cam_raw[0].valid) @[dec_decode_ctl.scala 367:88]
    cam_data_reset_val[0] <= _T_135 @[dec_decode_ctl.scala 367:27]
    wire _T_136 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[dec_decode_ctl.scala 368:28]
    _T_136.bits.rd <= UInt<5>("h00") @[dec_decode_ctl.scala 368:28]
    _T_136.bits.tag <= UInt<3>("h00") @[dec_decode_ctl.scala 368:28]
    _T_136.bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    _T_136.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    cam_in[0].bits.rd <= _T_136.bits.rd @[dec_decode_ctl.scala 368:14]
    cam_in[0].bits.tag <= _T_136.bits.tag @[dec_decode_ctl.scala 368:14]
    cam_in[0].bits.wb <= _T_136.bits.wb @[dec_decode_ctl.scala 368:14]
    cam_in[0].valid <= _T_136.valid @[dec_decode_ctl.scala 368:14]
    cam[0].bits.rd <= cam_raw[0].bits.rd @[dec_decode_ctl.scala 369:11]
    cam[0].bits.tag <= cam_raw[0].bits.tag @[dec_decode_ctl.scala 369:11]
    cam[0].bits.wb <= cam_raw[0].bits.wb @[dec_decode_ctl.scala 369:11]
    cam[0].valid <= cam_raw[0].valid @[dec_decode_ctl.scala 369:11]
    node _T_137 = bits(cam_data_reset_val[0], 0, 0) @[dec_decode_ctl.scala 371:32]
    when _T_137 : @[dec_decode_ctl.scala 371:39]
      cam[0].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 372:20]
      skip @[dec_decode_ctl.scala 371:39]
    node _T_138 = bits(cam_wen, 0, 0) @[dec_decode_ctl.scala 374:17]
    node _T_139 = bits(_T_138, 0, 0) @[dec_decode_ctl.scala 374:21]
    when _T_139 : @[dec_decode_ctl.scala 374:28]
      cam_in[0].valid <= UInt<1>("h01") @[dec_decode_ctl.scala 375:27]
      cam_in[0].bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 376:32]
      cam_in[0].bits.tag <= cam_write_tag @[dec_decode_ctl.scala 377:32]
      cam_in[0].bits.rd <= nonblock_load_rd @[dec_decode_ctl.scala 378:32]
      skip @[dec_decode_ctl.scala 374:28]
    else : @[dec_decode_ctl.scala 379:131]
      node _T_140 = bits(cam_inv_reset_val[0], 0, 0) @[dec_decode_ctl.scala 379:37]
      node _T_141 = bits(i0_wen_r, 0, 0) @[dec_decode_ctl.scala 379:57]
      node _T_142 = eq(r_d_in.bits.i0rd, cam[0].bits.rd) @[dec_decode_ctl.scala 379:85]
      node _T_143 = and(_T_141, _T_142) @[dec_decode_ctl.scala 379:64]
      node _T_144 = bits(cam[0].bits.wb, 0, 0) @[dec_decode_ctl.scala 379:123]
      node _T_145 = and(_T_143, _T_144) @[dec_decode_ctl.scala 379:105]
      node _T_146 = or(_T_140, _T_145) @[dec_decode_ctl.scala 379:44]
      when _T_146 : @[dec_decode_ctl.scala 379:131]
        cam_in[0].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 380:23]
        skip @[dec_decode_ctl.scala 379:131]
      else : @[dec_decode_ctl.scala 381:16]
        cam_in[0].bits.rd <= cam[0].bits.rd @[dec_decode_ctl.scala 382:22]
        cam_in[0].bits.tag <= cam[0].bits.tag @[dec_decode_ctl.scala 382:22]
        cam_in[0].bits.wb <= cam[0].bits.wb @[dec_decode_ctl.scala 382:22]
        cam_in[0].valid <= cam[0].valid @[dec_decode_ctl.scala 382:22]
        skip @[dec_decode_ctl.scala 381:16]
    node _T_147 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[dec_decode_ctl.scala 384:37]
    node _T_148 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[0].bits.tag) @[dec_decode_ctl.scala 384:92]
    node _T_149 = and(_T_147, _T_148) @[dec_decode_ctl.scala 384:44]
    node _T_150 = eq(cam[0].valid, UInt<1>("h01")) @[dec_decode_ctl.scala 384:128]
    node _T_151 = and(_T_149, _T_150) @[dec_decode_ctl.scala 384:113]
    when _T_151 : @[dec_decode_ctl.scala 384:135]
      cam_in[0].bits.wb <= UInt<1>("h01") @[dec_decode_ctl.scala 385:25]
      skip @[dec_decode_ctl.scala 384:135]
    when io.dec_tlu_force_halt : @[dec_decode_ctl.scala 388:32]
      cam_in[0].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 389:23]
      skip @[dec_decode_ctl.scala 388:32]
    wire _T_152 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}
    _T_152.bits.rd <= cam_in[0].bits.rd
    _T_152.bits.tag <= cam_in[0].bits.tag
    _T_152.bits.wb <= cam_in[0].bits.wb
    _T_152.valid <= cam_in[0].valid
    node _T_153 = cat(cam_in[0].bits.wb, cam_in[0].bits.tag) @[lib.scala 494:61]
    node _T_154 = cat(_T_153, cam_in[0].bits.rd) @[lib.scala 494:61]
    node _T_155 = cat(_T_152.bits.wb, _T_152.bits.tag) @[lib.scala 494:74]
    node _T_156 = cat(_T_155, _T_152.bits.rd) @[lib.scala 494:74]
    node _T_157 = xor(_T_154, _T_156) @[lib.scala 494:68]
    node _T_158 = orr(_T_157) @[lib.scala 494:82]
    node _T_159 = xor(cam_in[0].valid, _T_152.valid) @[lib.scala 494:68]
    node _T_160 = orr(_T_159) @[lib.scala 494:82]
    node _T_161 = or(_T_158, _T_160) @[lib.scala 494:97]
    wire _T_162 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[lib.scala 497:46]
    _T_162.bits.rd <= UInt<5>("h00") @[lib.scala 497:46]
    _T_162.bits.tag <= UInt<3>("h00") @[lib.scala 497:46]
    _T_162.bits.wb <= UInt<1>("h00") @[lib.scala 497:46]
    _T_162.valid <= UInt<1>("h00") @[lib.scala 497:46]
    reg _T_163 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, clock with : (reset => (reset, _T_162)) @[Reg.scala 27:20]
    when _T_161 : @[Reg.scala 28:19]
      _T_163.bits.rd <= cam_in[0].bits.rd @[Reg.scala 28:23]
      _T_163.bits.tag <= cam_in[0].bits.tag @[Reg.scala 28:23]
      _T_163.bits.wb <= cam_in[0].bits.wb @[Reg.scala 28:23]
      _T_163.valid <= cam_in[0].valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_152.bits.rd <= _T_163.bits.rd @[lib.scala 497:16]
    _T_152.bits.tag <= _T_163.bits.tag @[lib.scala 497:16]
    _T_152.bits.wb <= _T_163.bits.wb @[lib.scala 497:16]
    _T_152.valid <= _T_163.valid @[lib.scala 497:16]
    cam_raw[0].bits.rd <= _T_152.bits.rd @[dec_decode_ctl.scala 392:15]
    cam_raw[0].bits.tag <= _T_152.bits.tag @[dec_decode_ctl.scala 392:15]
    cam_raw[0].bits.wb <= _T_152.bits.wb @[dec_decode_ctl.scala 392:15]
    cam_raw[0].valid <= _T_152.valid @[dec_decode_ctl.scala 392:15]
    node _T_164 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[0].bits.tag) @[dec_decode_ctl.scala 393:46]
    node _T_165 = and(_T_164, cam_raw[0].valid) @[dec_decode_ctl.scala 393:71]
    nonblock_load_write[0] <= _T_165 @[dec_decode_ctl.scala 393:28]
    node _T_166 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[dec_decode_ctl.scala 366:66]
    node _T_167 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_166) @[dec_decode_ctl.scala 366:45]
    node _T_168 = and(_T_167, cam[1].valid) @[dec_decode_ctl.scala 366:87]
    cam_inv_reset_val[1] <= _T_168 @[dec_decode_ctl.scala 366:26]
    node _T_169 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[1].bits.tag) @[dec_decode_ctl.scala 367:67]
    node _T_170 = and(cam_data_reset, _T_169) @[dec_decode_ctl.scala 367:45]
    node _T_171 = and(_T_170, cam_raw[1].valid) @[dec_decode_ctl.scala 367:88]
    cam_data_reset_val[1] <= _T_171 @[dec_decode_ctl.scala 367:27]
    wire _T_172 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[dec_decode_ctl.scala 368:28]
    _T_172.bits.rd <= UInt<5>("h00") @[dec_decode_ctl.scala 368:28]
    _T_172.bits.tag <= UInt<3>("h00") @[dec_decode_ctl.scala 368:28]
    _T_172.bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    _T_172.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    cam_in[1].bits.rd <= _T_172.bits.rd @[dec_decode_ctl.scala 368:14]
    cam_in[1].bits.tag <= _T_172.bits.tag @[dec_decode_ctl.scala 368:14]
    cam_in[1].bits.wb <= _T_172.bits.wb @[dec_decode_ctl.scala 368:14]
    cam_in[1].valid <= _T_172.valid @[dec_decode_ctl.scala 368:14]
    cam[1].bits.rd <= cam_raw[1].bits.rd @[dec_decode_ctl.scala 369:11]
    cam[1].bits.tag <= cam_raw[1].bits.tag @[dec_decode_ctl.scala 369:11]
    cam[1].bits.wb <= cam_raw[1].bits.wb @[dec_decode_ctl.scala 369:11]
    cam[1].valid <= cam_raw[1].valid @[dec_decode_ctl.scala 369:11]
    node _T_173 = bits(cam_data_reset_val[1], 0, 0) @[dec_decode_ctl.scala 371:32]
    when _T_173 : @[dec_decode_ctl.scala 371:39]
      cam[1].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 372:20]
      skip @[dec_decode_ctl.scala 371:39]
    node _T_174 = bits(cam_wen, 1, 1) @[dec_decode_ctl.scala 374:17]
    node _T_175 = bits(_T_174, 0, 0) @[dec_decode_ctl.scala 374:21]
    when _T_175 : @[dec_decode_ctl.scala 374:28]
      cam_in[1].valid <= UInt<1>("h01") @[dec_decode_ctl.scala 375:27]
      cam_in[1].bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 376:32]
      cam_in[1].bits.tag <= cam_write_tag @[dec_decode_ctl.scala 377:32]
      cam_in[1].bits.rd <= nonblock_load_rd @[dec_decode_ctl.scala 378:32]
      skip @[dec_decode_ctl.scala 374:28]
    else : @[dec_decode_ctl.scala 379:131]
      node _T_176 = bits(cam_inv_reset_val[1], 0, 0) @[dec_decode_ctl.scala 379:37]
      node _T_177 = bits(i0_wen_r, 0, 0) @[dec_decode_ctl.scala 379:57]
      node _T_178 = eq(r_d_in.bits.i0rd, cam[1].bits.rd) @[dec_decode_ctl.scala 379:85]
      node _T_179 = and(_T_177, _T_178) @[dec_decode_ctl.scala 379:64]
      node _T_180 = bits(cam[1].bits.wb, 0, 0) @[dec_decode_ctl.scala 379:123]
      node _T_181 = and(_T_179, _T_180) @[dec_decode_ctl.scala 379:105]
      node _T_182 = or(_T_176, _T_181) @[dec_decode_ctl.scala 379:44]
      when _T_182 : @[dec_decode_ctl.scala 379:131]
        cam_in[1].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 380:23]
        skip @[dec_decode_ctl.scala 379:131]
      else : @[dec_decode_ctl.scala 381:16]
        cam_in[1].bits.rd <= cam[1].bits.rd @[dec_decode_ctl.scala 382:22]
        cam_in[1].bits.tag <= cam[1].bits.tag @[dec_decode_ctl.scala 382:22]
        cam_in[1].bits.wb <= cam[1].bits.wb @[dec_decode_ctl.scala 382:22]
        cam_in[1].valid <= cam[1].valid @[dec_decode_ctl.scala 382:22]
        skip @[dec_decode_ctl.scala 381:16]
    node _T_183 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[dec_decode_ctl.scala 384:37]
    node _T_184 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[1].bits.tag) @[dec_decode_ctl.scala 384:92]
    node _T_185 = and(_T_183, _T_184) @[dec_decode_ctl.scala 384:44]
    node _T_186 = eq(cam[1].valid, UInt<1>("h01")) @[dec_decode_ctl.scala 384:128]
    node _T_187 = and(_T_185, _T_186) @[dec_decode_ctl.scala 384:113]
    when _T_187 : @[dec_decode_ctl.scala 384:135]
      cam_in[1].bits.wb <= UInt<1>("h01") @[dec_decode_ctl.scala 385:25]
      skip @[dec_decode_ctl.scala 384:135]
    when io.dec_tlu_force_halt : @[dec_decode_ctl.scala 388:32]
      cam_in[1].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 389:23]
      skip @[dec_decode_ctl.scala 388:32]
    wire _T_188 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}
    _T_188.bits.rd <= cam_in[1].bits.rd
    _T_188.bits.tag <= cam_in[1].bits.tag
    _T_188.bits.wb <= cam_in[1].bits.wb
    _T_188.valid <= cam_in[1].valid
    node _T_189 = cat(cam_in[1].bits.wb, cam_in[1].bits.tag) @[lib.scala 494:61]
    node _T_190 = cat(_T_189, cam_in[1].bits.rd) @[lib.scala 494:61]
    node _T_191 = cat(_T_188.bits.wb, _T_188.bits.tag) @[lib.scala 494:74]
    node _T_192 = cat(_T_191, _T_188.bits.rd) @[lib.scala 494:74]
    node _T_193 = xor(_T_190, _T_192) @[lib.scala 494:68]
    node _T_194 = orr(_T_193) @[lib.scala 494:82]
    node _T_195 = xor(cam_in[1].valid, _T_188.valid) @[lib.scala 494:68]
    node _T_196 = orr(_T_195) @[lib.scala 494:82]
    node _T_197 = or(_T_194, _T_196) @[lib.scala 494:97]
    wire _T_198 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[lib.scala 497:46]
    _T_198.bits.rd <= UInt<5>("h00") @[lib.scala 497:46]
    _T_198.bits.tag <= UInt<3>("h00") @[lib.scala 497:46]
    _T_198.bits.wb <= UInt<1>("h00") @[lib.scala 497:46]
    _T_198.valid <= UInt<1>("h00") @[lib.scala 497:46]
    reg _T_199 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, clock with : (reset => (reset, _T_198)) @[Reg.scala 27:20]
    when _T_197 : @[Reg.scala 28:19]
      _T_199.bits.rd <= cam_in[1].bits.rd @[Reg.scala 28:23]
      _T_199.bits.tag <= cam_in[1].bits.tag @[Reg.scala 28:23]
      _T_199.bits.wb <= cam_in[1].bits.wb @[Reg.scala 28:23]
      _T_199.valid <= cam_in[1].valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_188.bits.rd <= _T_199.bits.rd @[lib.scala 497:16]
    _T_188.bits.tag <= _T_199.bits.tag @[lib.scala 497:16]
    _T_188.bits.wb <= _T_199.bits.wb @[lib.scala 497:16]
    _T_188.valid <= _T_199.valid @[lib.scala 497:16]
    cam_raw[1].bits.rd <= _T_188.bits.rd @[dec_decode_ctl.scala 392:15]
    cam_raw[1].bits.tag <= _T_188.bits.tag @[dec_decode_ctl.scala 392:15]
    cam_raw[1].bits.wb <= _T_188.bits.wb @[dec_decode_ctl.scala 392:15]
    cam_raw[1].valid <= _T_188.valid @[dec_decode_ctl.scala 392:15]
    node _T_200 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[1].bits.tag) @[dec_decode_ctl.scala 393:46]
    node _T_201 = and(_T_200, cam_raw[1].valid) @[dec_decode_ctl.scala 393:71]
    nonblock_load_write[1] <= _T_201 @[dec_decode_ctl.scala 393:28]
    node _T_202 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[dec_decode_ctl.scala 366:66]
    node _T_203 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_202) @[dec_decode_ctl.scala 366:45]
    node _T_204 = and(_T_203, cam[2].valid) @[dec_decode_ctl.scala 366:87]
    cam_inv_reset_val[2] <= _T_204 @[dec_decode_ctl.scala 366:26]
    node _T_205 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[2].bits.tag) @[dec_decode_ctl.scala 367:67]
    node _T_206 = and(cam_data_reset, _T_205) @[dec_decode_ctl.scala 367:45]
    node _T_207 = and(_T_206, cam_raw[2].valid) @[dec_decode_ctl.scala 367:88]
    cam_data_reset_val[2] <= _T_207 @[dec_decode_ctl.scala 367:27]
    wire _T_208 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[dec_decode_ctl.scala 368:28]
    _T_208.bits.rd <= UInt<5>("h00") @[dec_decode_ctl.scala 368:28]
    _T_208.bits.tag <= UInt<3>("h00") @[dec_decode_ctl.scala 368:28]
    _T_208.bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    _T_208.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    cam_in[2].bits.rd <= _T_208.bits.rd @[dec_decode_ctl.scala 368:14]
    cam_in[2].bits.tag <= _T_208.bits.tag @[dec_decode_ctl.scala 368:14]
    cam_in[2].bits.wb <= _T_208.bits.wb @[dec_decode_ctl.scala 368:14]
    cam_in[2].valid <= _T_208.valid @[dec_decode_ctl.scala 368:14]
    cam[2].bits.rd <= cam_raw[2].bits.rd @[dec_decode_ctl.scala 369:11]
    cam[2].bits.tag <= cam_raw[2].bits.tag @[dec_decode_ctl.scala 369:11]
    cam[2].bits.wb <= cam_raw[2].bits.wb @[dec_decode_ctl.scala 369:11]
    cam[2].valid <= cam_raw[2].valid @[dec_decode_ctl.scala 369:11]
    node _T_209 = bits(cam_data_reset_val[2], 0, 0) @[dec_decode_ctl.scala 371:32]
    when _T_209 : @[dec_decode_ctl.scala 371:39]
      cam[2].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 372:20]
      skip @[dec_decode_ctl.scala 371:39]
    node _T_210 = bits(cam_wen, 2, 2) @[dec_decode_ctl.scala 374:17]
    node _T_211 = bits(_T_210, 0, 0) @[dec_decode_ctl.scala 374:21]
    when _T_211 : @[dec_decode_ctl.scala 374:28]
      cam_in[2].valid <= UInt<1>("h01") @[dec_decode_ctl.scala 375:27]
      cam_in[2].bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 376:32]
      cam_in[2].bits.tag <= cam_write_tag @[dec_decode_ctl.scala 377:32]
      cam_in[2].bits.rd <= nonblock_load_rd @[dec_decode_ctl.scala 378:32]
      skip @[dec_decode_ctl.scala 374:28]
    else : @[dec_decode_ctl.scala 379:131]
      node _T_212 = bits(cam_inv_reset_val[2], 0, 0) @[dec_decode_ctl.scala 379:37]
      node _T_213 = bits(i0_wen_r, 0, 0) @[dec_decode_ctl.scala 379:57]
      node _T_214 = eq(r_d_in.bits.i0rd, cam[2].bits.rd) @[dec_decode_ctl.scala 379:85]
      node _T_215 = and(_T_213, _T_214) @[dec_decode_ctl.scala 379:64]
      node _T_216 = bits(cam[2].bits.wb, 0, 0) @[dec_decode_ctl.scala 379:123]
      node _T_217 = and(_T_215, _T_216) @[dec_decode_ctl.scala 379:105]
      node _T_218 = or(_T_212, _T_217) @[dec_decode_ctl.scala 379:44]
      when _T_218 : @[dec_decode_ctl.scala 379:131]
        cam_in[2].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 380:23]
        skip @[dec_decode_ctl.scala 379:131]
      else : @[dec_decode_ctl.scala 381:16]
        cam_in[2].bits.rd <= cam[2].bits.rd @[dec_decode_ctl.scala 382:22]
        cam_in[2].bits.tag <= cam[2].bits.tag @[dec_decode_ctl.scala 382:22]
        cam_in[2].bits.wb <= cam[2].bits.wb @[dec_decode_ctl.scala 382:22]
        cam_in[2].valid <= cam[2].valid @[dec_decode_ctl.scala 382:22]
        skip @[dec_decode_ctl.scala 381:16]
    node _T_219 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[dec_decode_ctl.scala 384:37]
    node _T_220 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[2].bits.tag) @[dec_decode_ctl.scala 384:92]
    node _T_221 = and(_T_219, _T_220) @[dec_decode_ctl.scala 384:44]
    node _T_222 = eq(cam[2].valid, UInt<1>("h01")) @[dec_decode_ctl.scala 384:128]
    node _T_223 = and(_T_221, _T_222) @[dec_decode_ctl.scala 384:113]
    when _T_223 : @[dec_decode_ctl.scala 384:135]
      cam_in[2].bits.wb <= UInt<1>("h01") @[dec_decode_ctl.scala 385:25]
      skip @[dec_decode_ctl.scala 384:135]
    when io.dec_tlu_force_halt : @[dec_decode_ctl.scala 388:32]
      cam_in[2].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 389:23]
      skip @[dec_decode_ctl.scala 388:32]
    wire _T_224 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}
    _T_224.bits.rd <= cam_in[2].bits.rd
    _T_224.bits.tag <= cam_in[2].bits.tag
    _T_224.bits.wb <= cam_in[2].bits.wb
    _T_224.valid <= cam_in[2].valid
    node _T_225 = cat(cam_in[2].bits.wb, cam_in[2].bits.tag) @[lib.scala 494:61]
    node _T_226 = cat(_T_225, cam_in[2].bits.rd) @[lib.scala 494:61]
    node _T_227 = cat(_T_224.bits.wb, _T_224.bits.tag) @[lib.scala 494:74]
    node _T_228 = cat(_T_227, _T_224.bits.rd) @[lib.scala 494:74]
    node _T_229 = xor(_T_226, _T_228) @[lib.scala 494:68]
    node _T_230 = orr(_T_229) @[lib.scala 494:82]
    node _T_231 = xor(cam_in[2].valid, _T_224.valid) @[lib.scala 494:68]
    node _T_232 = orr(_T_231) @[lib.scala 494:82]
    node _T_233 = or(_T_230, _T_232) @[lib.scala 494:97]
    wire _T_234 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[lib.scala 497:46]
    _T_234.bits.rd <= UInt<5>("h00") @[lib.scala 497:46]
    _T_234.bits.tag <= UInt<3>("h00") @[lib.scala 497:46]
    _T_234.bits.wb <= UInt<1>("h00") @[lib.scala 497:46]
    _T_234.valid <= UInt<1>("h00") @[lib.scala 497:46]
    reg _T_235 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, clock with : (reset => (reset, _T_234)) @[Reg.scala 27:20]
    when _T_233 : @[Reg.scala 28:19]
      _T_235.bits.rd <= cam_in[2].bits.rd @[Reg.scala 28:23]
      _T_235.bits.tag <= cam_in[2].bits.tag @[Reg.scala 28:23]
      _T_235.bits.wb <= cam_in[2].bits.wb @[Reg.scala 28:23]
      _T_235.valid <= cam_in[2].valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_224.bits.rd <= _T_235.bits.rd @[lib.scala 497:16]
    _T_224.bits.tag <= _T_235.bits.tag @[lib.scala 497:16]
    _T_224.bits.wb <= _T_235.bits.wb @[lib.scala 497:16]
    _T_224.valid <= _T_235.valid @[lib.scala 497:16]
    cam_raw[2].bits.rd <= _T_224.bits.rd @[dec_decode_ctl.scala 392:15]
    cam_raw[2].bits.tag <= _T_224.bits.tag @[dec_decode_ctl.scala 392:15]
    cam_raw[2].bits.wb <= _T_224.bits.wb @[dec_decode_ctl.scala 392:15]
    cam_raw[2].valid <= _T_224.valid @[dec_decode_ctl.scala 392:15]
    node _T_236 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[2].bits.tag) @[dec_decode_ctl.scala 393:46]
    node _T_237 = and(_T_236, cam_raw[2].valid) @[dec_decode_ctl.scala 393:71]
    nonblock_load_write[2] <= _T_237 @[dec_decode_ctl.scala 393:28]
    node _T_238 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[dec_decode_ctl.scala 366:66]
    node _T_239 = and(io.dctl_busbuff.lsu_nonblock_load_inv_r, _T_238) @[dec_decode_ctl.scala 366:45]
    node _T_240 = and(_T_239, cam[3].valid) @[dec_decode_ctl.scala 366:87]
    cam_inv_reset_val[3] <= _T_240 @[dec_decode_ctl.scala 366:26]
    node _T_241 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam[3].bits.tag) @[dec_decode_ctl.scala 367:67]
    node _T_242 = and(cam_data_reset, _T_241) @[dec_decode_ctl.scala 367:45]
    node _T_243 = and(_T_242, cam_raw[3].valid) @[dec_decode_ctl.scala 367:88]
    cam_data_reset_val[3] <= _T_243 @[dec_decode_ctl.scala 367:27]
    wire _T_244 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[dec_decode_ctl.scala 368:28]
    _T_244.bits.rd <= UInt<5>("h00") @[dec_decode_ctl.scala 368:28]
    _T_244.bits.tag <= UInt<3>("h00") @[dec_decode_ctl.scala 368:28]
    _T_244.bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    _T_244.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 368:28]
    cam_in[3].bits.rd <= _T_244.bits.rd @[dec_decode_ctl.scala 368:14]
    cam_in[3].bits.tag <= _T_244.bits.tag @[dec_decode_ctl.scala 368:14]
    cam_in[3].bits.wb <= _T_244.bits.wb @[dec_decode_ctl.scala 368:14]
    cam_in[3].valid <= _T_244.valid @[dec_decode_ctl.scala 368:14]
    cam[3].bits.rd <= cam_raw[3].bits.rd @[dec_decode_ctl.scala 369:11]
    cam[3].bits.tag <= cam_raw[3].bits.tag @[dec_decode_ctl.scala 369:11]
    cam[3].bits.wb <= cam_raw[3].bits.wb @[dec_decode_ctl.scala 369:11]
    cam[3].valid <= cam_raw[3].valid @[dec_decode_ctl.scala 369:11]
    node _T_245 = bits(cam_data_reset_val[3], 0, 0) @[dec_decode_ctl.scala 371:32]
    when _T_245 : @[dec_decode_ctl.scala 371:39]
      cam[3].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 372:20]
      skip @[dec_decode_ctl.scala 371:39]
    node _T_246 = bits(cam_wen, 3, 3) @[dec_decode_ctl.scala 374:17]
    node _T_247 = bits(_T_246, 0, 0) @[dec_decode_ctl.scala 374:21]
    when _T_247 : @[dec_decode_ctl.scala 374:28]
      cam_in[3].valid <= UInt<1>("h01") @[dec_decode_ctl.scala 375:27]
      cam_in[3].bits.wb <= UInt<1>("h00") @[dec_decode_ctl.scala 376:32]
      cam_in[3].bits.tag <= cam_write_tag @[dec_decode_ctl.scala 377:32]
      cam_in[3].bits.rd <= nonblock_load_rd @[dec_decode_ctl.scala 378:32]
      skip @[dec_decode_ctl.scala 374:28]
    else : @[dec_decode_ctl.scala 379:131]
      node _T_248 = bits(cam_inv_reset_val[3], 0, 0) @[dec_decode_ctl.scala 379:37]
      node _T_249 = bits(i0_wen_r, 0, 0) @[dec_decode_ctl.scala 379:57]
      node _T_250 = eq(r_d_in.bits.i0rd, cam[3].bits.rd) @[dec_decode_ctl.scala 379:85]
      node _T_251 = and(_T_249, _T_250) @[dec_decode_ctl.scala 379:64]
      node _T_252 = bits(cam[3].bits.wb, 0, 0) @[dec_decode_ctl.scala 379:123]
      node _T_253 = and(_T_251, _T_252) @[dec_decode_ctl.scala 379:105]
      node _T_254 = or(_T_248, _T_253) @[dec_decode_ctl.scala 379:44]
      when _T_254 : @[dec_decode_ctl.scala 379:131]
        cam_in[3].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 380:23]
        skip @[dec_decode_ctl.scala 379:131]
      else : @[dec_decode_ctl.scala 381:16]
        cam_in[3].bits.rd <= cam[3].bits.rd @[dec_decode_ctl.scala 382:22]
        cam_in[3].bits.tag <= cam[3].bits.tag @[dec_decode_ctl.scala 382:22]
        cam_in[3].bits.wb <= cam[3].bits.wb @[dec_decode_ctl.scala 382:22]
        cam_in[3].valid <= cam[3].valid @[dec_decode_ctl.scala 382:22]
        skip @[dec_decode_ctl.scala 381:16]
    node _T_255 = eq(nonblock_load_valid_m_delay, UInt<1>("h01")) @[dec_decode_ctl.scala 384:37]
    node _T_256 = eq(io.dctl_busbuff.lsu_nonblock_load_inv_tag_r, cam[3].bits.tag) @[dec_decode_ctl.scala 384:92]
    node _T_257 = and(_T_255, _T_256) @[dec_decode_ctl.scala 384:44]
    node _T_258 = eq(cam[3].valid, UInt<1>("h01")) @[dec_decode_ctl.scala 384:128]
    node _T_259 = and(_T_257, _T_258) @[dec_decode_ctl.scala 384:113]
    when _T_259 : @[dec_decode_ctl.scala 384:135]
      cam_in[3].bits.wb <= UInt<1>("h01") @[dec_decode_ctl.scala 385:25]
      skip @[dec_decode_ctl.scala 384:135]
    when io.dec_tlu_force_halt : @[dec_decode_ctl.scala 388:32]
      cam_in[3].valid <= UInt<1>("h00") @[dec_decode_ctl.scala 389:23]
      skip @[dec_decode_ctl.scala 388:32]
    wire _T_260 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}
    _T_260.bits.rd <= cam_in[3].bits.rd
    _T_260.bits.tag <= cam_in[3].bits.tag
    _T_260.bits.wb <= cam_in[3].bits.wb
    _T_260.valid <= cam_in[3].valid
    node _T_261 = cat(cam_in[3].bits.wb, cam_in[3].bits.tag) @[lib.scala 494:61]
    node _T_262 = cat(_T_261, cam_in[3].bits.rd) @[lib.scala 494:61]
    node _T_263 = cat(_T_260.bits.wb, _T_260.bits.tag) @[lib.scala 494:74]
    node _T_264 = cat(_T_263, _T_260.bits.rd) @[lib.scala 494:74]
    node _T_265 = xor(_T_262, _T_264) @[lib.scala 494:68]
    node _T_266 = orr(_T_265) @[lib.scala 494:82]
    node _T_267 = xor(cam_in[3].valid, _T_260.valid) @[lib.scala 494:68]
    node _T_268 = orr(_T_267) @[lib.scala 494:82]
    node _T_269 = or(_T_266, _T_268) @[lib.scala 494:97]
    wire _T_270 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}} @[lib.scala 497:46]
    _T_270.bits.rd <= UInt<5>("h00") @[lib.scala 497:46]
    _T_270.bits.tag <= UInt<3>("h00") @[lib.scala 497:46]
    _T_270.bits.wb <= UInt<1>("h00") @[lib.scala 497:46]
    _T_270.valid <= UInt<1>("h00") @[lib.scala 497:46]
    reg _T_271 : {valid : UInt<1>, bits : {wb : UInt<1>, tag : UInt<3>, rd : UInt<5>}}, clock with : (reset => (reset, _T_270)) @[Reg.scala 27:20]
    when _T_269 : @[Reg.scala 28:19]
      _T_271.bits.rd <= cam_in[3].bits.rd @[Reg.scala 28:23]
      _T_271.bits.tag <= cam_in[3].bits.tag @[Reg.scala 28:23]
      _T_271.bits.wb <= cam_in[3].bits.wb @[Reg.scala 28:23]
      _T_271.valid <= cam_in[3].valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    _T_260.bits.rd <= _T_271.bits.rd @[lib.scala 497:16]
    _T_260.bits.tag <= _T_271.bits.tag @[lib.scala 497:16]
    _T_260.bits.wb <= _T_271.bits.wb @[lib.scala 497:16]
    _T_260.valid <= _T_271.valid @[lib.scala 497:16]
    cam_raw[3].bits.rd <= _T_260.bits.rd @[dec_decode_ctl.scala 392:15]
    cam_raw[3].bits.tag <= _T_260.bits.tag @[dec_decode_ctl.scala 392:15]
    cam_raw[3].bits.wb <= _T_260.bits.wb @[dec_decode_ctl.scala 392:15]
    cam_raw[3].valid <= _T_260.valid @[dec_decode_ctl.scala 392:15]
    node _T_272 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, cam_raw[3].bits.tag) @[dec_decode_ctl.scala 393:46]
    node _T_273 = and(_T_272, cam_raw[3].valid) @[dec_decode_ctl.scala 393:71]
    nonblock_load_write[3] <= _T_273 @[dec_decode_ctl.scala 393:28]
    io.dec_nonblock_load_waddr <= UInt<5>("h00") @[dec_decode_ctl.scala 396:29]
    node _T_274 = eq(r_d_in.bits.i0rd, io.dec_nonblock_load_waddr) @[dec_decode_ctl.scala 398:49]
    node nonblock_load_cancel = and(_T_274, i0_wen_r) @[dec_decode_ctl.scala 398:81]
    node _T_275 = or(nonblock_load_write[0], nonblock_load_write[1]) @[dec_decode_ctl.scala 399:108]
    node _T_276 = or(_T_275, nonblock_load_write[2]) @[dec_decode_ctl.scala 399:108]
    node _T_277 = or(_T_276, nonblock_load_write[3]) @[dec_decode_ctl.scala 399:108]
    node _T_278 = bits(_T_277, 0, 0) @[dec_decode_ctl.scala 399:112]
    node _T_279 = and(io.dctl_busbuff.lsu_nonblock_load_data_valid, _T_278) @[dec_decode_ctl.scala 399:77]
    node _T_280 = eq(nonblock_load_cancel, UInt<1>("h00")) @[dec_decode_ctl.scala 399:122]
    node _T_281 = and(_T_279, _T_280) @[dec_decode_ctl.scala 399:119]
    io.dec_nonblock_load_wen <= _T_281 @[dec_decode_ctl.scala 399:28]
    node _T_282 = eq(nonblock_load_rd, i0r.rs1) @[dec_decode_ctl.scala 400:54]
    node _T_283 = and(_T_282, io.dctl_busbuff.lsu_nonblock_load_valid_m) @[dec_decode_ctl.scala 400:66]
    node _T_284 = and(_T_283, io.decode_exu.dec_i0_rs1_en_d) @[dec_decode_ctl.scala 400:110]
    node _T_285 = eq(nonblock_load_rd, i0r.rs2) @[dec_decode_ctl.scala 400:161]
    node _T_286 = and(_T_285, io.dctl_busbuff.lsu_nonblock_load_valid_m) @[dec_decode_ctl.scala 400:173]
    node _T_287 = and(_T_286, io.decode_exu.dec_i0_rs2_en_d) @[dec_decode_ctl.scala 400:217]
    node i0_nonblock_boundary_stall = or(_T_284, _T_287) @[dec_decode_ctl.scala 400:142]
    i0_nonblock_load_stall <= i0_nonblock_boundary_stall @[dec_decode_ctl.scala 402:26]
    node _T_288 = bits(nonblock_load_write[0], 0, 0) @[Bitwise.scala 72:15]
    node _T_289 = mux(_T_288, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
    node _T_290 = and(_T_289, cam[0].bits.rd) @[dec_decode_ctl.scala 404:88]
    node _T_291 = and(io.decode_exu.dec_i0_rs1_en_d, cam[0].valid) @[dec_decode_ctl.scala 404:137]
    node _T_292 = eq(cam[0].bits.rd, i0r.rs1) @[dec_decode_ctl.scala 404:170]
    node _T_293 = and(_T_291, _T_292) @[dec_decode_ctl.scala 404:152]
    node _T_294 = and(io.decode_exu.dec_i0_rs2_en_d, cam[0].valid) @[dec_decode_ctl.scala 404:214]
    node _T_295 = eq(cam[0].bits.rd, i0r.rs2) @[dec_decode_ctl.scala 404:247]
    node _T_296 = and(_T_294, _T_295) @[dec_decode_ctl.scala 404:229]
    node _T_297 = bits(nonblock_load_write[1], 0, 0) @[Bitwise.scala 72:15]
    node _T_298 = mux(_T_297, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
    node _T_299 = and(_T_298, cam[1].bits.rd) @[dec_decode_ctl.scala 404:88]
    node _T_300 = and(io.decode_exu.dec_i0_rs1_en_d, cam[1].valid) @[dec_decode_ctl.scala 404:137]
    node _T_301 = eq(cam[1].bits.rd, i0r.rs1) @[dec_decode_ctl.scala 404:170]
    node _T_302 = and(_T_300, _T_301) @[dec_decode_ctl.scala 404:152]
    node _T_303 = and(io.decode_exu.dec_i0_rs2_en_d, cam[1].valid) @[dec_decode_ctl.scala 404:214]
    node _T_304 = eq(cam[1].bits.rd, i0r.rs2) @[dec_decode_ctl.scala 404:247]
    node _T_305 = and(_T_303, _T_304) @[dec_decode_ctl.scala 404:229]
    node _T_306 = bits(nonblock_load_write[2], 0, 0) @[Bitwise.scala 72:15]
    node _T_307 = mux(_T_306, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
    node _T_308 = and(_T_307, cam[2].bits.rd) @[dec_decode_ctl.scala 404:88]
    node _T_309 = and(io.decode_exu.dec_i0_rs1_en_d, cam[2].valid) @[dec_decode_ctl.scala 404:137]
    node _T_310 = eq(cam[2].bits.rd, i0r.rs1) @[dec_decode_ctl.scala 404:170]
    node _T_311 = and(_T_309, _T_310) @[dec_decode_ctl.scala 404:152]
    node _T_312 = and(io.decode_exu.dec_i0_rs2_en_d, cam[2].valid) @[dec_decode_ctl.scala 404:214]
    node _T_313 = eq(cam[2].bits.rd, i0r.rs2) @[dec_decode_ctl.scala 404:247]
    node _T_314 = and(_T_312, _T_313) @[dec_decode_ctl.scala 404:229]
    node _T_315 = bits(nonblock_load_write[3], 0, 0) @[Bitwise.scala 72:15]
    node _T_316 = mux(_T_315, UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
    node _T_317 = and(_T_316, cam[3].bits.rd) @[dec_decode_ctl.scala 404:88]
    node _T_318 = and(io.decode_exu.dec_i0_rs1_en_d, cam[3].valid) @[dec_decode_ctl.scala 404:137]
    node _T_319 = eq(cam[3].bits.rd, i0r.rs1) @[dec_decode_ctl.scala 404:170]
    node _T_320 = and(_T_318, _T_319) @[dec_decode_ctl.scala 404:152]
    node _T_321 = and(io.decode_exu.dec_i0_rs2_en_d, cam[3].valid) @[dec_decode_ctl.scala 404:214]
    node _T_322 = eq(cam[3].bits.rd, i0r.rs2) @[dec_decode_ctl.scala 404:247]
    node _T_323 = and(_T_321, _T_322) @[dec_decode_ctl.scala 404:229]
    node _T_324 = or(_T_290, _T_299) @[dec_decode_ctl.scala 405:69]
    node _T_325 = or(_T_324, _T_308) @[dec_decode_ctl.scala 405:69]
    node waddr = or(_T_325, _T_317) @[dec_decode_ctl.scala 405:69]
    node _T_326 = or(_T_293, _T_302) @[dec_decode_ctl.scala 405:102]
    node _T_327 = or(_T_326, _T_311) @[dec_decode_ctl.scala 405:102]
    node ld_stall_1 = or(_T_327, _T_320) @[dec_decode_ctl.scala 405:102]
    node _T_328 = or(_T_296, _T_305) @[dec_decode_ctl.scala 405:134]
    node _T_329 = or(_T_328, _T_314) @[dec_decode_ctl.scala 405:134]
    node ld_stall_2 = or(_T_329, _T_323) @[dec_decode_ctl.scala 405:134]
    io.dec_nonblock_load_waddr <= waddr @[dec_decode_ctl.scala 406:29]
    node _T_330 = or(ld_stall_1, ld_stall_2) @[dec_decode_ctl.scala 407:38]
    node _T_331 = or(_T_330, i0_nonblock_boundary_stall) @[dec_decode_ctl.scala 407:51]
    i0_nonblock_load_stall <= _T_331 @[dec_decode_ctl.scala 407:25]
    node _T_332 = eq(i0_predict_br, UInt<1>("h00")) @[dec_decode_ctl.scala 416:34]
    node i0_br_unpred = and(i0_dp.jal, _T_332) @[dec_decode_ctl.scala 416:32]
    node _T_333 = bits(i0_legal_decode_d, 0, 0) @[Bitwise.scala 72:15]
    node _T_334 = mux(_T_333, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
    node _T_335 = and(csr_read, io.dec_csr_wen_unq_d) @[dec_decode_ctl.scala 428:16]
    node _T_336 = bits(_T_335, 0, 0) @[dec_decode_ctl.scala 428:30]
    node _T_337 = eq(csr_read, UInt<1>("h00")) @[dec_decode_ctl.scala 429:6]
    node _T_338 = and(_T_337, io.dec_csr_wen_unq_d) @[dec_decode_ctl.scala 429:16]
    node _T_339 = bits(_T_338, 0, 0) @[dec_decode_ctl.scala 429:30]
    node _T_340 = eq(io.dec_csr_wen_unq_d, UInt<1>("h00")) @[dec_decode_ctl.scala 430:18]
    node _T_341 = and(csr_read, _T_340) @[dec_decode_ctl.scala 430:16]
    node _T_342 = bits(_T_341, 0, 0) @[dec_decode_ctl.scala 430:30]
    node _T_343 = or(i0_dp.zbb, i0_dp.zbs) @[dec_decode_ctl.scala 431:16]
    node _T_344 = or(_T_343, i0_dp.zbe) @[dec_decode_ctl.scala 431:28]
    node _T_345 = or(_T_344, i0_dp.zbc) @[dec_decode_ctl.scala 431:40]
    node _T_346 = or(_T_345, i0_dp.zbp) @[dec_decode_ctl.scala 431:52]
    node _T_347 = or(_T_346, i0_dp.zbr) @[dec_decode_ctl.scala 431:65]
    node _T_348 = or(_T_347, i0_dp.zbf) @[dec_decode_ctl.scala 431:77]
    node _T_349 = or(_T_348, i0_dp.zba) @[dec_decode_ctl.scala 431:89]
    node _T_350 = mux(i0_dp.mul, UInt<4>("h01"), UInt<4>("h00")) @[Mux.scala 98:16]
    node _T_351 = mux(i0_dp.load, UInt<4>("h02"), _T_350) @[Mux.scala 98:16]
    node _T_352 = mux(i0_dp.store, UInt<4>("h03"), _T_351) @[Mux.scala 98:16]
    node _T_353 = mux(i0_dp.pm_alu, UInt<4>("h04"), _T_352) @[Mux.scala 98:16]
    node _T_354 = mux(_T_349, UInt<4>("h0f"), _T_353) @[Mux.scala 98:16]
    node _T_355 = mux(_T_342, UInt<4>("h05"), _T_354) @[Mux.scala 98:16]
    node _T_356 = mux(_T_339, UInt<4>("h06"), _T_355) @[Mux.scala 98:16]
    node _T_357 = mux(_T_336, UInt<4>("h07"), _T_356) @[Mux.scala 98:16]
    node _T_358 = mux(i0_dp.ebreak, UInt<4>("h08"), _T_357) @[Mux.scala 98:16]
    node _T_359 = mux(i0_dp.ecall, UInt<4>("h09"), _T_358) @[Mux.scala 98:16]
    node _T_360 = mux(i0_dp.fence, UInt<4>("h0a"), _T_359) @[Mux.scala 98:16]
    node _T_361 = mux(i0_dp.fence_i, UInt<4>("h0b"), _T_360) @[Mux.scala 98:16]
    node _T_362 = mux(i0_dp.mret, UInt<4>("h0c"), _T_361) @[Mux.scala 98:16]
    node _T_363 = mux(i0_dp.condbr, UInt<4>("h0d"), _T_362) @[Mux.scala 98:16]
    node _T_364 = mux(i0_dp.jal, UInt<4>("h0e"), _T_363) @[Mux.scala 98:16]
    node _T_365 = and(_T_334, _T_364) @[dec_decode_ctl.scala 420:49]
    d_t.pmu_i0_itype <= _T_365 @[dec_decode_ctl.scala 420:21]
    inst i0_dec of dec_dec_ctl @[dec_decode_ctl.scala 438:22]
    i0_dec.clock <= clock
    i0_dec.reset <= reset
    i0_dec.io.ins <= io.dec_i0_instr_d @[dec_decode_ctl.scala 439:16]
    i0_dp_raw.legal <= i0_dec.io.out.legal @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.pm_alu <= i0_dec.io.out.pm_alu @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.fence_i <= i0_dec.io.out.fence_i @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.fence <= i0_dec.io.out.fence @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rem <= i0_dec.io.out.rem @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.div <= i0_dec.io.out.div @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.low <= i0_dec.io.out.low @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rs2_sign <= i0_dec.io.out.rs2_sign @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rs1_sign <= i0_dec.io.out.rs1_sign @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.mul <= i0_dec.io.out.mul @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.mret <= i0_dec.io.out.mret @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.ecall <= i0_dec.io.out.ecall @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.ebreak <= i0_dec.io.out.ebreak @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.postsync <= i0_dec.io.out.postsync @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.presync <= i0_dec.io.out.presync @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.csr_imm <= i0_dec.io.out.csr_imm @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.csr_write <= i0_dec.io.out.csr_write @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.csr_set <= i0_dec.io.out.csr_set @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.csr_clr <= i0_dec.io.out.csr_clr @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.csr_read <= i0_dec.io.out.csr_read @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.word <= i0_dec.io.out.word @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.half <= i0_dec.io.out.half @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.by <= i0_dec.io.out.by @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.jal <= i0_dec.io.out.jal @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.blt <= i0_dec.io.out.blt @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.bge <= i0_dec.io.out.bge @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.bne <= i0_dec.io.out.bne @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.beq <= i0_dec.io.out.beq @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.condbr <= i0_dec.io.out.condbr @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.unsign <= i0_dec.io.out.unsign @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.slt <= i0_dec.io.out.slt @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.srl <= i0_dec.io.out.srl @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sra <= i0_dec.io.out.sra @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sll <= i0_dec.io.out.sll @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.lxor <= i0_dec.io.out.lxor @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.lor <= i0_dec.io.out.lor @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.land <= i0_dec.io.out.land @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sub <= i0_dec.io.out.sub @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.add <= i0_dec.io.out.add @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.lsu <= i0_dec.io.out.lsu @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.store <= i0_dec.io.out.store @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.load <= i0_dec.io.out.load @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.pc <= i0_dec.io.out.pc @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.imm20 <= i0_dec.io.out.imm20 @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.shimm5 <= i0_dec.io.out.shimm5 @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rd <= i0_dec.io.out.rd @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.imm12 <= i0_dec.io.out.imm12 @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rs2 <= i0_dec.io.out.rs2 @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rs1 <= i0_dec.io.out.rs1 @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.alu <= i0_dec.io.out.alu @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zba <= i0_dec.io.out.zba @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sh3add <= i0_dec.io.out.sh3add @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sh2add <= i0_dec.io.out.sh2add @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sh1add <= i0_dec.io.out.sh1add @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbf <= i0_dec.io.out.zbf @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.bfp <= i0_dec.io.out.bfp @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbr <= i0_dec.io.out.zbr @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32c_w <= i0_dec.io.out.crc32c_w @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32c_h <= i0_dec.io.out.crc32c_h @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32c_b <= i0_dec.io.out.crc32c_b @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32_w <= i0_dec.io.out.crc32_w @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32_h <= i0_dec.io.out.crc32_h @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.crc32_b <= i0_dec.io.out.crc32_b @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbp <= i0_dec.io.out.zbp @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.unshfl <= i0_dec.io.out.unshfl @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.shfl <= i0_dec.io.out.shfl @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbc <= i0_dec.io.out.zbc @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.clmulr <= i0_dec.io.out.clmulr @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.clmulh <= i0_dec.io.out.clmulh @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.clmul <= i0_dec.io.out.clmul @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbe <= i0_dec.io.out.zbe @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.bdep <= i0_dec.io.out.bdep @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.bext <= i0_dec.io.out.bext @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbs <= i0_dec.io.out.zbs @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sbext <= i0_dec.io.out.sbext @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sbinv <= i0_dec.io.out.sbinv @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sbclr <= i0_dec.io.out.sbclr @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sbset <= i0_dec.io.out.sbset @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.zbb <= i0_dec.io.out.zbb @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.gorc <= i0_dec.io.out.gorc @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.grev <= i0_dec.io.out.grev @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.ror <= i0_dec.io.out.ror @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.rol <= i0_dec.io.out.rol @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.packh <= i0_dec.io.out.packh @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.packu <= i0_dec.io.out.packu @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.pack <= i0_dec.io.out.pack @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.max <= i0_dec.io.out.max @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.min <= i0_dec.io.out.min @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sro <= i0_dec.io.out.sro @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.slo <= i0_dec.io.out.slo @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sext_h <= i0_dec.io.out.sext_h @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.sext_b <= i0_dec.io.out.sext_b @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.pcnt <= i0_dec.io.out.pcnt @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.ctz <= i0_dec.io.out.ctz @[dec_decode_ctl.scala 440:12]
    i0_dp_raw.clz <= i0_dec.io.out.clz @[dec_decode_ctl.scala 440:12]
    reg _T_366 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 442:45]
    _T_366 <= io.lsu_idle_any @[dec_decode_ctl.scala 442:45]
    lsu_idle <= _T_366 @[dec_decode_ctl.scala 442:11]
    node _T_367 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 445:73]
    node _T_368 = and(leak1_i1_stall, _T_367) @[dec_decode_ctl.scala 445:71]
    node _T_369 = or(io.dec_tlu_flush_leak_one_r, _T_368) @[dec_decode_ctl.scala 445:53]
    leak1_i1_stall_in <= _T_369 @[dec_decode_ctl.scala 445:21]
    leak1_mode <= leak1_i1_stall @[dec_decode_ctl.scala 446:14]
    node _T_370 = and(io.dec_aln.dec_i0_decode_d, leak1_i1_stall) @[dec_decode_ctl.scala 447:53]
    node _T_371 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 447:91]
    node _T_372 = and(leak1_i0_stall, _T_371) @[dec_decode_ctl.scala 447:89]
    node _T_373 = or(_T_370, _T_372) @[dec_decode_ctl.scala 447:71]
    leak1_i0_stall_in <= _T_373 @[dec_decode_ctl.scala 447:21]
    node _T_374 = bits(io.dec_i0_instr_d, 31, 31) @[dec_decode_ctl.scala 451:29]
    node _T_375 = bits(io.dec_i0_instr_d, 19, 12) @[dec_decode_ctl.scala 451:36]
    node _T_376 = bits(io.dec_i0_instr_d, 20, 20) @[dec_decode_ctl.scala 451:46]
    node _T_377 = bits(io.dec_i0_instr_d, 30, 21) @[dec_decode_ctl.scala 451:53]
    node _T_378 = cat(_T_376, _T_377) @[Cat.scala 29:58]
    node _T_379 = cat(_T_374, _T_375) @[Cat.scala 29:58]
    node i0_pcall_imm = cat(_T_379, _T_378) @[Cat.scala 29:58]
    node _T_380 = bits(i0_pcall_imm, 11, 11) @[dec_decode_ctl.scala 452:46]
    node _T_381 = bits(_T_380, 0, 0) @[dec_decode_ctl.scala 452:51]
    node _T_382 = bits(i0_pcall_imm, 19, 12) @[dec_decode_ctl.scala 452:71]
    node _T_383 = eq(_T_382, UInt<8>("h0ff")) @[dec_decode_ctl.scala 452:79]
    node _T_384 = bits(i0_pcall_imm, 19, 12) @[dec_decode_ctl.scala 452:104]
    node _T_385 = eq(_T_384, UInt<8>("h00")) @[dec_decode_ctl.scala 452:112]
    node i0_pcall_12b_offset = mux(_T_381, _T_383, _T_385) @[dec_decode_ctl.scala 452:33]
    node _T_386 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[dec_decode_ctl.scala 453:47]
    node _T_387 = eq(i0r.rd, UInt<5>("h01")) @[dec_decode_ctl.scala 453:76]
    node _T_388 = eq(i0r.rd, UInt<5>("h05")) @[dec_decode_ctl.scala 453:98]
    node _T_389 = or(_T_387, _T_388) @[dec_decode_ctl.scala 453:89]
    node i0_pcall_case = and(_T_386, _T_389) @[dec_decode_ctl.scala 453:65]
    node _T_390 = and(i0_pcall_12b_offset, i0_dp_raw.imm20) @[dec_decode_ctl.scala 454:47]
    node _T_391 = eq(i0r.rd, UInt<5>("h01")) @[dec_decode_ctl.scala 454:76]
    node _T_392 = eq(i0r.rd, UInt<5>("h05")) @[dec_decode_ctl.scala 454:98]
    node _T_393 = or(_T_391, _T_392) @[dec_decode_ctl.scala 454:89]
    node _T_394 = eq(_T_393, UInt<1>("h00")) @[dec_decode_ctl.scala 454:67]
    node i0_pja_case = and(_T_390, _T_394) @[dec_decode_ctl.scala 454:65]
    node _T_395 = and(i0_dp_raw.jal, i0_pcall_case) @[dec_decode_ctl.scala 455:38]
    i0_pcall_raw <= _T_395 @[dec_decode_ctl.scala 455:20]
    node _T_396 = and(i0_dp.jal, i0_pcall_case) @[dec_decode_ctl.scala 456:38]
    i0_pcall <= _T_396 @[dec_decode_ctl.scala 456:20]
    node _T_397 = and(i0_dp_raw.jal, i0_pja_case) @[dec_decode_ctl.scala 457:38]
    i0_pja_raw <= _T_397 @[dec_decode_ctl.scala 457:20]
    node _T_398 = and(i0_dp.jal, i0_pja_case) @[dec_decode_ctl.scala 458:38]
    i0_pja <= _T_398 @[dec_decode_ctl.scala 458:20]
    node _T_399 = or(i0_pcall_raw, i0_pja_raw) @[dec_decode_ctl.scala 459:41]
    node _T_400 = bits(_T_399, 0, 0) @[dec_decode_ctl.scala 459:55]
    node _T_401 = bits(i0_pcall_imm, 11, 0) @[dec_decode_ctl.scala 459:75]
    node _T_402 = bits(io.dec_i0_instr_d, 31, 31) @[dec_decode_ctl.scala 459:90]
    node _T_403 = bits(io.dec_i0_instr_d, 7, 7) @[dec_decode_ctl.scala 459:97]
    node _T_404 = bits(io.dec_i0_instr_d, 30, 25) @[dec_decode_ctl.scala 459:103]
    node _T_405 = bits(io.dec_i0_instr_d, 11, 8) @[dec_decode_ctl.scala 459:113]
    node _T_406 = cat(_T_404, _T_405) @[Cat.scala 29:58]
    node _T_407 = cat(_T_402, _T_403) @[Cat.scala 29:58]
    node _T_408 = cat(_T_407, _T_406) @[Cat.scala 29:58]
    node _T_409 = mux(_T_400, _T_401, _T_408) @[dec_decode_ctl.scala 459:26]
    i0_br_offset <= _T_409 @[dec_decode_ctl.scala 459:20]
    node _T_410 = and(i0_dp_raw.jal, i0_dp_raw.imm12) @[dec_decode_ctl.scala 461:37]
    node _T_411 = eq(i0r.rd, UInt<5>("h00")) @[dec_decode_ctl.scala 461:65]
    node _T_412 = and(_T_410, _T_411) @[dec_decode_ctl.scala 461:55]
    node _T_413 = eq(i0r.rs1, UInt<5>("h01")) @[dec_decode_ctl.scala 461:89]
    node _T_414 = eq(i0r.rs1, UInt<5>("h05")) @[dec_decode_ctl.scala 461:111]
    node _T_415 = or(_T_413, _T_414) @[dec_decode_ctl.scala 461:101]
    node i0_pret_case = and(_T_412, _T_415) @[dec_decode_ctl.scala 461:79]
    node _T_416 = and(i0_dp_raw.jal, i0_pret_case) @[dec_decode_ctl.scala 462:32]
    i0_pret_raw <= _T_416 @[dec_decode_ctl.scala 462:15]
    node _T_417 = and(i0_dp.jal, i0_pret_case) @[dec_decode_ctl.scala 463:32]
    i0_pret <= _T_417 @[dec_decode_ctl.scala 463:15]
    node _T_418 = eq(i0_pcall_case, UInt<1>("h00")) @[dec_decode_ctl.scala 464:35]
    node _T_419 = and(i0_dp.jal, _T_418) @[dec_decode_ctl.scala 464:32]
    node _T_420 = eq(i0_pja_case, UInt<1>("h00")) @[dec_decode_ctl.scala 464:52]
    node _T_421 = and(_T_419, _T_420) @[dec_decode_ctl.scala 464:50]
    node _T_422 = eq(i0_pret_case, UInt<1>("h00")) @[dec_decode_ctl.scala 464:67]
    node _T_423 = and(_T_421, _T_422) @[dec_decode_ctl.scala 464:65]
    i0_jal <= _T_423 @[dec_decode_ctl.scala 464:15]
    io.dec_div.div_p.valid <= div_decode_d @[dec_decode_ctl.scala 467:29]
    io.dec_div.div_p.bits.unsign <= i0_dp.unsign @[dec_decode_ctl.scala 468:34]
    io.dec_div.div_p.bits.rem <= i0_dp.rem @[dec_decode_ctl.scala 469:34]
    io.decode_exu.mul_p.valid <= mul_decode_d @[dec_decode_ctl.scala 471:32]
    io.decode_exu.mul_p.bits.rs1_sign <= i0_dp.rs1_sign @[dec_decode_ctl.scala 472:37]
    io.decode_exu.mul_p.bits.rs2_sign <= i0_dp.rs2_sign @[dec_decode_ctl.scala 473:37]
    io.decode_exu.mul_p.bits.low <= i0_dp.low @[dec_decode_ctl.scala 474:37]
    io.decode_exu.mul_p.bits.bext <= i0_dp.bext @[dec_decode_ctl.scala 475:37]
    io.decode_exu.mul_p.bits.bdep <= i0_dp.bdep @[dec_decode_ctl.scala 476:37]
    io.decode_exu.mul_p.bits.clmul <= i0_dp.clmul @[dec_decode_ctl.scala 477:37]
    io.decode_exu.mul_p.bits.clmulh <= i0_dp.clmulh @[dec_decode_ctl.scala 478:37]
    io.decode_exu.mul_p.bits.clmulr <= i0_dp.clmulr @[dec_decode_ctl.scala 479:37]
    io.decode_exu.mul_p.bits.grev <= i0_dp.grev @[dec_decode_ctl.scala 480:37]
    io.decode_exu.mul_p.bits.gorc <= i0_dp.gorc @[dec_decode_ctl.scala 481:37]
    io.decode_exu.mul_p.bits.shfl <= i0_dp.shfl @[dec_decode_ctl.scala 482:37]
    io.decode_exu.mul_p.bits.unshfl <= i0_dp.unshfl @[dec_decode_ctl.scala 483:37]
    io.decode_exu.mul_p.bits.crc32_b <= i0_dp.crc32_b @[dec_decode_ctl.scala 484:37]
    io.decode_exu.mul_p.bits.crc32_h <= i0_dp.crc32_h @[dec_decode_ctl.scala 485:37]
    io.decode_exu.mul_p.bits.crc32_w <= i0_dp.crc32_w @[dec_decode_ctl.scala 486:37]
    io.decode_exu.mul_p.bits.crc32c_b <= i0_dp.crc32c_b @[dec_decode_ctl.scala 487:37]
    io.decode_exu.mul_p.bits.crc32c_h <= i0_dp.crc32c_h @[dec_decode_ctl.scala 488:37]
    io.decode_exu.mul_p.bits.crc32c_w <= i0_dp.crc32c_w @[dec_decode_ctl.scala 489:37]
    io.decode_exu.mul_p.bits.bfp <= i0_dp.bfp @[dec_decode_ctl.scala 490:37]
    wire _T_424 : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}} @[dec_decode_ctl.scala 493:27]
    _T_424.bits.store_data_bypass_m <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.load_ldst_bypass_d <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.store_data_bypass_d <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.dma <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.unsign <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.store <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.load <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.dword <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.word <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.half <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.by <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.stack <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.bits.fast_int <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    _T_424.valid <= UInt<1>("h00") @[dec_decode_ctl.scala 493:27]
    io.lsu_p.bits.store_data_bypass_m <= _T_424.bits.store_data_bypass_m @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.load_ldst_bypass_d <= _T_424.bits.load_ldst_bypass_d @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.store_data_bypass_d <= _T_424.bits.store_data_bypass_d @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.dma <= _T_424.bits.dma @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.unsign <= _T_424.bits.unsign @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.store <= _T_424.bits.store @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.load <= _T_424.bits.load @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.dword <= _T_424.bits.dword @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.word <= _T_424.bits.word @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.half <= _T_424.bits.half @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.by <= _T_424.bits.by @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.stack <= _T_424.bits.stack @[dec_decode_ctl.scala 493:12]
    io.lsu_p.bits.fast_int <= _T_424.bits.fast_int @[dec_decode_ctl.scala 493:12]
    io.lsu_p.valid <= _T_424.valid @[dec_decode_ctl.scala 493:12]
    when io.decode_exu.dec_extint_stall : @[dec_decode_ctl.scala 494:40]
      io.lsu_p.bits.load <= UInt<1>("h01") @[dec_decode_ctl.scala 495:29]
      io.lsu_p.bits.word <= UInt<1>("h01") @[dec_decode_ctl.scala 496:29]
      io.lsu_p.bits.fast_int <= UInt<1>("h01") @[dec_decode_ctl.scala 497:29]
      io.lsu_p.valid <= UInt<1>("h01") @[dec_decode_ctl.scala 498:24]
      skip @[dec_decode_ctl.scala 494:40]
    else : @[dec_decode_ctl.scala 501:15]
      io.lsu_p.valid <= lsu_decode_d @[dec_decode_ctl.scala 502:35]
      io.lsu_p.bits.load <= i0_dp.load @[dec_decode_ctl.scala 503:40]
      io.lsu_p.bits.store <= i0_dp.store @[dec_decode_ctl.scala 504:40]
      io.lsu_p.bits.by <= i0_dp.by @[dec_decode_ctl.scala 505:40]
      io.lsu_p.bits.half <= i0_dp.half @[dec_decode_ctl.scala 506:40]
      io.lsu_p.bits.word <= i0_dp.word @[dec_decode_ctl.scala 507:40]
      node _T_425 = eq(i0r.rs1, UInt<5>("h02")) @[dec_decode_ctl.scala 508:41]
      io.lsu_p.bits.stack <= _T_425 @[dec_decode_ctl.scala 508:29]
      io.lsu_p.bits.load_ldst_bypass_d <= load_ldst_bypass_d @[dec_decode_ctl.scala 509:40]
      io.lsu_p.bits.store_data_bypass_d <= store_data_bypass_d @[dec_decode_ctl.scala 510:40]
      io.lsu_p.bits.store_data_bypass_m <= store_data_bypass_m @[dec_decode_ctl.scala 511:40]
      io.lsu_p.bits.unsign <= i0_dp.unsign @[dec_decode_ctl.scala 512:40]
      skip @[dec_decode_ctl.scala 501:15]
    node _T_426 = and(i0_dp.csr_read, io.dec_ib0_valid_d) @[dec_decode_ctl.scala 516:47]
    io.dec_alu.dec_csr_ren_d <= _T_426 @[dec_decode_ctl.scala 516:29]
    node _T_427 = bits(i0_legal_decode_d, 0, 0) @[dec_decode_ctl.scala 517:56]
    node _T_428 = and(i0_dp.csr_read, _T_427) @[dec_decode_ctl.scala 517:36]
    csr_read <= _T_428 @[dec_decode_ctl.scala 517:18]
    node _T_429 = eq(io.dec_debug_fence_d, UInt<1>("h00")) @[dec_decode_ctl.scala 519:42]
    node i0_csr_write = and(i0_dp.csr_write, _T_429) @[dec_decode_ctl.scala 519:40]
    node _T_430 = bits(i0_legal_decode_d, 0, 0) @[dec_decode_ctl.scala 520:61]
    node csr_clr_d = and(i0_dp.csr_clr, _T_430) @[dec_decode_ctl.scala 520:41]
    node _T_431 = bits(i0_legal_decode_d, 0, 0) @[dec_decode_ctl.scala 521:59]
    node csr_set_d = and(i0_dp.csr_set, _T_431) @[dec_decode_ctl.scala 521:39]
    node _T_432 = bits(i0_legal_decode_d, 0, 0) @[dec_decode_ctl.scala 522:59]
    node csr_write_d = and(i0_csr_write, _T_432) @[dec_decode_ctl.scala 522:39]
    node _T_433 = eq(i0_dp.csr_read, UInt<1>("h00")) @[dec_decode_ctl.scala 524:41]
    node _T_434 = and(i0_csr_write, _T_433) @[dec_decode_ctl.scala 524:39]
    i0_csr_write_only_d <= _T_434 @[dec_decode_ctl.scala 524:23]
    node _T_435 = or(i0_dp.csr_clr, i0_dp.csr_set) @[dec_decode_ctl.scala 525:42]
    node _T_436 = or(_T_435, i0_csr_write) @[dec_decode_ctl.scala 525:58]
    node _T_437 = and(_T_436, io.dec_ib0_valid_d) @[dec_decode_ctl.scala 525:74]
    io.dec_csr_wen_unq_d <= _T_437 @[dec_decode_ctl.scala 525:24]
    node any_csr_d = or(i0_dp.csr_read, i0_csr_write) @[dec_decode_ctl.scala 527:34]
    node _T_438 = and(any_csr_d, io.dec_ib0_valid_d) @[dec_decode_ctl.scala 528:37]
    io.dec_csr_any_unq_d <= _T_438 @[dec_decode_ctl.scala 528:24]
    node _T_439 = bits(io.dec_csr_any_unq_d, 0, 0) @[Bitwise.scala 72:15]
    node _T_440 = mux(_T_439, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_441 = bits(io.dec_i0_instr_d, 31, 20) @[dec_decode_ctl.scala 529:62]
    node _T_442 = and(_T_440, _T_441) @[dec_decode_ctl.scala 529:58]
    io.dec_csr_rdaddr_d <= _T_442 @[dec_decode_ctl.scala 529:24]
    node _T_443 = and(r_d.bits.csrwen, r_d.valid) @[dec_decode_ctl.scala 530:53]
    node _T_444 = bits(_T_443, 0, 0) @[Bitwise.scala 72:15]
    node _T_445 = mux(_T_444, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_446 = and(_T_445, r_d.bits.csrwaddr) @[dec_decode_ctl.scala 530:67]
    io.dec_csr_wraddr_r <= _T_446 @[dec_decode_ctl.scala 530:24]
    node _T_447 = and(r_d.bits.csrwen, r_d.valid) @[dec_decode_ctl.scala 534:39]
    node _T_448 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[dec_decode_ctl.scala 534:53]
    node _T_449 = and(_T_447, _T_448) @[dec_decode_ctl.scala 534:51]
    io.dec_csr_wen_r <= _T_449 @[dec_decode_ctl.scala 534:20]
    node _T_450 = eq(r_d.bits.csrwaddr, UInt<10>("h0300")) @[dec_decode_ctl.scala 537:50]
    node _T_451 = eq(r_d.bits.csrwaddr, UInt<10>("h0304")) @[dec_decode_ctl.scala 537:85]
    node _T_452 = or(_T_450, _T_451) @[dec_decode_ctl.scala 537:64]
    node _T_453 = and(_T_452, r_d.bits.csrwen) @[dec_decode_ctl.scala 537:100]
    node _T_454 = and(_T_453, r_d.valid) @[dec_decode_ctl.scala 537:118]
    node _T_455 = eq(io.dec_tlu_i0_kill_writeb_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 537:132]
    node _T_456 = and(_T_454, _T_455) @[dec_decode_ctl.scala 537:130]
    io.dec_csr_stall_int_ff <= _T_456 @[dec_decode_ctl.scala 537:27]
    reg csr_read_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 539:52]
    csr_read_x <= csr_read @[dec_decode_ctl.scala 539:52]
    reg csr_clr_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 540:51]
    csr_clr_x <= csr_clr_d @[dec_decode_ctl.scala 540:51]
    reg csr_set_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 541:51]
    csr_set_x <= csr_set_d @[dec_decode_ctl.scala 541:51]
    reg csr_write_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 542:53]
    csr_write_x <= csr_write_d @[dec_decode_ctl.scala 542:53]
    reg csr_imm_x : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 543:51]
    csr_imm_x <= i0_dp.csr_imm @[dec_decode_ctl.scala 543:51]
    node _T_457 = bits(io.dec_i0_instr_d, 19, 15) @[dec_decode_ctl.scala 546:27]
    node _T_458 = bits(any_csr_d, 0, 0) @[dec_decode_ctl.scala 546:60]
    node _T_459 = and(i0_x_data_en, _T_458) @[dec_decode_ctl.scala 546:48]
    node _T_460 = bits(_T_459, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr of rvclkhdr @[lib.scala 404:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr.io.en <= _T_460 @[lib.scala 407:17]
    rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg csrimm_x : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_460 : @[Reg.scala 28:19]
      csrimm_x <= _T_457 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_461 = bits(any_csr_d, 0, 0) @[dec_decode_ctl.scala 547:74]
    node _T_462 = and(i0_x_data_en, _T_461) @[dec_decode_ctl.scala 547:62]
    node _T_463 = bits(_T_462, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 404:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_1.io.en <= _T_463 @[lib.scala 407:17]
    rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg csr_rddata_x : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_463 : @[Reg.scala 28:19]
      csr_rddata_x <= io.dec_csr_rddata_d @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_464 = bits(csr_imm_x, 0, 0) @[dec_decode_ctl.scala 550:15]
    wire _T_465 : UInt<1>[27] @[lib.scala 12:48]
    _T_465[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[9] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[10] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[11] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[12] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[13] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[14] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[15] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[16] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[17] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[18] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[19] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[20] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[21] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[22] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[23] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[24] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[25] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_465[26] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_466 = cat(_T_465[0], _T_465[1]) @[Cat.scala 29:58]
    node _T_467 = cat(_T_466, _T_465[2]) @[Cat.scala 29:58]
    node _T_468 = cat(_T_467, _T_465[3]) @[Cat.scala 29:58]
    node _T_469 = cat(_T_468, _T_465[4]) @[Cat.scala 29:58]
    node _T_470 = cat(_T_469, _T_465[5]) @[Cat.scala 29:58]
    node _T_471 = cat(_T_470, _T_465[6]) @[Cat.scala 29:58]
    node _T_472 = cat(_T_471, _T_465[7]) @[Cat.scala 29:58]
    node _T_473 = cat(_T_472, _T_465[8]) @[Cat.scala 29:58]
    node _T_474 = cat(_T_473, _T_465[9]) @[Cat.scala 29:58]
    node _T_475 = cat(_T_474, _T_465[10]) @[Cat.scala 29:58]
    node _T_476 = cat(_T_475, _T_465[11]) @[Cat.scala 29:58]
    node _T_477 = cat(_T_476, _T_465[12]) @[Cat.scala 29:58]
    node _T_478 = cat(_T_477, _T_465[13]) @[Cat.scala 29:58]
    node _T_479 = cat(_T_478, _T_465[14]) @[Cat.scala 29:58]
    node _T_480 = cat(_T_479, _T_465[15]) @[Cat.scala 29:58]
    node _T_481 = cat(_T_480, _T_465[16]) @[Cat.scala 29:58]
    node _T_482 = cat(_T_481, _T_465[17]) @[Cat.scala 29:58]
    node _T_483 = cat(_T_482, _T_465[18]) @[Cat.scala 29:58]
    node _T_484 = cat(_T_483, _T_465[19]) @[Cat.scala 29:58]
    node _T_485 = cat(_T_484, _T_465[20]) @[Cat.scala 29:58]
    node _T_486 = cat(_T_485, _T_465[21]) @[Cat.scala 29:58]
    node _T_487 = cat(_T_486, _T_465[22]) @[Cat.scala 29:58]
    node _T_488 = cat(_T_487, _T_465[23]) @[Cat.scala 29:58]
    node _T_489 = cat(_T_488, _T_465[24]) @[Cat.scala 29:58]
    node _T_490 = cat(_T_489, _T_465[25]) @[Cat.scala 29:58]
    node _T_491 = cat(_T_490, _T_465[26]) @[Cat.scala 29:58]
    node _T_492 = bits(csrimm_x, 4, 0) @[dec_decode_ctl.scala 550:53]
    node _T_493 = cat(_T_491, _T_492) @[Cat.scala 29:58]
    node _T_494 = bits(csr_imm_x, 0, 0) @[dec_decode_ctl.scala 551:16]
    node _T_495 = eq(_T_494, UInt<1>("h00")) @[dec_decode_ctl.scala 551:5]
    node _T_496 = mux(_T_464, _T_493, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_497 = mux(_T_495, io.decode_exu.exu_csr_rs1_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_498 = or(_T_496, _T_497) @[Mux.scala 27:72]
    wire csr_mask_x : UInt<32> @[Mux.scala 27:72]
    csr_mask_x <= _T_498 @[Mux.scala 27:72]
    node _T_499 = not(csr_mask_x) @[dec_decode_ctl.scala 554:38]
    node _T_500 = and(csr_rddata_x, _T_499) @[dec_decode_ctl.scala 554:35]
    node _T_501 = or(csr_rddata_x, csr_mask_x) @[dec_decode_ctl.scala 555:35]
    node _T_502 = mux(csr_clr_x, _T_500, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_503 = mux(csr_set_x, _T_501, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_504 = mux(csr_write_x, csr_mask_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_505 = or(_T_502, _T_503) @[Mux.scala 27:72]
    node _T_506 = or(_T_505, _T_504) @[Mux.scala 27:72]
    wire write_csr_data_x : UInt @[Mux.scala 27:72]
    write_csr_data_x <= _T_506 @[Mux.scala 27:72]
    node _T_507 = eq(io.dec_tlu_flush_pause_r, UInt<1>("h00")) @[dec_decode_ctl.scala 558:49]
    node _T_508 = and(io.dec_tlu_flush_lower_r, _T_507) @[dec_decode_ctl.scala 558:47]
    node _T_509 = mux(UInt<1>("h00"), UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12]
    node _T_510 = bits(write_csr_data, 0, 0) @[dec_decode_ctl.scala 558:145]
    node _T_511 = cat(_T_509, _T_510) @[Cat.scala 29:58]
    node _T_512 = eq(write_csr_data, _T_511) @[dec_decode_ctl.scala 558:109]
    node _T_513 = and(pause_stall, _T_512) @[dec_decode_ctl.scala 558:91]
    node clear_pause = or(_T_508, _T_513) @[dec_decode_ctl.scala 558:76]
    node _T_514 = or(io.dec_tlu_wr_pause_r, pause_stall) @[dec_decode_ctl.scala 559:44]
    node _T_515 = eq(clear_pause, UInt<1>("h00")) @[dec_decode_ctl.scala 559:61]
    node _T_516 = and(_T_514, _T_515) @[dec_decode_ctl.scala 559:59]
    pause_state_in <= _T_516 @[dec_decode_ctl.scala 559:18]
    io.dec_pause_state <= pause_stall @[dec_decode_ctl.scala 560:22]
    node _T_517 = eq(tlu_wr_pause_r1, UInt<1>("h00")) @[dec_decode_ctl.scala 562:44]
    node _T_518 = eq(tlu_wr_pause_r2, UInt<1>("h00")) @[dec_decode_ctl.scala 562:64]
    node _T_519 = and(_T_517, _T_518) @[dec_decode_ctl.scala 562:61]
    node _T_520 = and(pause_stall, _T_519) @[dec_decode_ctl.scala 562:41]
    io.dec_pause_state_cg <= _T_520 @[dec_decode_ctl.scala 562:25]
    node _T_521 = sub(write_csr_data, UInt<32>("h01")) @[dec_decode_ctl.scala 565:59]
    node _T_522 = tail(_T_521, 1) @[dec_decode_ctl.scala 565:59]
    node _T_523 = mux(io.dec_tlu_wr_pause_r, io.dec_csr_wrdata_r, write_csr_data_x) @[dec_decode_ctl.scala 566:8]
    node write_csr_data_in = mux(pause_stall, _T_522, _T_523) @[dec_decode_ctl.scala 565:30]
    node _T_524 = or(csr_clr_x, csr_set_x) @[dec_decode_ctl.scala 567:34]
    node _T_525 = or(_T_524, csr_write_x) @[dec_decode_ctl.scala 567:46]
    node _T_526 = and(_T_525, csr_read_x) @[dec_decode_ctl.scala 567:61]
    node _T_527 = or(_T_526, io.dec_tlu_wr_pause_r) @[dec_decode_ctl.scala 567:75]
    node csr_data_wen = or(_T_527, pause_stall) @[dec_decode_ctl.scala 567:99]
    inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 404:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= io.free_l2clk @[lib.scala 406:18]
    rvclkhdr_2.io.en <= csr_data_wen @[lib.scala 407:17]
    rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg _T_528 : UInt, io.free_l2clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when csr_data_wen : @[Reg.scala 28:19]
      _T_528 <= write_csr_data_in @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    write_csr_data <= _T_528 @[dec_decode_ctl.scala 568:18]
    node _T_529 = and(r_d.bits.csrwonly, r_d.valid) @[dec_decode_ctl.scala 574:50]
    node _T_530 = bits(_T_529, 0, 0) @[dec_decode_ctl.scala 574:63]
    node _T_531 = mux(_T_530, i0_result_corr_r, write_csr_data) @[dec_decode_ctl.scala 574:30]
    io.dec_csr_wrdata_r <= _T_531 @[dec_decode_ctl.scala 574:24]
    node _T_532 = or(x_d.bits.csrwonly, r_d.bits.csrwonly) @[dec_decode_ctl.scala 576:43]
    node prior_csr_write = or(_T_532, wbd.bits.csrwonly) @[dec_decode_ctl.scala 576:63]
    node _T_533 = bits(io.dbg_dctl.dbg_cmd_wrdata, 0, 0) @[dec_decode_ctl.scala 578:76]
    node debug_fence_i = and(io.dec_debug_fence_d, _T_533) @[dec_decode_ctl.scala 578:48]
    node _T_534 = bits(io.dbg_dctl.dbg_cmd_wrdata, 1, 1) @[dec_decode_ctl.scala 579:76]
    node debug_fence_raw = and(io.dec_debug_fence_d, _T_534) @[dec_decode_ctl.scala 579:48]
    node _T_535 = or(debug_fence_raw, debug_fence_i) @[dec_decode_ctl.scala 580:40]
    debug_fence <= _T_535 @[dec_decode_ctl.scala 580:21]
    node _T_536 = or(i0_dp.presync, io.dec_tlu_presync_d) @[dec_decode_ctl.scala 583:34]
    node _T_537 = or(_T_536, debug_fence_i) @[dec_decode_ctl.scala 583:57]
    node _T_538 = or(_T_537, debug_fence_raw) @[dec_decode_ctl.scala 583:73]
    node i0_presync = or(_T_538, io.dec_tlu_pipelining_disable) @[dec_decode_ctl.scala 583:91]
    node _T_539 = or(i0_dp.postsync, io.dec_tlu_postsync_d) @[dec_decode_ctl.scala 586:36]
    node _T_540 = or(_T_539, debug_fence_i) @[dec_decode_ctl.scala 586:60]
    node _T_541 = bits(io.dec_i0_instr_d, 31, 20) @[dec_decode_ctl.scala 586:104]
    node _T_542 = eq(_T_541, UInt<11>("h07c2")) @[dec_decode_ctl.scala 586:112]
    node _T_543 = and(i0_csr_write_only_d, _T_542) @[dec_decode_ctl.scala 586:99]
    node i0_postsync = or(_T_540, _T_543) @[dec_decode_ctl.scala 586:76]
    node _T_544 = eq(any_csr_d, UInt<1>("h00")) @[dec_decode_ctl.scala 590:40]
    node _T_545 = or(_T_544, io.dec_csr_legal_d) @[dec_decode_ctl.scala 590:51]
    node i0_legal = and(i0_dp.legal, _T_545) @[dec_decode_ctl.scala 590:37]
    wire _T_546 : UInt<1>[16] @[lib.scala 12:48]
    _T_546[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[9] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[10] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[11] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[12] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[13] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[14] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_546[15] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_547 = cat(_T_546[0], _T_546[1]) @[Cat.scala 29:58]
    node _T_548 = cat(_T_547, _T_546[2]) @[Cat.scala 29:58]
    node _T_549 = cat(_T_548, _T_546[3]) @[Cat.scala 29:58]
    node _T_550 = cat(_T_549, _T_546[4]) @[Cat.scala 29:58]
    node _T_551 = cat(_T_550, _T_546[5]) @[Cat.scala 29:58]
    node _T_552 = cat(_T_551, _T_546[6]) @[Cat.scala 29:58]
    node _T_553 = cat(_T_552, _T_546[7]) @[Cat.scala 29:58]
    node _T_554 = cat(_T_553, _T_546[8]) @[Cat.scala 29:58]
    node _T_555 = cat(_T_554, _T_546[9]) @[Cat.scala 29:58]
    node _T_556 = cat(_T_555, _T_546[10]) @[Cat.scala 29:58]
    node _T_557 = cat(_T_556, _T_546[11]) @[Cat.scala 29:58]
    node _T_558 = cat(_T_557, _T_546[12]) @[Cat.scala 29:58]
    node _T_559 = cat(_T_558, _T_546[13]) @[Cat.scala 29:58]
    node _T_560 = cat(_T_559, _T_546[14]) @[Cat.scala 29:58]
    node _T_561 = cat(_T_560, _T_546[15]) @[Cat.scala 29:58]
    node _T_562 = cat(_T_561, io.dec_aln.ifu_i0_cinst) @[Cat.scala 29:58]
    node i0_inst_d = mux(io.dec_i0_pc4_d, io.dec_i0_instr_d, _T_562) @[dec_decode_ctl.scala 591:27]
    node _T_563 = eq(i0_legal, UInt<1>("h00")) @[dec_decode_ctl.scala 594:57]
    node shift_illegal = and(io.dec_aln.dec_i0_decode_d, _T_563) @[dec_decode_ctl.scala 594:55]
    node _T_564 = eq(illegal_lockout, UInt<1>("h00")) @[dec_decode_ctl.scala 595:44]
    node illegal_inst_en = and(shift_illegal, _T_564) @[dec_decode_ctl.scala 595:42]
    inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 404:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_3.io.en <= illegal_inst_en @[lib.scala 407:17]
    rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg _T_565 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when illegal_inst_en : @[Reg.scala 28:19]
      _T_565 <= i0_inst_d @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    io.dec_illegal_inst <= _T_565 @[dec_decode_ctl.scala 596:23]
    node _T_566 = or(shift_illegal, illegal_lockout) @[dec_decode_ctl.scala 597:40]
    node _T_567 = eq(flush_final_r, UInt<1>("h00")) @[dec_decode_ctl.scala 597:61]
    node _T_568 = and(_T_566, _T_567) @[dec_decode_ctl.scala 597:59]
    illegal_lockout_in <= _T_568 @[dec_decode_ctl.scala 597:22]
    node i0_div_prior_div_stall = and(i0_dp.div, io.dec_div_active) @[dec_decode_ctl.scala 598:42]
    node _T_569 = and(i0_dp.csr_read, prior_csr_write) @[dec_decode_ctl.scala 600:40]
    node _T_570 = or(_T_569, io.decode_exu.dec_extint_stall) @[dec_decode_ctl.scala 600:59]
    node _T_571 = or(_T_570, pause_stall) @[dec_decode_ctl.scala 600:92]
    node _T_572 = or(_T_571, leak1_i0_stall) @[dec_decode_ctl.scala 600:106]
    node _T_573 = or(_T_572, io.dec_tlu_debug_stall) @[dec_decode_ctl.scala 601:20]
    node _T_574 = or(_T_573, postsync_stall) @[dec_decode_ctl.scala 601:45]
    node _T_575 = or(_T_574, presync_stall) @[dec_decode_ctl.scala 601:62]
    node _T_576 = or(i0_dp.fence, debug_fence) @[dec_decode_ctl.scala 602:19]
    node _T_577 = eq(lsu_idle, UInt<1>("h00")) @[dec_decode_ctl.scala 602:36]
    node _T_578 = and(_T_576, _T_577) @[dec_decode_ctl.scala 602:34]
    node _T_579 = or(_T_575, _T_578) @[dec_decode_ctl.scala 601:79]
    node _T_580 = or(_T_579, i0_nonblock_load_stall) @[dec_decode_ctl.scala 602:47]
    node _T_581 = or(_T_580, i0_load_block_d) @[dec_decode_ctl.scala 602:72]
    node _T_582 = or(_T_581, i0_nonblock_div_stall) @[dec_decode_ctl.scala 603:21]
    node i0_block_raw_d = or(_T_582, i0_div_prior_div_stall) @[dec_decode_ctl.scala 603:45]
    node _T_583 = or(io.lsu_store_stall_any, io.dctl_dma.dma_dccm_stall_any) @[dec_decode_ctl.scala 605:65]
    node i0_store_stall_d = and(i0_dp.store, _T_583) @[dec_decode_ctl.scala 605:39]
    node _T_584 = or(io.lsu_load_stall_any, io.dctl_dma.dma_dccm_stall_any) @[dec_decode_ctl.scala 606:63]
    node i0_load_stall_d = and(i0_dp.load, _T_584) @[dec_decode_ctl.scala 606:38]
    node _T_585 = or(i0_block_raw_d, i0_store_stall_d) @[dec_decode_ctl.scala 607:38]
    node i0_block_d = or(_T_585, i0_load_stall_d) @[dec_decode_ctl.scala 607:57]
    node _T_586 = eq(i0_block_d, UInt<1>("h00")) @[dec_decode_ctl.scala 611:54]
    node _T_587 = and(io.dec_ib0_valid_d, _T_586) @[dec_decode_ctl.scala 611:52]
    node _T_588 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 611:71]
    node _T_589 = and(_T_587, _T_588) @[dec_decode_ctl.scala 611:69]
    node _T_590 = eq(flush_final_r, UInt<1>("h00")) @[dec_decode_ctl.scala 611:99]
    node _T_591 = and(_T_589, _T_590) @[dec_decode_ctl.scala 611:97]
    io.dec_aln.dec_i0_decode_d <= _T_591 @[dec_decode_ctl.scala 611:30]
    node _T_592 = eq(i0_block_raw_d, UInt<1>("h00")) @[dec_decode_ctl.scala 612:46]
    node _T_593 = and(io.dec_ib0_valid_d, _T_592) @[dec_decode_ctl.scala 612:44]
    node _T_594 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 612:63]
    node _T_595 = and(_T_593, _T_594) @[dec_decode_ctl.scala 612:61]
    node _T_596 = eq(flush_final_r, UInt<1>("h00")) @[dec_decode_ctl.scala 612:91]
    node i0_exudecode_d = and(_T_595, _T_596) @[dec_decode_ctl.scala 612:89]
    node i0_exulegal_decode_d = and(i0_exudecode_d, i0_legal) @[dec_decode_ctl.scala 613:46]
    io.dec_pmu_instr_decoded <= io.dec_aln.dec_i0_decode_d @[dec_decode_ctl.scala 616:28]
    node _T_597 = eq(io.dec_aln.dec_i0_decode_d, UInt<1>("h00")) @[dec_decode_ctl.scala 617:51]
    node _T_598 = and(io.dec_ib0_valid_d, _T_597) @[dec_decode_ctl.scala 617:49]
    io.dec_pmu_decode_stall <= _T_598 @[dec_decode_ctl.scala 617:27]
    node _T_599 = bits(postsync_stall, 0, 0) @[dec_decode_ctl.scala 618:47]
    node _T_600 = and(_T_599, io.dec_ib0_valid_d) @[dec_decode_ctl.scala 618:54]
    io.dec_pmu_postsync_stall <= _T_600 @[dec_decode_ctl.scala 618:29]
    node _T_601 = bits(presync_stall, 0, 0) @[dec_decode_ctl.scala 619:46]
    node _T_602 = and(_T_601, io.dec_ib0_valid_d) @[dec_decode_ctl.scala 619:53]
    io.dec_pmu_presync_stall <= _T_602 @[dec_decode_ctl.scala 619:29]
    node prior_inflight = or(x_d.valid, r_d.valid) @[dec_decode_ctl.scala 623:41]
    node prior_inflight_eff = mux(i0_dp.div, x_d.valid, prior_inflight) @[dec_decode_ctl.scala 624:31]
    node _T_603 = and(i0_presync, prior_inflight_eff) @[dec_decode_ctl.scala 626:37]
    presync_stall <= _T_603 @[dec_decode_ctl.scala 626:22]
    node _T_604 = eq(i0_legal, UInt<1>("h00")) @[dec_decode_ctl.scala 628:64]
    node _T_605 = or(i0_postsync, _T_604) @[dec_decode_ctl.scala 628:62]
    node _T_606 = and(io.dec_aln.dec_i0_decode_d, _T_605) @[dec_decode_ctl.scala 628:47]
    node _T_607 = and(postsync_stall, x_d.valid) @[dec_decode_ctl.scala 628:96]
    node _T_608 = or(_T_606, _T_607) @[dec_decode_ctl.scala 628:77]
    ps_stall_in <= _T_608 @[dec_decode_ctl.scala 628:15]
    node _T_609 = and(i0_exulegal_decode_d, i0_dp.alu) @[dec_decode_ctl.scala 630:58]
    io.dec_alu.dec_i0_alu_decode_d <= _T_609 @[dec_decode_ctl.scala 630:34]
    node _T_610 = or(i0_dp.condbr, i0_dp.jal) @[dec_decode_ctl.scala 631:53]
    node _T_611 = or(_T_610, i0_br_error_all) @[dec_decode_ctl.scala 631:65]
    io.decode_exu.dec_i0_branch_d <= _T_611 @[dec_decode_ctl.scala 631:37]
    node _T_612 = and(i0_legal_decode_d, i0_dp.lsu) @[dec_decode_ctl.scala 633:40]
    lsu_decode_d <= _T_612 @[dec_decode_ctl.scala 633:16]
    node _T_613 = and(i0_exulegal_decode_d, i0_dp.mul) @[dec_decode_ctl.scala 634:40]
    mul_decode_d <= _T_613 @[dec_decode_ctl.scala 634:16]
    node _T_614 = and(i0_exulegal_decode_d, i0_dp.div) @[dec_decode_ctl.scala 635:40]
    div_decode_d <= _T_614 @[dec_decode_ctl.scala 635:16]
    io.dec_qual_lsu_d <= i0_dp.lsu @[dec_decode_ctl.scala 636:21]
    node _T_615 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 637:45]
    node _T_616 = and(r_d.valid, _T_615) @[dec_decode_ctl.scala 637:43]
    io.dec_tlu_i0_valid_r <= _T_616 @[dec_decode_ctl.scala 637:29]
    d_t.legal <= i0_legal_decode_d @[dec_decode_ctl.scala 640:26]
    node _T_617 = and(i0_icaf_d, i0_legal_decode_d) @[dec_decode_ctl.scala 641:40]
    d_t.icaf <= _T_617 @[dec_decode_ctl.scala 641:26]
    node _T_618 = and(io.dec_i0_icaf_second_d, i0_legal_decode_d) @[dec_decode_ctl.scala 642:58]
    d_t.icaf_second <= _T_618 @[dec_decode_ctl.scala 642:30]
    d_t.icaf_type <= io.dec_i0_icaf_type_d @[dec_decode_ctl.scala 643:26]
    node _T_619 = or(i0_dp.fence_i, debug_fence_i) @[dec_decode_ctl.scala 645:44]
    node _T_620 = and(_T_619, i0_legal_decode_d) @[dec_decode_ctl.scala 645:61]
    d_t.fence_i <= _T_620 @[dec_decode_ctl.scala 645:26]
    d_t.pmu_i0_br_unpred <= i0_br_unpred @[dec_decode_ctl.scala 648:26]
    d_t.pmu_divide <= UInt<1>("h00") @[dec_decode_ctl.scala 649:26]
    d_t.pmu_lsu_misaligned <= UInt<1>("h00") @[dec_decode_ctl.scala 650:26]
    wire _T_621 : UInt<1>[4] @[lib.scala 12:48]
    _T_621[0] <= io.dec_aln.dec_i0_decode_d @[lib.scala 12:48]
    _T_621[1] <= io.dec_aln.dec_i0_decode_d @[lib.scala 12:48]
    _T_621[2] <= io.dec_aln.dec_i0_decode_d @[lib.scala 12:48]
    _T_621[3] <= io.dec_aln.dec_i0_decode_d @[lib.scala 12:48]
    node _T_622 = cat(_T_621[0], _T_621[1]) @[Cat.scala 29:58]
    node _T_623 = cat(_T_622, _T_621[2]) @[Cat.scala 29:58]
    node _T_624 = cat(_T_623, _T_621[3]) @[Cat.scala 29:58]
    node _T_625 = and(io.dec_i0_trigger_match_d, _T_624) @[dec_decode_ctl.scala 652:56]
    d_t.i0trigger <= _T_625 @[dec_decode_ctl.scala 652:26]
    node _T_626 = bits(i0_x_ctl_en, 0, 0) @[dec_decode_ctl.scala 655:60]
    wire _T_627 : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[lib.scala 630:37]
    _T_627.pmu_lsu_misaligned <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.pmu_divide <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.pmu_i0_br_unpred <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.pmu_i0_itype <= UInt<4>("h00") @[lib.scala 630:37]
    _T_627.i0trigger <= UInt<4>("h00") @[lib.scala 630:37]
    _T_627.fence_i <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.icaf_type <= UInt<2>("h00") @[lib.scala 630:37]
    _T_627.icaf_second <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.icaf <= UInt<1>("h00") @[lib.scala 630:37]
    _T_627.legal <= UInt<1>("h00") @[lib.scala 630:37]
    reg _T_628 : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, clock with : (reset => (reset, _T_627)) @[Reg.scala 27:20]
    when _T_626 : @[Reg.scala 28:19]
      _T_628.pmu_lsu_misaligned <= d_t.pmu_lsu_misaligned @[Reg.scala 28:23]
      _T_628.pmu_divide <= d_t.pmu_divide @[Reg.scala 28:23]
      _T_628.pmu_i0_br_unpred <= d_t.pmu_i0_br_unpred @[Reg.scala 28:23]
      _T_628.pmu_i0_itype <= d_t.pmu_i0_itype @[Reg.scala 28:23]
      _T_628.i0trigger <= d_t.i0trigger @[Reg.scala 28:23]
      _T_628.fence_i <= d_t.fence_i @[Reg.scala 28:23]
      _T_628.icaf_type <= d_t.icaf_type @[Reg.scala 28:23]
      _T_628.icaf_second <= d_t.icaf_second @[Reg.scala 28:23]
      _T_628.icaf <= d_t.icaf @[Reg.scala 28:23]
      _T_628.legal <= d_t.legal @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    x_t.pmu_lsu_misaligned <= _T_628.pmu_lsu_misaligned @[dec_decode_ctl.scala 655:7]
    x_t.pmu_divide <= _T_628.pmu_divide @[dec_decode_ctl.scala 655:7]
    x_t.pmu_i0_br_unpred <= _T_628.pmu_i0_br_unpred @[dec_decode_ctl.scala 655:7]
    x_t.pmu_i0_itype <= _T_628.pmu_i0_itype @[dec_decode_ctl.scala 655:7]
    x_t.i0trigger <= _T_628.i0trigger @[dec_decode_ctl.scala 655:7]
    x_t.fence_i <= _T_628.fence_i @[dec_decode_ctl.scala 655:7]
    x_t.icaf_type <= _T_628.icaf_type @[dec_decode_ctl.scala 655:7]
    x_t.icaf_second <= _T_628.icaf_second @[dec_decode_ctl.scala 655:7]
    x_t.icaf <= _T_628.icaf @[dec_decode_ctl.scala 655:7]
    x_t.legal <= _T_628.legal @[dec_decode_ctl.scala 655:7]
    x_t_in.pmu_lsu_misaligned <= x_t.pmu_lsu_misaligned @[dec_decode_ctl.scala 657:10]
    x_t_in.pmu_divide <= x_t.pmu_divide @[dec_decode_ctl.scala 657:10]
    x_t_in.pmu_i0_br_unpred <= x_t.pmu_i0_br_unpred @[dec_decode_ctl.scala 657:10]
    x_t_in.pmu_i0_itype <= x_t.pmu_i0_itype @[dec_decode_ctl.scala 657:10]
    x_t_in.i0trigger <= x_t.i0trigger @[dec_decode_ctl.scala 657:10]
    x_t_in.fence_i <= x_t.fence_i @[dec_decode_ctl.scala 657:10]
    x_t_in.icaf_type <= x_t.icaf_type @[dec_decode_ctl.scala 657:10]
    x_t_in.icaf_second <= x_t.icaf_second @[dec_decode_ctl.scala 657:10]
    x_t_in.icaf <= x_t.icaf @[dec_decode_ctl.scala 657:10]
    x_t_in.legal <= x_t.legal @[dec_decode_ctl.scala 657:10]
    wire _T_629 : UInt<1>[4] @[lib.scala 12:48]
    _T_629[0] <= io.dec_tlu_flush_lower_wb @[lib.scala 12:48]
    _T_629[1] <= io.dec_tlu_flush_lower_wb @[lib.scala 12:48]
    _T_629[2] <= io.dec_tlu_flush_lower_wb @[lib.scala 12:48]
    _T_629[3] <= io.dec_tlu_flush_lower_wb @[lib.scala 12:48]
    node _T_630 = cat(_T_629[0], _T_629[1]) @[Cat.scala 29:58]
    node _T_631 = cat(_T_630, _T_629[2]) @[Cat.scala 29:58]
    node _T_632 = cat(_T_631, _T_629[3]) @[Cat.scala 29:58]
    node _T_633 = not(_T_632) @[dec_decode_ctl.scala 658:39]
    node _T_634 = and(x_t.i0trigger, _T_633) @[dec_decode_ctl.scala 658:37]
    x_t_in.i0trigger <= _T_634 @[dec_decode_ctl.scala 658:20]
    node _T_635 = bits(i0_x_ctl_en, 0, 0) @[dec_decode_ctl.scala 660:63]
    wire _T_636 : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[lib.scala 630:37]
    _T_636.pmu_lsu_misaligned <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.pmu_divide <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.pmu_i0_br_unpred <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.pmu_i0_itype <= UInt<4>("h00") @[lib.scala 630:37]
    _T_636.i0trigger <= UInt<4>("h00") @[lib.scala 630:37]
    _T_636.fence_i <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.icaf_type <= UInt<2>("h00") @[lib.scala 630:37]
    _T_636.icaf_second <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.icaf <= UInt<1>("h00") @[lib.scala 630:37]
    _T_636.legal <= UInt<1>("h00") @[lib.scala 630:37]
    reg _T_637 : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>}, clock with : (reset => (reset, _T_636)) @[Reg.scala 27:20]
    when _T_635 : @[Reg.scala 28:19]
      _T_637.pmu_lsu_misaligned <= x_t_in.pmu_lsu_misaligned @[Reg.scala 28:23]
      _T_637.pmu_divide <= x_t_in.pmu_divide @[Reg.scala 28:23]
      _T_637.pmu_i0_br_unpred <= x_t_in.pmu_i0_br_unpred @[Reg.scala 28:23]
      _T_637.pmu_i0_itype <= x_t_in.pmu_i0_itype @[Reg.scala 28:23]
      _T_637.i0trigger <= x_t_in.i0trigger @[Reg.scala 28:23]
      _T_637.fence_i <= x_t_in.fence_i @[Reg.scala 28:23]
      _T_637.icaf_type <= x_t_in.icaf_type @[Reg.scala 28:23]
      _T_637.icaf_second <= x_t_in.icaf_second @[Reg.scala 28:23]
      _T_637.icaf <= x_t_in.icaf @[Reg.scala 28:23]
      _T_637.legal <= x_t_in.legal @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    r_t.pmu_lsu_misaligned <= _T_637.pmu_lsu_misaligned @[dec_decode_ctl.scala 660:7]
    r_t.pmu_divide <= _T_637.pmu_divide @[dec_decode_ctl.scala 660:7]
    r_t.pmu_i0_br_unpred <= _T_637.pmu_i0_br_unpred @[dec_decode_ctl.scala 660:7]
    r_t.pmu_i0_itype <= _T_637.pmu_i0_itype @[dec_decode_ctl.scala 660:7]
    r_t.i0trigger <= _T_637.i0trigger @[dec_decode_ctl.scala 660:7]
    r_t.fence_i <= _T_637.fence_i @[dec_decode_ctl.scala 660:7]
    r_t.icaf_type <= _T_637.icaf_type @[dec_decode_ctl.scala 660:7]
    r_t.icaf_second <= _T_637.icaf_second @[dec_decode_ctl.scala 660:7]
    r_t.icaf <= _T_637.icaf @[dec_decode_ctl.scala 660:7]
    r_t.legal <= _T_637.legal @[dec_decode_ctl.scala 660:7]
    r_t_in.pmu_lsu_misaligned <= r_t.pmu_lsu_misaligned @[dec_decode_ctl.scala 662:10]
    r_t_in.pmu_divide <= r_t.pmu_divide @[dec_decode_ctl.scala 662:10]
    r_t_in.pmu_i0_br_unpred <= r_t.pmu_i0_br_unpred @[dec_decode_ctl.scala 662:10]
    r_t_in.pmu_i0_itype <= r_t.pmu_i0_itype @[dec_decode_ctl.scala 662:10]
    r_t_in.i0trigger <= r_t.i0trigger @[dec_decode_ctl.scala 662:10]
    r_t_in.fence_i <= r_t.fence_i @[dec_decode_ctl.scala 662:10]
    r_t_in.icaf_type <= r_t.icaf_type @[dec_decode_ctl.scala 662:10]
    r_t_in.icaf_second <= r_t.icaf_second @[dec_decode_ctl.scala 662:10]
    r_t_in.icaf <= r_t.icaf @[dec_decode_ctl.scala 662:10]
    r_t_in.legal <= r_t.legal @[dec_decode_ctl.scala 662:10]
    node _T_638 = or(r_d.bits.i0load, r_d.bits.i0store) @[dec_decode_ctl.scala 664:61]
    wire _T_639 : UInt<1>[4] @[lib.scala 12:48]
    _T_639[0] <= _T_638 @[lib.scala 12:48]
    _T_639[1] <= _T_638 @[lib.scala 12:48]
    _T_639[2] <= _T_638 @[lib.scala 12:48]
    _T_639[3] <= _T_638 @[lib.scala 12:48]
    node _T_640 = cat(_T_639[0], _T_639[1]) @[Cat.scala 29:58]
    node _T_641 = cat(_T_640, _T_639[2]) @[Cat.scala 29:58]
    node _T_642 = cat(_T_641, _T_639[3]) @[Cat.scala 29:58]
    node _T_643 = and(_T_642, lsu_trigger_match_r) @[dec_decode_ctl.scala 664:82]
    node _T_644 = or(_T_643, r_t.i0trigger) @[dec_decode_ctl.scala 664:105]
    r_t_in.i0trigger <= _T_644 @[dec_decode_ctl.scala 664:33]
    r_t_in.pmu_lsu_misaligned <= lsu_pmu_misaligned_r @[dec_decode_ctl.scala 665:33]
    node _T_645 = bits(io.dec_tlu_flush_lower_wb, 0, 0) @[dec_decode_ctl.scala 667:35]
    when _T_645 : @[dec_decode_ctl.scala 667:43]
      wire _T_646 : {legal : UInt<1>, icaf : UInt<1>, icaf_second : UInt<1>, icaf_type : UInt<2>, fence_i : UInt<1>, i0trigger : UInt<4>, pmu_i0_itype : UInt<4>, pmu_i0_br_unpred : UInt<1>, pmu_divide : UInt<1>, pmu_lsu_misaligned : UInt<1>} @[dec_decode_ctl.scala 667:66]
      _T_646.pmu_lsu_misaligned <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.pmu_divide <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.pmu_i0_br_unpred <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.pmu_i0_itype <= UInt<4>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.i0trigger <= UInt<4>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.fence_i <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.icaf_type <= UInt<2>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.icaf_second <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.icaf <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      _T_646.legal <= UInt<1>("h00") @[dec_decode_ctl.scala 667:66]
      r_t_in.pmu_lsu_misaligned <= _T_646.pmu_lsu_misaligned @[dec_decode_ctl.scala 667:51]
      r_t_in.pmu_divide <= _T_646.pmu_divide @[dec_decode_ctl.scala 667:51]
      r_t_in.pmu_i0_br_unpred <= _T_646.pmu_i0_br_unpred @[dec_decode_ctl.scala 667:51]
      r_t_in.pmu_i0_itype <= _T_646.pmu_i0_itype @[dec_decode_ctl.scala 667:51]
      r_t_in.i0trigger <= _T_646.i0trigger @[dec_decode_ctl.scala 667:51]
      r_t_in.fence_i <= _T_646.fence_i @[dec_decode_ctl.scala 667:51]
      r_t_in.icaf_type <= _T_646.icaf_type @[dec_decode_ctl.scala 667:51]
      r_t_in.icaf_second <= _T_646.icaf_second @[dec_decode_ctl.scala 667:51]
      r_t_in.icaf <= _T_646.icaf @[dec_decode_ctl.scala 667:51]
      r_t_in.legal <= _T_646.legal @[dec_decode_ctl.scala 667:51]
      skip @[dec_decode_ctl.scala 667:43]
    io.dec_tlu_packet_r.pmu_lsu_misaligned <= r_t_in.pmu_lsu_misaligned @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.pmu_divide <= r_t_in.pmu_divide @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.pmu_i0_br_unpred <= r_t_in.pmu_i0_br_unpred @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.pmu_i0_itype <= r_t_in.pmu_i0_itype @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.i0trigger <= r_t_in.i0trigger @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.fence_i <= r_t_in.fence_i @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.icaf_type <= r_t_in.icaf_type @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.icaf_second <= r_t_in.icaf_second @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.icaf <= r_t_in.icaf @[dec_decode_ctl.scala 669:39]
    io.dec_tlu_packet_r.legal <= r_t_in.legal @[dec_decode_ctl.scala 669:39]
    node _T_647 = and(r_d.bits.i0div, r_d.valid) @[dec_decode_ctl.scala 670:58]
    io.dec_tlu_packet_r.pmu_divide <= _T_647 @[dec_decode_ctl.scala 670:39]
    node _T_648 = eq(i0_block_d, UInt<1>("h00")) @[dec_decode_ctl.scala 674:54]
    node _T_649 = and(io.dec_ib0_valid_d, _T_648) @[dec_decode_ctl.scala 674:52]
    node _T_650 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 674:68]
    node _T_651 = and(_T_649, _T_650) @[dec_decode_ctl.scala 674:66]
    node _T_652 = eq(flush_final_r, UInt<1>("h00")) @[dec_decode_ctl.scala 674:96]
    node _T_653 = and(_T_651, _T_652) @[dec_decode_ctl.scala 674:94]
    io.dec_aln.dec_i0_decode_d <= _T_653 @[dec_decode_ctl.scala 674:30]
    node _T_654 = bits(io.dec_i0_instr_d, 19, 15) @[dec_decode_ctl.scala 676:16]
    i0r.rs1 <= _T_654 @[dec_decode_ctl.scala 676:11]
    node _T_655 = bits(io.dec_i0_instr_d, 24, 20) @[dec_decode_ctl.scala 677:16]
    i0r.rs2 <= _T_655 @[dec_decode_ctl.scala 677:11]
    node _T_656 = bits(io.dec_i0_instr_d, 11, 7) @[dec_decode_ctl.scala 678:16]
    i0r.rd <= _T_656 @[dec_decode_ctl.scala 678:11]
    node _T_657 = neq(i0r.rs1, UInt<5>("h00")) @[dec_decode_ctl.scala 680:60]
    node _T_658 = and(i0_dp.rs1, _T_657) @[dec_decode_ctl.scala 680:49]
    io.decode_exu.dec_i0_rs1_en_d <= _T_658 @[dec_decode_ctl.scala 680:35]
    node _T_659 = neq(i0r.rs2, UInt<5>("h00")) @[dec_decode_ctl.scala 681:60]
    node _T_660 = and(i0_dp.rs2, _T_659) @[dec_decode_ctl.scala 681:49]
    io.decode_exu.dec_i0_rs2_en_d <= _T_660 @[dec_decode_ctl.scala 681:35]
    node _T_661 = neq(i0r.rd, UInt<5>("h00")) @[dec_decode_ctl.scala 682:48]
    node i0_rd_en_d = and(i0_dp.rd, _T_661) @[dec_decode_ctl.scala 682:37]
    io.dec_i0_rs1_d <= i0r.rs1 @[dec_decode_ctl.scala 683:19]
    io.dec_i0_rs2_d <= i0r.rs2 @[dec_decode_ctl.scala 684:19]
    node i0_jalimm20 = and(i0_dp.jal, i0_dp.imm20) @[dec_decode_ctl.scala 686:38]
    node _T_662 = eq(i0_dp.jal, UInt<1>("h00")) @[dec_decode_ctl.scala 687:27]
    node i0_uiimm20 = and(_T_662, i0_dp.imm20) @[dec_decode_ctl.scala 687:38]
    node _T_663 = bits(io.dec_i0_instr_d, 31, 31) @[dec_decode_ctl.scala 694:38]
    wire _T_664 : UInt<1>[20] @[lib.scala 12:48]
    _T_664[0] <= _T_663 @[lib.scala 12:48]
    _T_664[1] <= _T_663 @[lib.scala 12:48]
    _T_664[2] <= _T_663 @[lib.scala 12:48]
    _T_664[3] <= _T_663 @[lib.scala 12:48]
    _T_664[4] <= _T_663 @[lib.scala 12:48]
    _T_664[5] <= _T_663 @[lib.scala 12:48]
    _T_664[6] <= _T_663 @[lib.scala 12:48]
    _T_664[7] <= _T_663 @[lib.scala 12:48]
    _T_664[8] <= _T_663 @[lib.scala 12:48]
    _T_664[9] <= _T_663 @[lib.scala 12:48]
    _T_664[10] <= _T_663 @[lib.scala 12:48]
    _T_664[11] <= _T_663 @[lib.scala 12:48]
    _T_664[12] <= _T_663 @[lib.scala 12:48]
    _T_664[13] <= _T_663 @[lib.scala 12:48]
    _T_664[14] <= _T_663 @[lib.scala 12:48]
    _T_664[15] <= _T_663 @[lib.scala 12:48]
    _T_664[16] <= _T_663 @[lib.scala 12:48]
    _T_664[17] <= _T_663 @[lib.scala 12:48]
    _T_664[18] <= _T_663 @[lib.scala 12:48]
    _T_664[19] <= _T_663 @[lib.scala 12:48]
    node _T_665 = cat(_T_664[0], _T_664[1]) @[Cat.scala 29:58]
    node _T_666 = cat(_T_665, _T_664[2]) @[Cat.scala 29:58]
    node _T_667 = cat(_T_666, _T_664[3]) @[Cat.scala 29:58]
    node _T_668 = cat(_T_667, _T_664[4]) @[Cat.scala 29:58]
    node _T_669 = cat(_T_668, _T_664[5]) @[Cat.scala 29:58]
    node _T_670 = cat(_T_669, _T_664[6]) @[Cat.scala 29:58]
    node _T_671 = cat(_T_670, _T_664[7]) @[Cat.scala 29:58]
    node _T_672 = cat(_T_671, _T_664[8]) @[Cat.scala 29:58]
    node _T_673 = cat(_T_672, _T_664[9]) @[Cat.scala 29:58]
    node _T_674 = cat(_T_673, _T_664[10]) @[Cat.scala 29:58]
    node _T_675 = cat(_T_674, _T_664[11]) @[Cat.scala 29:58]
    node _T_676 = cat(_T_675, _T_664[12]) @[Cat.scala 29:58]
    node _T_677 = cat(_T_676, _T_664[13]) @[Cat.scala 29:58]
    node _T_678 = cat(_T_677, _T_664[14]) @[Cat.scala 29:58]
    node _T_679 = cat(_T_678, _T_664[15]) @[Cat.scala 29:58]
    node _T_680 = cat(_T_679, _T_664[16]) @[Cat.scala 29:58]
    node _T_681 = cat(_T_680, _T_664[17]) @[Cat.scala 29:58]
    node _T_682 = cat(_T_681, _T_664[18]) @[Cat.scala 29:58]
    node _T_683 = cat(_T_682, _T_664[19]) @[Cat.scala 29:58]
    node _T_684 = bits(io.dec_i0_instr_d, 31, 20) @[dec_decode_ctl.scala 694:46]
    node _T_685 = cat(_T_683, _T_684) @[Cat.scala 29:58]
    wire _T_686 : UInt<1>[27] @[lib.scala 12:48]
    _T_686[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[9] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[10] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[11] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[12] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[13] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[14] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[15] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[16] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[17] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[18] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[19] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[20] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[21] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[22] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[23] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[24] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[25] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_686[26] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_687 = cat(_T_686[0], _T_686[1]) @[Cat.scala 29:58]
    node _T_688 = cat(_T_687, _T_686[2]) @[Cat.scala 29:58]
    node _T_689 = cat(_T_688, _T_686[3]) @[Cat.scala 29:58]
    node _T_690 = cat(_T_689, _T_686[4]) @[Cat.scala 29:58]
    node _T_691 = cat(_T_690, _T_686[5]) @[Cat.scala 29:58]
    node _T_692 = cat(_T_691, _T_686[6]) @[Cat.scala 29:58]
    node _T_693 = cat(_T_692, _T_686[7]) @[Cat.scala 29:58]
    node _T_694 = cat(_T_693, _T_686[8]) @[Cat.scala 29:58]
    node _T_695 = cat(_T_694, _T_686[9]) @[Cat.scala 29:58]
    node _T_696 = cat(_T_695, _T_686[10]) @[Cat.scala 29:58]
    node _T_697 = cat(_T_696, _T_686[11]) @[Cat.scala 29:58]
    node _T_698 = cat(_T_697, _T_686[12]) @[Cat.scala 29:58]
    node _T_699 = cat(_T_698, _T_686[13]) @[Cat.scala 29:58]
    node _T_700 = cat(_T_699, _T_686[14]) @[Cat.scala 29:58]
    node _T_701 = cat(_T_700, _T_686[15]) @[Cat.scala 29:58]
    node _T_702 = cat(_T_701, _T_686[16]) @[Cat.scala 29:58]
    node _T_703 = cat(_T_702, _T_686[17]) @[Cat.scala 29:58]
    node _T_704 = cat(_T_703, _T_686[18]) @[Cat.scala 29:58]
    node _T_705 = cat(_T_704, _T_686[19]) @[Cat.scala 29:58]
    node _T_706 = cat(_T_705, _T_686[20]) @[Cat.scala 29:58]
    node _T_707 = cat(_T_706, _T_686[21]) @[Cat.scala 29:58]
    node _T_708 = cat(_T_707, _T_686[22]) @[Cat.scala 29:58]
    node _T_709 = cat(_T_708, _T_686[23]) @[Cat.scala 29:58]
    node _T_710 = cat(_T_709, _T_686[24]) @[Cat.scala 29:58]
    node _T_711 = cat(_T_710, _T_686[25]) @[Cat.scala 29:58]
    node _T_712 = cat(_T_711, _T_686[26]) @[Cat.scala 29:58]
    node _T_713 = bits(io.dec_i0_instr_d, 24, 20) @[dec_decode_ctl.scala 695:43]
    node _T_714 = cat(_T_712, _T_713) @[Cat.scala 29:58]
    node _T_715 = bits(io.dec_i0_instr_d, 31, 31) @[dec_decode_ctl.scala 696:38]
    wire _T_716 : UInt<1>[12] @[lib.scala 12:48]
    _T_716[0] <= _T_715 @[lib.scala 12:48]
    _T_716[1] <= _T_715 @[lib.scala 12:48]
    _T_716[2] <= _T_715 @[lib.scala 12:48]
    _T_716[3] <= _T_715 @[lib.scala 12:48]
    _T_716[4] <= _T_715 @[lib.scala 12:48]
    _T_716[5] <= _T_715 @[lib.scala 12:48]
    _T_716[6] <= _T_715 @[lib.scala 12:48]
    _T_716[7] <= _T_715 @[lib.scala 12:48]
    _T_716[8] <= _T_715 @[lib.scala 12:48]
    _T_716[9] <= _T_715 @[lib.scala 12:48]
    _T_716[10] <= _T_715 @[lib.scala 12:48]
    _T_716[11] <= _T_715 @[lib.scala 12:48]
    node _T_717 = cat(_T_716[0], _T_716[1]) @[Cat.scala 29:58]
    node _T_718 = cat(_T_717, _T_716[2]) @[Cat.scala 29:58]
    node _T_719 = cat(_T_718, _T_716[3]) @[Cat.scala 29:58]
    node _T_720 = cat(_T_719, _T_716[4]) @[Cat.scala 29:58]
    node _T_721 = cat(_T_720, _T_716[5]) @[Cat.scala 29:58]
    node _T_722 = cat(_T_721, _T_716[6]) @[Cat.scala 29:58]
    node _T_723 = cat(_T_722, _T_716[7]) @[Cat.scala 29:58]
    node _T_724 = cat(_T_723, _T_716[8]) @[Cat.scala 29:58]
    node _T_725 = cat(_T_724, _T_716[9]) @[Cat.scala 29:58]
    node _T_726 = cat(_T_725, _T_716[10]) @[Cat.scala 29:58]
    node _T_727 = cat(_T_726, _T_716[11]) @[Cat.scala 29:58]
    node _T_728 = bits(io.dec_i0_instr_d, 19, 12) @[dec_decode_ctl.scala 696:46]
    node _T_729 = bits(io.dec_i0_instr_d, 20, 20) @[dec_decode_ctl.scala 696:56]
    node _T_730 = bits(io.dec_i0_instr_d, 30, 21) @[dec_decode_ctl.scala 696:63]
    node _T_731 = cat(_T_730, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_732 = cat(_T_727, _T_728) @[Cat.scala 29:58]
    node _T_733 = cat(_T_732, _T_729) @[Cat.scala 29:58]
    node _T_734 = cat(_T_733, _T_731) @[Cat.scala 29:58]
    node _T_735 = bits(io.dec_i0_instr_d, 31, 12) @[dec_decode_ctl.scala 697:30]
    wire _T_736 : UInt<1>[12] @[lib.scala 12:48]
    _T_736[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[9] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[10] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_736[11] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_737 = cat(_T_736[0], _T_736[1]) @[Cat.scala 29:58]
    node _T_738 = cat(_T_737, _T_736[2]) @[Cat.scala 29:58]
    node _T_739 = cat(_T_738, _T_736[3]) @[Cat.scala 29:58]
    node _T_740 = cat(_T_739, _T_736[4]) @[Cat.scala 29:58]
    node _T_741 = cat(_T_740, _T_736[5]) @[Cat.scala 29:58]
    node _T_742 = cat(_T_741, _T_736[6]) @[Cat.scala 29:58]
    node _T_743 = cat(_T_742, _T_736[7]) @[Cat.scala 29:58]
    node _T_744 = cat(_T_743, _T_736[8]) @[Cat.scala 29:58]
    node _T_745 = cat(_T_744, _T_736[9]) @[Cat.scala 29:58]
    node _T_746 = cat(_T_745, _T_736[10]) @[Cat.scala 29:58]
    node _T_747 = cat(_T_746, _T_736[11]) @[Cat.scala 29:58]
    node _T_748 = cat(_T_735, _T_747) @[Cat.scala 29:58]
    node _T_749 = and(i0_csr_write_only_d, i0_dp.csr_imm) @[dec_decode_ctl.scala 698:26]
    node _T_750 = bits(_T_749, 0, 0) @[dec_decode_ctl.scala 698:43]
    wire _T_751 : UInt<1>[27] @[lib.scala 12:48]
    _T_751[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[9] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[10] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[11] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[12] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[13] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[14] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[15] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[16] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[17] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[18] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[19] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[20] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[21] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[22] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[23] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[24] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[25] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_751[26] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_752 = cat(_T_751[0], _T_751[1]) @[Cat.scala 29:58]
    node _T_753 = cat(_T_752, _T_751[2]) @[Cat.scala 29:58]
    node _T_754 = cat(_T_753, _T_751[3]) @[Cat.scala 29:58]
    node _T_755 = cat(_T_754, _T_751[4]) @[Cat.scala 29:58]
    node _T_756 = cat(_T_755, _T_751[5]) @[Cat.scala 29:58]
    node _T_757 = cat(_T_756, _T_751[6]) @[Cat.scala 29:58]
    node _T_758 = cat(_T_757, _T_751[7]) @[Cat.scala 29:58]
    node _T_759 = cat(_T_758, _T_751[8]) @[Cat.scala 29:58]
    node _T_760 = cat(_T_759, _T_751[9]) @[Cat.scala 29:58]
    node _T_761 = cat(_T_760, _T_751[10]) @[Cat.scala 29:58]
    node _T_762 = cat(_T_761, _T_751[11]) @[Cat.scala 29:58]
    node _T_763 = cat(_T_762, _T_751[12]) @[Cat.scala 29:58]
    node _T_764 = cat(_T_763, _T_751[13]) @[Cat.scala 29:58]
    node _T_765 = cat(_T_764, _T_751[14]) @[Cat.scala 29:58]
    node _T_766 = cat(_T_765, _T_751[15]) @[Cat.scala 29:58]
    node _T_767 = cat(_T_766, _T_751[16]) @[Cat.scala 29:58]
    node _T_768 = cat(_T_767, _T_751[17]) @[Cat.scala 29:58]
    node _T_769 = cat(_T_768, _T_751[18]) @[Cat.scala 29:58]
    node _T_770 = cat(_T_769, _T_751[19]) @[Cat.scala 29:58]
    node _T_771 = cat(_T_770, _T_751[20]) @[Cat.scala 29:58]
    node _T_772 = cat(_T_771, _T_751[21]) @[Cat.scala 29:58]
    node _T_773 = cat(_T_772, _T_751[22]) @[Cat.scala 29:58]
    node _T_774 = cat(_T_773, _T_751[23]) @[Cat.scala 29:58]
    node _T_775 = cat(_T_774, _T_751[24]) @[Cat.scala 29:58]
    node _T_776 = cat(_T_775, _T_751[25]) @[Cat.scala 29:58]
    node _T_777 = cat(_T_776, _T_751[26]) @[Cat.scala 29:58]
    node _T_778 = bits(io.dec_i0_instr_d, 19, 15) @[dec_decode_ctl.scala 698:72]
    node _T_779 = cat(_T_777, _T_778) @[Cat.scala 29:58]
    node _T_780 = mux(i0_dp.imm12, _T_685, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_781 = mux(i0_dp.shimm5, _T_714, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_782 = mux(i0_jalimm20, _T_734, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_783 = mux(i0_uiimm20, _T_748, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_784 = mux(_T_750, _T_779, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_785 = or(_T_780, _T_781) @[Mux.scala 27:72]
    node _T_786 = or(_T_785, _T_782) @[Mux.scala 27:72]
    node _T_787 = or(_T_786, _T_783) @[Mux.scala 27:72]
    node _T_788 = or(_T_787, _T_784) @[Mux.scala 27:72]
    wire _T_789 : UInt<32> @[Mux.scala 27:72]
    _T_789 <= _T_788 @[Mux.scala 27:72]
    io.decode_exu.dec_i0_immed_d <= _T_789 @[dec_decode_ctl.scala 693:32]
    wire bitmanip_zbb_legal : UInt<1>
    bitmanip_zbb_legal <= UInt<1>("h00")
    wire bitmanip_zbs_legal : UInt<1>
    bitmanip_zbs_legal <= UInt<1>("h00")
    wire bitmanip_zbe_legal : UInt<1>
    bitmanip_zbe_legal <= UInt<1>("h00")
    wire bitmanip_zbc_legal : UInt<1>
    bitmanip_zbc_legal <= UInt<1>("h00")
    wire bitmanip_zbp_legal : UInt<1>
    bitmanip_zbp_legal <= UInt<1>("h00")
    wire bitmanip_zbr_legal : UInt<1>
    bitmanip_zbr_legal <= UInt<1>("h00")
    wire bitmanip_zbf_legal : UInt<1>
    bitmanip_zbf_legal <= UInt<1>("h00")
    wire bitmanip_zba_legal : UInt<1>
    bitmanip_zba_legal <= UInt<1>("h00")
    wire bitmanip_zbb_zbp_legal : UInt<1>
    bitmanip_zbb_zbp_legal <= UInt<1>("h00")
    wire bitmanip_legal : UInt<1>
    bitmanip_legal <= UInt<1>("h00")
    bitmanip_zbb_legal <= UInt<1>("h01") @[dec_decode_ctl.scala 711:29]
    bitmanip_zbs_legal <= UInt<1>("h01") @[dec_decode_ctl.scala 716:29]
    node _T_790 = eq(i0_dp.zbe, UInt<1>("h00")) @[dec_decode_ctl.scala 723:32]
    bitmanip_zbe_legal <= _T_790 @[dec_decode_ctl.scala 723:29]
    node _T_791 = eq(i0_dp.zbc, UInt<1>("h00")) @[dec_decode_ctl.scala 728:32]
    bitmanip_zbc_legal <= _T_791 @[dec_decode_ctl.scala 728:29]
    node _T_792 = eq(i0_dp.zbb, UInt<1>("h00")) @[dec_decode_ctl.scala 733:46]
    node _T_793 = and(i0_dp.zbp, _T_792) @[dec_decode_ctl.scala 733:44]
    node _T_794 = eq(_T_793, UInt<1>("h00")) @[dec_decode_ctl.scala 733:32]
    bitmanip_zbp_legal <= _T_794 @[dec_decode_ctl.scala 733:29]
    node _T_795 = eq(i0_dp.zbr, UInt<1>("h00")) @[dec_decode_ctl.scala 738:32]
    bitmanip_zbr_legal <= _T_795 @[dec_decode_ctl.scala 738:29]
    node _T_796 = eq(i0_dp.zbf, UInt<1>("h00")) @[dec_decode_ctl.scala 743:32]
    bitmanip_zbf_legal <= _T_796 @[dec_decode_ctl.scala 743:29]
    node _T_797 = eq(i0_dp.zba, UInt<1>("h00")) @[dec_decode_ctl.scala 748:32]
    bitmanip_zba_legal <= _T_797 @[dec_decode_ctl.scala 748:29]
    bitmanip_zbb_zbp_legal <= UInt<1>("h01") @[dec_decode_ctl.scala 751:29]
    node _T_798 = and(bitmanip_zbb_legal, bitmanip_zbs_legal) @[dec_decode_ctl.scala 755:41]
    node _T_799 = and(_T_798, bitmanip_zbe_legal) @[dec_decode_ctl.scala 755:62]
    node _T_800 = and(_T_799, bitmanip_zbc_legal) @[dec_decode_ctl.scala 755:83]
    node _T_801 = and(_T_800, bitmanip_zbp_legal) @[dec_decode_ctl.scala 755:104]
    node _T_802 = and(_T_801, bitmanip_zbr_legal) @[dec_decode_ctl.scala 755:125]
    node _T_803 = and(_T_802, bitmanip_zbf_legal) @[dec_decode_ctl.scala 755:146]
    node _T_804 = and(_T_803, bitmanip_zba_legal) @[dec_decode_ctl.scala 755:167]
    node _T_805 = and(_T_804, bitmanip_zbb_zbp_legal) @[dec_decode_ctl.scala 755:188]
    bitmanip_legal <= _T_805 @[dec_decode_ctl.scala 755:18]
    node _T_806 = and(io.dec_aln.dec_i0_decode_d, i0_legal) @[dec_decode_ctl.scala 756:54]
    i0_legal_decode_d <= _T_806 @[dec_decode_ctl.scala 756:24]
    node _T_807 = and(i0_dp.mul, i0_legal_decode_d) @[dec_decode_ctl.scala 758:44]
    i0_d_c.mul <= _T_807 @[dec_decode_ctl.scala 758:29]
    node _T_808 = and(i0_dp.load, i0_legal_decode_d) @[dec_decode_ctl.scala 759:44]
    i0_d_c.load <= _T_808 @[dec_decode_ctl.scala 759:29]
    node _T_809 = and(i0_dp.alu, i0_legal_decode_d) @[dec_decode_ctl.scala 760:44]
    i0_d_c.alu <= _T_809 @[dec_decode_ctl.scala 760:29]
    wire _T_810 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 762:70]
    _T_810.alu <= UInt<1>("h00") @[dec_decode_ctl.scala 762:70]
    _T_810.load <= UInt<1>("h00") @[dec_decode_ctl.scala 762:70]
    _T_810.mul <= UInt<1>("h00") @[dec_decode_ctl.scala 762:70]
    node _T_811 = bits(i0_x_ctl_en, 0, 0) @[dec_decode_ctl.scala 762:92]
    reg i0_x_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>}, io.active_clk with : (reset => (reset, _T_810)) @[Reg.scala 27:20]
    when _T_811 : @[Reg.scala 28:19]
      i0_x_c.alu <= i0_d_c.alu @[Reg.scala 28:23]
      i0_x_c.load <= i0_d_c.load @[Reg.scala 28:23]
      i0_x_c.mul <= i0_d_c.mul @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    wire _T_812 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 763:70]
    _T_812.alu <= UInt<1>("h00") @[dec_decode_ctl.scala 763:70]
    _T_812.load <= UInt<1>("h00") @[dec_decode_ctl.scala 763:70]
    _T_812.mul <= UInt<1>("h00") @[dec_decode_ctl.scala 763:70]
    node _T_813 = bits(i0_r_ctl_en, 0, 0) @[dec_decode_ctl.scala 763:92]
    reg i0_r_c : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>}, io.active_clk with : (reset => (reset, _T_812)) @[Reg.scala 27:20]
    when _T_813 : @[Reg.scala 28:19]
      i0_r_c.alu <= i0_x_c.alu @[Reg.scala 28:23]
      i0_r_c.load <= i0_x_c.load @[Reg.scala 28:23]
      i0_r_c.mul <= i0_x_c.mul @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_814 = bits(i0_pipe_en, 3, 1) @[dec_decode_ctl.scala 764:91]
    reg _T_815 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_decode_ctl.scala 764:80]
    _T_815 <= _T_814 @[dec_decode_ctl.scala 764:80]
    node _T_816 = cat(io.dec_aln.dec_i0_decode_d, _T_815) @[Cat.scala 29:58]
    i0_pipe_en <= _T_816 @[dec_decode_ctl.scala 764:14]
    node _T_817 = bits(i0_pipe_en, 3, 2) @[dec_decode_ctl.scala 766:43]
    node _T_818 = orr(_T_817) @[dec_decode_ctl.scala 766:49]
    node _T_819 = or(_T_818, io.clk_override) @[dec_decode_ctl.scala 766:53]
    i0_x_ctl_en <= _T_819 @[dec_decode_ctl.scala 766:29]
    node _T_820 = bits(i0_pipe_en, 2, 1) @[dec_decode_ctl.scala 767:43]
    node _T_821 = orr(_T_820) @[dec_decode_ctl.scala 767:49]
    node _T_822 = or(_T_821, io.clk_override) @[dec_decode_ctl.scala 767:53]
    i0_r_ctl_en <= _T_822 @[dec_decode_ctl.scala 767:29]
    node _T_823 = bits(i0_pipe_en, 1, 0) @[dec_decode_ctl.scala 768:43]
    node _T_824 = orr(_T_823) @[dec_decode_ctl.scala 768:49]
    node _T_825 = or(_T_824, io.clk_override) @[dec_decode_ctl.scala 768:53]
    i0_wb_ctl_en <= _T_825 @[dec_decode_ctl.scala 768:29]
    node _T_826 = bits(i0_pipe_en, 3, 3) @[dec_decode_ctl.scala 769:44]
    node _T_827 = or(_T_826, io.clk_override) @[dec_decode_ctl.scala 769:50]
    i0_x_data_en <= _T_827 @[dec_decode_ctl.scala 769:29]
    node _T_828 = bits(i0_pipe_en, 2, 2) @[dec_decode_ctl.scala 770:44]
    node _T_829 = or(_T_828, io.clk_override) @[dec_decode_ctl.scala 770:50]
    i0_r_data_en <= _T_829 @[dec_decode_ctl.scala 770:29]
    node _T_830 = bits(i0_pipe_en, 1, 1) @[dec_decode_ctl.scala 771:44]
    node _T_831 = or(_T_830, io.clk_override) @[dec_decode_ctl.scala 771:50]
    i0_wb_data_en <= _T_831 @[dec_decode_ctl.scala 771:29]
    node _T_832 = cat(i0_x_data_en, i0_r_data_en) @[Cat.scala 29:58]
    io.decode_exu.dec_data_en <= _T_832 @[dec_decode_ctl.scala 773:38]
    node _T_833 = cat(i0_x_ctl_en, i0_r_ctl_en) @[Cat.scala 29:58]
    io.decode_exu.dec_ctl_en <= _T_833 @[dec_decode_ctl.scala 774:38]
    d_d.bits.i0rd <= i0r.rd @[dec_decode_ctl.scala 776:34]
    node _T_834 = and(i0_rd_en_d, i0_legal_decode_d) @[dec_decode_ctl.scala 777:50]
    d_d.bits.i0v <= _T_834 @[dec_decode_ctl.scala 777:34]
    d_d.valid <= io.dec_aln.dec_i0_decode_d @[dec_decode_ctl.scala 778:27]
    node _T_835 = and(i0_dp.load, i0_legal_decode_d) @[dec_decode_ctl.scala 780:50]
    d_d.bits.i0load <= _T_835 @[dec_decode_ctl.scala 780:34]
    node _T_836 = and(i0_dp.store, i0_legal_decode_d) @[dec_decode_ctl.scala 781:50]
    d_d.bits.i0store <= _T_836 @[dec_decode_ctl.scala 781:34]
    node _T_837 = and(i0_dp.div, i0_legal_decode_d) @[dec_decode_ctl.scala 782:50]
    d_d.bits.i0div <= _T_837 @[dec_decode_ctl.scala 782:34]
    node _T_838 = and(io.dec_csr_wen_unq_d, i0_legal_decode_d) @[dec_decode_ctl.scala 784:61]
    d_d.bits.csrwen <= _T_838 @[dec_decode_ctl.scala 784:34]
    node _T_839 = and(i0_csr_write_only_d, io.dec_aln.dec_i0_decode_d) @[dec_decode_ctl.scala 785:58]
    d_d.bits.csrwonly <= _T_839 @[dec_decode_ctl.scala 785:34]
    node _T_840 = bits(d_d.bits.csrwen, 0, 0) @[lib.scala 8:44]
    node _T_841 = bits(io.dec_i0_instr_d, 31, 20) @[dec_decode_ctl.scala 786:61]
    node _T_842 = mux(_T_840, _T_841, UInt<1>("h00")) @[dec_decode_ctl.scala 786:41]
    d_d.bits.csrwaddr <= _T_842 @[dec_decode_ctl.scala 786:34]
    node _T_843 = bits(i0_x_ctl_en, 0, 0) @[dec_decode_ctl.scala 788:63]
    wire _T_844 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[lib.scala 630:37]
    _T_844.bits.csrwaddr <= UInt<12>("h00") @[lib.scala 630:37]
    _T_844.bits.csrwonly <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.csrwen <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.i0v <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.i0div <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.i0store <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.i0load <= UInt<1>("h00") @[lib.scala 630:37]
    _T_844.bits.i0rd <= UInt<5>("h00") @[lib.scala 630:37]
    _T_844.valid <= UInt<1>("h00") @[lib.scala 630:37]
    reg _T_845 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, clock with : (reset => (reset, _T_844)) @[Reg.scala 27:20]
    when _T_843 : @[Reg.scala 28:19]
      _T_845.bits.csrwaddr <= d_d.bits.csrwaddr @[Reg.scala 28:23]
      _T_845.bits.csrwonly <= d_d.bits.csrwonly @[Reg.scala 28:23]
      _T_845.bits.csrwen <= d_d.bits.csrwen @[Reg.scala 28:23]
      _T_845.bits.i0v <= d_d.bits.i0v @[Reg.scala 28:23]
      _T_845.bits.i0div <= d_d.bits.i0div @[Reg.scala 28:23]
      _T_845.bits.i0store <= d_d.bits.i0store @[Reg.scala 28:23]
      _T_845.bits.i0load <= d_d.bits.i0load @[Reg.scala 28:23]
      _T_845.bits.i0rd <= d_d.bits.i0rd @[Reg.scala 28:23]
      _T_845.valid <= d_d.valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    x_d.bits.csrwaddr <= _T_845.bits.csrwaddr @[dec_decode_ctl.scala 788:7]
    x_d.bits.csrwonly <= _T_845.bits.csrwonly @[dec_decode_ctl.scala 788:7]
    x_d.bits.csrwen <= _T_845.bits.csrwen @[dec_decode_ctl.scala 788:7]
    x_d.bits.i0v <= _T_845.bits.i0v @[dec_decode_ctl.scala 788:7]
    x_d.bits.i0div <= _T_845.bits.i0div @[dec_decode_ctl.scala 788:7]
    x_d.bits.i0store <= _T_845.bits.i0store @[dec_decode_ctl.scala 788:7]
    x_d.bits.i0load <= _T_845.bits.i0load @[dec_decode_ctl.scala 788:7]
    x_d.bits.i0rd <= _T_845.bits.i0rd @[dec_decode_ctl.scala 788:7]
    x_d.valid <= _T_845.valid @[dec_decode_ctl.scala 788:7]
    wire x_d_in : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[dec_decode_ctl.scala 789:20]
    x_d_in.bits.csrwaddr <= x_d.bits.csrwaddr @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.csrwonly <= x_d.bits.csrwonly @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.csrwen <= x_d.bits.csrwen @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.i0v <= x_d.bits.i0v @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.i0div <= x_d.bits.i0div @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.i0store <= x_d.bits.i0store @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.i0load <= x_d.bits.i0load @[dec_decode_ctl.scala 790:10]
    x_d_in.bits.i0rd <= x_d.bits.i0rd @[dec_decode_ctl.scala 790:10]
    x_d_in.valid <= x_d.valid @[dec_decode_ctl.scala 790:10]
    node _T_846 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 791:49]
    node _T_847 = and(x_d.bits.i0v, _T_846) @[dec_decode_ctl.scala 791:47]
    node _T_848 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 791:78]
    node _T_849 = and(_T_847, _T_848) @[dec_decode_ctl.scala 791:76]
    x_d_in.bits.i0v <= _T_849 @[dec_decode_ctl.scala 791:27]
    node _T_850 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 792:35]
    node _T_851 = and(x_d.valid, _T_850) @[dec_decode_ctl.scala 792:33]
    node _T_852 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[dec_decode_ctl.scala 792:64]
    node _T_853 = and(_T_851, _T_852) @[dec_decode_ctl.scala 792:62]
    x_d_in.valid <= _T_853 @[dec_decode_ctl.scala 792:20]
    node _T_854 = bits(i0_r_ctl_en, 0, 0) @[dec_decode_ctl.scala 794:65]
    wire _T_855 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[lib.scala 630:37]
    _T_855.bits.csrwaddr <= UInt<12>("h00") @[lib.scala 630:37]
    _T_855.bits.csrwonly <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.csrwen <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.i0v <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.i0div <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.i0store <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.i0load <= UInt<1>("h00") @[lib.scala 630:37]
    _T_855.bits.i0rd <= UInt<5>("h00") @[lib.scala 630:37]
    _T_855.valid <= UInt<1>("h00") @[lib.scala 630:37]
    reg _T_856 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, clock with : (reset => (reset, _T_855)) @[Reg.scala 27:20]
    when _T_854 : @[Reg.scala 28:19]
      _T_856.bits.csrwaddr <= x_d_in.bits.csrwaddr @[Reg.scala 28:23]
      _T_856.bits.csrwonly <= x_d_in.bits.csrwonly @[Reg.scala 28:23]
      _T_856.bits.csrwen <= x_d_in.bits.csrwen @[Reg.scala 28:23]
      _T_856.bits.i0v <= x_d_in.bits.i0v @[Reg.scala 28:23]
      _T_856.bits.i0div <= x_d_in.bits.i0div @[Reg.scala 28:23]
      _T_856.bits.i0store <= x_d_in.bits.i0store @[Reg.scala 28:23]
      _T_856.bits.i0load <= x_d_in.bits.i0load @[Reg.scala 28:23]
      _T_856.bits.i0rd <= x_d_in.bits.i0rd @[Reg.scala 28:23]
      _T_856.valid <= x_d_in.valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    r_d.bits.csrwaddr <= _T_856.bits.csrwaddr @[dec_decode_ctl.scala 794:7]
    r_d.bits.csrwonly <= _T_856.bits.csrwonly @[dec_decode_ctl.scala 794:7]
    r_d.bits.csrwen <= _T_856.bits.csrwen @[dec_decode_ctl.scala 794:7]
    r_d.bits.i0v <= _T_856.bits.i0v @[dec_decode_ctl.scala 794:7]
    r_d.bits.i0div <= _T_856.bits.i0div @[dec_decode_ctl.scala 794:7]
    r_d.bits.i0store <= _T_856.bits.i0store @[dec_decode_ctl.scala 794:7]
    r_d.bits.i0load <= _T_856.bits.i0load @[dec_decode_ctl.scala 794:7]
    r_d.bits.i0rd <= _T_856.bits.i0rd @[dec_decode_ctl.scala 794:7]
    r_d.valid <= _T_856.valid @[dec_decode_ctl.scala 794:7]
    r_d_in.bits.csrwaddr <= r_d.bits.csrwaddr @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.csrwonly <= r_d.bits.csrwonly @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.csrwen <= r_d.bits.csrwen @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0v <= r_d.bits.i0v @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0div <= r_d.bits.i0div @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0store <= r_d.bits.i0store @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0load <= r_d.bits.i0load @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0rd <= r_d.bits.i0rd @[dec_decode_ctl.scala 795:10]
    r_d_in.valid <= r_d.valid @[dec_decode_ctl.scala 795:10]
    r_d_in.bits.i0rd <= r_d.bits.i0rd @[dec_decode_ctl.scala 796:22]
    node _T_857 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 798:51]
    node _T_858 = and(r_d.bits.i0v, _T_857) @[dec_decode_ctl.scala 798:49]
    r_d_in.bits.i0v <= _T_858 @[dec_decode_ctl.scala 798:27]
    node _T_859 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 799:37]
    node _T_860 = and(r_d.valid, _T_859) @[dec_decode_ctl.scala 799:35]
    r_d_in.valid <= _T_860 @[dec_decode_ctl.scala 799:20]
    node _T_861 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 800:51]
    node _T_862 = and(r_d.bits.i0load, _T_861) @[dec_decode_ctl.scala 800:49]
    r_d_in.bits.i0load <= _T_862 @[dec_decode_ctl.scala 800:27]
    node _T_863 = eq(io.dec_tlu_flush_lower_wb, UInt<1>("h00")) @[dec_decode_ctl.scala 801:51]
    node _T_864 = and(r_d.bits.i0store, _T_863) @[dec_decode_ctl.scala 801:49]
    r_d_in.bits.i0store <= _T_864 @[dec_decode_ctl.scala 801:27]
    node _T_865 = bits(i0_wb_ctl_en, 0, 0) @[dec_decode_ctl.scala 803:66]
    wire _T_866 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}} @[lib.scala 630:37]
    _T_866.bits.csrwaddr <= UInt<12>("h00") @[lib.scala 630:37]
    _T_866.bits.csrwonly <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.csrwen <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.i0v <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.i0div <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.i0store <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.i0load <= UInt<1>("h00") @[lib.scala 630:37]
    _T_866.bits.i0rd <= UInt<5>("h00") @[lib.scala 630:37]
    _T_866.valid <= UInt<1>("h00") @[lib.scala 630:37]
    reg _T_867 : {valid : UInt<1>, bits : {i0rd : UInt<5>, i0load : UInt<1>, i0store : UInt<1>, i0div : UInt<1>, i0v : UInt<1>, csrwen : UInt<1>, csrwonly : UInt<1>, csrwaddr : UInt<12>}}, clock with : (reset => (reset, _T_866)) @[Reg.scala 27:20]
    when _T_865 : @[Reg.scala 28:19]
      _T_867.bits.csrwaddr <= r_d_in.bits.csrwaddr @[Reg.scala 28:23]
      _T_867.bits.csrwonly <= r_d_in.bits.csrwonly @[Reg.scala 28:23]
      _T_867.bits.csrwen <= r_d_in.bits.csrwen @[Reg.scala 28:23]
      _T_867.bits.i0v <= r_d_in.bits.i0v @[Reg.scala 28:23]
      _T_867.bits.i0div <= r_d_in.bits.i0div @[Reg.scala 28:23]
      _T_867.bits.i0store <= r_d_in.bits.i0store @[Reg.scala 28:23]
      _T_867.bits.i0load <= r_d_in.bits.i0load @[Reg.scala 28:23]
      _T_867.bits.i0rd <= r_d_in.bits.i0rd @[Reg.scala 28:23]
      _T_867.valid <= r_d_in.valid @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    wbd.bits.csrwaddr <= _T_867.bits.csrwaddr @[dec_decode_ctl.scala 803:7]
    wbd.bits.csrwonly <= _T_867.bits.csrwonly @[dec_decode_ctl.scala 803:7]
    wbd.bits.csrwen <= _T_867.bits.csrwen @[dec_decode_ctl.scala 803:7]
    wbd.bits.i0v <= _T_867.bits.i0v @[dec_decode_ctl.scala 803:7]
    wbd.bits.i0div <= _T_867.bits.i0div @[dec_decode_ctl.scala 803:7]
    wbd.bits.i0store <= _T_867.bits.i0store @[dec_decode_ctl.scala 803:7]
    wbd.bits.i0load <= _T_867.bits.i0load @[dec_decode_ctl.scala 803:7]
    wbd.bits.i0rd <= _T_867.bits.i0rd @[dec_decode_ctl.scala 803:7]
    wbd.valid <= _T_867.valid @[dec_decode_ctl.scala 803:7]
    io.dec_i0_waddr_r <= r_d_in.bits.i0rd @[dec_decode_ctl.scala 805:27]
    node _T_868 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[dec_decode_ctl.scala 806:47]
    node _T_869 = and(r_d_in.bits.i0v, _T_868) @[dec_decode_ctl.scala 806:45]
    i0_wen_r <= _T_869 @[dec_decode_ctl.scala 806:25]
    node _T_870 = eq(r_d_in.bits.i0div, UInt<1>("h00")) @[dec_decode_ctl.scala 807:49]
    node _T_871 = and(i0_wen_r, _T_870) @[dec_decode_ctl.scala 807:47]
    node _T_872 = eq(i0_load_kill_wen_r, UInt<1>("h00")) @[dec_decode_ctl.scala 807:70]
    node _T_873 = and(_T_871, _T_872) @[dec_decode_ctl.scala 807:68]
    io.dec_i0_wen_r <= _T_873 @[dec_decode_ctl.scala 807:32]
    io.dec_i0_wdata_r <= i0_result_corr_r @[dec_decode_ctl.scala 808:26]
    node _T_874 = or(x_d.bits.i0v, x_d.bits.csrwen) @[dec_decode_ctl.scala 811:74]
    node _T_875 = or(_T_874, debug_valid_x) @[dec_decode_ctl.scala 811:92]
    node _T_876 = and(i0_r_data_en, _T_875) @[dec_decode_ctl.scala 811:58]
    node _T_877 = eq(_T_876, UInt<1>("h01")) @[dec_decode_ctl.scala 811:110]
    inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 404:23]
    rvclkhdr_4.clock <= clock
    rvclkhdr_4.reset <= reset
    rvclkhdr_4.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_4.io.en <= _T_877 @[lib.scala 407:17]
    rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg i0_result_r_raw : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_877 : @[Reg.scala 28:19]
      i0_result_r_raw <= i0_result_x @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_878 = and(x_d.bits.i0v, x_d.bits.i0load) @[dec_decode_ctl.scala 817:47]
    node _T_879 = bits(_T_878, 0, 0) @[dec_decode_ctl.scala 817:66]
    node _T_880 = mux(_T_879, io.lsu_result_m, io.decode_exu.exu_i0_result_x) @[dec_decode_ctl.scala 817:32]
    i0_result_x <= _T_880 @[dec_decode_ctl.scala 817:26]
    i0_result_r <= i0_result_r_raw @[dec_decode_ctl.scala 818:26]
    node _T_881 = and(r_d.bits.i0v, r_d.bits.i0load) @[dec_decode_ctl.scala 822:42]
    node _T_882 = bits(_T_881, 0, 0) @[dec_decode_ctl.scala 822:61]
    node _T_883 = mux(_T_882, io.lsu_result_corr_r, i0_result_r_raw) @[dec_decode_ctl.scala 822:27]
    i0_result_corr_r <= _T_883 @[dec_decode_ctl.scala 822:21]
    node _T_884 = eq(i0_dp.jal, UInt<1>("h00")) @[dec_decode_ctl.scala 823:73]
    node _T_885 = and(io.decode_exu.i0_ap.predict_nt, _T_884) @[dec_decode_ctl.scala 823:71]
    node _T_886 = bits(_T_885, 0, 0) @[dec_decode_ctl.scala 823:85]
    wire _T_887 : UInt<1>[10] @[lib.scala 12:48]
    _T_887[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_887[9] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_888 = cat(_T_887[0], _T_887[1]) @[Cat.scala 29:58]
    node _T_889 = cat(_T_888, _T_887[2]) @[Cat.scala 29:58]
    node _T_890 = cat(_T_889, _T_887[3]) @[Cat.scala 29:58]
    node _T_891 = cat(_T_890, _T_887[4]) @[Cat.scala 29:58]
    node _T_892 = cat(_T_891, _T_887[5]) @[Cat.scala 29:58]
    node _T_893 = cat(_T_892, _T_887[6]) @[Cat.scala 29:58]
    node _T_894 = cat(_T_893, _T_887[7]) @[Cat.scala 29:58]
    node _T_895 = cat(_T_894, _T_887[8]) @[Cat.scala 29:58]
    node _T_896 = cat(_T_895, _T_887[9]) @[Cat.scala 29:58]
    node _T_897 = cat(_T_896, io.dec_i0_pc4_d) @[Cat.scala 29:58]
    node _T_898 = cat(_T_897, i0_ap_pc2) @[Cat.scala 29:58]
    node _T_899 = mux(_T_886, i0_br_offset, _T_898) @[dec_decode_ctl.scala 823:38]
    io.dec_alu.dec_i0_br_immed_d <= _T_899 @[dec_decode_ctl.scala 823:32]
    wire last_br_immed_d : UInt<12>
    last_br_immed_d <= UInt<1>("h00")
    node _T_900 = bits(io.decode_exu.i0_ap.predict_nt, 0, 0) @[dec_decode_ctl.scala 825:59]
    wire _T_901 : UInt<1>[10] @[lib.scala 12:48]
    _T_901[0] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[1] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[2] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[3] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[4] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[5] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[6] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[7] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[8] <= UInt<1>("h00") @[lib.scala 12:48]
    _T_901[9] <= UInt<1>("h00") @[lib.scala 12:48]
    node _T_902 = cat(_T_901[0], _T_901[1]) @[Cat.scala 29:58]
    node _T_903 = cat(_T_902, _T_901[2]) @[Cat.scala 29:58]
    node _T_904 = cat(_T_903, _T_901[3]) @[Cat.scala 29:58]
    node _T_905 = cat(_T_904, _T_901[4]) @[Cat.scala 29:58]
    node _T_906 = cat(_T_905, _T_901[5]) @[Cat.scala 29:58]
    node _T_907 = cat(_T_906, _T_901[6]) @[Cat.scala 29:58]
    node _T_908 = cat(_T_907, _T_901[7]) @[Cat.scala 29:58]
    node _T_909 = cat(_T_908, _T_901[8]) @[Cat.scala 29:58]
    node _T_910 = cat(_T_909, _T_901[9]) @[Cat.scala 29:58]
    node _T_911 = cat(_T_910, io.dec_i0_pc4_d) @[Cat.scala 29:58]
    node _T_912 = cat(_T_911, i0_ap_pc2) @[Cat.scala 29:58]
    node _T_913 = mux(_T_900, _T_912, i0_br_offset) @[dec_decode_ctl.scala 825:25]
    last_br_immed_d <= _T_913 @[dec_decode_ctl.scala 825:19]
    wire last_br_immed_x : UInt<12>
    last_br_immed_x <= UInt<1>("h00")
    node _T_914 = bits(i0_x_data_en, 0, 0) @[dec_decode_ctl.scala 827:58]
    inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 404:23]
    rvclkhdr_5.clock <= clock
    rvclkhdr_5.reset <= reset
    rvclkhdr_5.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_5.io.en <= _T_914 @[lib.scala 407:17]
    rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg _T_915 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_914 : @[Reg.scala 28:19]
      _T_915 <= last_br_immed_d @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    last_br_immed_x <= _T_915 @[dec_decode_ctl.scala 827:19]
    node _T_916 = and(x_d.bits.i0div, x_d.valid) @[dec_decode_ctl.scala 831:45]
    node _T_917 = and(r_d.bits.i0div, r_d.valid) @[dec_decode_ctl.scala 831:76]
    node div_e1_to_r = or(_T_916, _T_917) @[dec_decode_ctl.scala 831:58]
    node _T_918 = and(x_d.bits.i0div, x_d.valid) @[dec_decode_ctl.scala 833:48]
    node _T_919 = eq(x_d.bits.i0rd, UInt<5>("h00")) @[dec_decode_ctl.scala 833:77]
    node _T_920 = and(_T_918, _T_919) @[dec_decode_ctl.scala 833:60]
    node _T_921 = and(x_d.bits.i0div, x_d.valid) @[dec_decode_ctl.scala 834:21]
    node _T_922 = and(_T_921, io.dec_tlu_flush_lower_r) @[dec_decode_ctl.scala 834:33]
    node _T_923 = or(_T_920, _T_922) @[dec_decode_ctl.scala 833:94]
    node _T_924 = and(r_d.bits.i0div, r_d.valid) @[dec_decode_ctl.scala 835:21]
    node _T_925 = and(_T_924, io.dec_tlu_flush_lower_r) @[dec_decode_ctl.scala 835:33]
    node _T_926 = and(_T_925, io.dec_tlu_i0_kill_writeb_r) @[dec_decode_ctl.scala 835:60]
    node div_flush = or(_T_923, _T_926) @[dec_decode_ctl.scala 834:62]
    node _T_927 = and(io.dec_div_active, div_flush) @[dec_decode_ctl.scala 839:51]
    node _T_928 = eq(div_e1_to_r, UInt<1>("h00")) @[dec_decode_ctl.scala 840:26]
    node _T_929 = and(io.dec_div_active, _T_928) @[dec_decode_ctl.scala 840:24]
    node _T_930 = eq(r_d.bits.i0rd, io.div_waddr_wb) @[dec_decode_ctl.scala 840:56]
    node _T_931 = and(_T_929, _T_930) @[dec_decode_ctl.scala 840:39]
    node _T_932 = and(_T_931, i0_wen_r) @[dec_decode_ctl.scala 840:77]
    node nonblock_div_cancel = or(_T_927, _T_932) @[dec_decode_ctl.scala 839:65]
    node _T_933 = bits(nonblock_div_cancel, 0, 0) @[dec_decode_ctl.scala 842:61]
    io.dec_div.dec_div_cancel <= _T_933 @[dec_decode_ctl.scala 842:37]
    node i0_div_decode_d = and(i0_legal_decode_d, i0_dp.div) @[dec_decode_ctl.scala 843:55]
    node _T_934 = eq(io.exu_div_wren, UInt<1>("h00")) @[dec_decode_ctl.scala 845:59]
    node _T_935 = and(io.dec_div_active, _T_934) @[dec_decode_ctl.scala 845:57]
    node _T_936 = eq(nonblock_div_cancel, UInt<1>("h00")) @[dec_decode_ctl.scala 845:78]
    node _T_937 = and(_T_935, _T_936) @[dec_decode_ctl.scala 845:76]
    node _T_938 = or(i0_div_decode_d, _T_937) @[dec_decode_ctl.scala 845:36]
    div_active_in <= _T_938 @[dec_decode_ctl.scala 845:17]
    node _T_939 = and(io.decode_exu.dec_i0_rs1_en_d, io.dec_div_active) @[dec_decode_ctl.scala 850:60]
    node _T_940 = eq(io.div_waddr_wb, i0r.rs1) @[dec_decode_ctl.scala 850:99]
    node _T_941 = and(_T_939, _T_940) @[dec_decode_ctl.scala 850:80]
    node _T_942 = and(io.decode_exu.dec_i0_rs2_en_d, io.dec_div_active) @[dec_decode_ctl.scala 851:36]
    node _T_943 = eq(io.div_waddr_wb, i0r.rs2) @[dec_decode_ctl.scala 851:75]
    node _T_944 = and(_T_942, _T_943) @[dec_decode_ctl.scala 851:56]
    node _T_945 = or(_T_941, _T_944) @[dec_decode_ctl.scala 850:113]
    i0_nonblock_div_stall <= _T_945 @[dec_decode_ctl.scala 850:26]
    node trace_enable = not(io.dec_tlu_trace_disable) @[dec_decode_ctl.scala 858:22]
    node _T_946 = bits(i0_div_decode_d, 0, 0) @[dec_decode_ctl.scala 860:58]
    inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 404:23]
    rvclkhdr_6.clock <= clock
    rvclkhdr_6.reset <= reset
    rvclkhdr_6.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_6.io.en <= _T_946 @[lib.scala 407:17]
    rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg _T_947 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_946 : @[Reg.scala 28:19]
      _T_947 <= i0r.rd @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    io.div_waddr_wb <= _T_947 @[dec_decode_ctl.scala 860:19]
    node _T_948 = and(i0_x_data_en, trace_enable) @[dec_decode_ctl.scala 862:50]
    node _T_949 = bits(_T_948, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 404:23]
    rvclkhdr_7.clock <= clock
    rvclkhdr_7.reset <= reset
    rvclkhdr_7.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_7.io.en <= _T_949 @[lib.scala 407:17]
    rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg i0_inst_x : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_949 : @[Reg.scala 28:19]
      i0_inst_x <= i0_inst_d @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_950 = and(i0_r_data_en, trace_enable) @[dec_decode_ctl.scala 863:50]
    node _T_951 = bits(_T_950, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 404:23]
    rvclkhdr_8.clock <= clock
    rvclkhdr_8.reset <= reset
    rvclkhdr_8.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_8.io.en <= _T_951 @[lib.scala 407:17]
    rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg i0_inst_r : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_951 : @[Reg.scala 28:19]
      i0_inst_r <= i0_inst_x @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_952 = and(i0_wb_data_en, trace_enable) @[dec_decode_ctl.scala 865:51]
    node _T_953 = bits(_T_952, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 404:23]
    rvclkhdr_9.clock <= clock
    rvclkhdr_9.reset <= reset
    rvclkhdr_9.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_9.io.en <= _T_953 @[lib.scala 407:17]
    rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg i0_inst_wb : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_953 : @[Reg.scala 28:19]
      i0_inst_wb <= i0_inst_r @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    node _T_954 = and(i0_wb_data_en, trace_enable) @[dec_decode_ctl.scala 866:54]
    node _T_955 = bits(_T_954, 0, 0) @[lib.scala 8:44]
    inst rvclkhdr_10 of rvclkhdr_10 @[lib.scala 404:23]
    rvclkhdr_10.clock <= clock
    rvclkhdr_10.reset <= reset
    rvclkhdr_10.io.clk <= clock @[lib.scala 406:18]
    rvclkhdr_10.io.en <= _T_955 @[lib.scala 407:17]
    rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24]
    reg i0_pc_wb : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_955 : @[Reg.scala 28:19]
      i0_pc_wb <= io.dec_tlu_i0_pc_r @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    io.dec_i0_inst_wb <= i0_inst_wb @[dec_decode_ctl.scala 868:21]
    io.dec_i0_pc_wb <= i0_pc_wb @[dec_decode_ctl.scala 869:19]
    node _T_956 = bits(i0_r_data_en, 0, 0) @[dec_decode_ctl.scala 870:67]
    wire _T_957 : UInt<31> @[lib.scala 648:38]
    _T_957 <= UInt<1>("h00") @[lib.scala 648:38]
    reg dec_i0_pc_r : UInt, clock with : (reset => (reset, _T_957)) @[Reg.scala 27:20]
    when _T_956 : @[Reg.scala 28:19]
      dec_i0_pc_r <= io.dec_alu.exu_i0_pc_x @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    io.dec_tlu_i0_pc_r <= dec_i0_pc_r @[dec_decode_ctl.scala 872:27]
    node _T_958 = cat(io.dec_alu.exu_i0_pc_x, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_959 = cat(last_br_immed_x, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_960 = bits(_T_958, 12, 1) @[lib.scala 68:24]
    node _T_961 = bits(_T_959, 12, 1) @[lib.scala 68:40]
    node _T_962 = add(_T_960, _T_961) @[lib.scala 68:31]
    node _T_963 = bits(_T_958, 31, 13) @[lib.scala 69:20]
    node _T_964 = add(_T_963, UInt<1>("h01")) @[lib.scala 69:27]
    node _T_965 = tail(_T_964, 1) @[lib.scala 69:27]
    node _T_966 = bits(_T_958, 31, 13) @[lib.scala 70:20]
    node _T_967 = sub(_T_966, UInt<1>("h01")) @[lib.scala 70:27]
    node _T_968 = tail(_T_967, 1) @[lib.scala 70:27]
    node _T_969 = bits(_T_959, 12, 12) @[lib.scala 71:22]
    node _T_970 = bits(_T_962, 12, 12) @[lib.scala 72:39]
    node _T_971 = eq(_T_970, UInt<1>("h00")) @[lib.scala 72:28]
    node _T_972 = xor(_T_969, _T_971) @[lib.scala 72:26]
    node _T_973 = bits(_T_972, 0, 0) @[lib.scala 72:64]
    node _T_974 = bits(_T_958, 31, 13) @[lib.scala 72:76]
    node _T_975 = eq(_T_969, UInt<1>("h00")) @[lib.scala 73:20]
    node _T_976 = bits(_T_962, 12, 12) @[lib.scala 73:39]
    node _T_977 = and(_T_975, _T_976) @[lib.scala 73:26]
    node _T_978 = bits(_T_977, 0, 0) @[lib.scala 73:64]
    node _T_979 = bits(_T_962, 12, 12) @[lib.scala 74:39]
    node _T_980 = eq(_T_979, UInt<1>("h00")) @[lib.scala 74:28]
    node _T_981 = and(_T_969, _T_980) @[lib.scala 74:26]
    node _T_982 = bits(_T_981, 0, 0) @[lib.scala 74:64]
    node _T_983 = mux(_T_973, _T_974, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_984 = mux(_T_978, _T_965, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_985 = mux(_T_982, _T_968, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_986 = or(_T_983, _T_984) @[Mux.scala 27:72]
    node _T_987 = or(_T_986, _T_985) @[Mux.scala 27:72]
    wire _T_988 : UInt<19> @[Mux.scala 27:72]
    _T_988 <= _T_987 @[Mux.scala 27:72]
    node _T_989 = bits(_T_962, 11, 0) @[lib.scala 74:94]
    node _T_990 = cat(_T_988, _T_989) @[Cat.scala 29:58]
    node temp_pred_correct_npc_x = cat(_T_990, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_991 = bits(temp_pred_correct_npc_x, 31, 1) @[dec_decode_ctl.scala 877:62]
    io.decode_exu.pred_correct_npc_x <= _T_991 @[dec_decode_ctl.scala 877:36]
    node _T_992 = and(io.decode_exu.dec_i0_rs1_en_d, x_d.bits.i0v) @[dec_decode_ctl.scala 881:59]
    node _T_993 = eq(x_d.bits.i0rd, i0r.rs1) @[dec_decode_ctl.scala 881:91]
    node i0_rs1_depend_i0_x = and(_T_992, _T_993) @[dec_decode_ctl.scala 881:74]
    node _T_994 = and(io.decode_exu.dec_i0_rs1_en_d, r_d.bits.i0v) @[dec_decode_ctl.scala 882:59]
    node _T_995 = eq(r_d.bits.i0rd, i0r.rs1) @[dec_decode_ctl.scala 882:91]
    node i0_rs1_depend_i0_r = and(_T_994, _T_995) @[dec_decode_ctl.scala 882:74]
    node _T_996 = and(io.decode_exu.dec_i0_rs2_en_d, x_d.bits.i0v) @[dec_decode_ctl.scala 884:59]
    node _T_997 = eq(x_d.bits.i0rd, i0r.rs2) @[dec_decode_ctl.scala 884:91]
    node i0_rs2_depend_i0_x = and(_T_996, _T_997) @[dec_decode_ctl.scala 884:74]
    node _T_998 = and(io.decode_exu.dec_i0_rs2_en_d, r_d.bits.i0v) @[dec_decode_ctl.scala 885:59]
    node _T_999 = eq(r_d.bits.i0rd, i0r.rs2) @[dec_decode_ctl.scala 885:91]
    node i0_rs2_depend_i0_r = and(_T_998, _T_999) @[dec_decode_ctl.scala 885:74]
    node _T_1000 = bits(i0_rs1_depend_i0_x, 0, 0) @[dec_decode_ctl.scala 887:44]
    node _T_1001 = bits(i0_rs1_depend_i0_r, 0, 0) @[dec_decode_ctl.scala 887:81]
    wire _T_1002 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 887:109]
    _T_1002.alu <= UInt<1>("h00") @[dec_decode_ctl.scala 887:109]
    _T_1002.load <= UInt<1>("h00") @[dec_decode_ctl.scala 887:109]
    _T_1002.mul <= UInt<1>("h00") @[dec_decode_ctl.scala 887:109]
    node _T_1003 = mux(_T_1001, i0_r_c, _T_1002) @[dec_decode_ctl.scala 887:61]
    node _T_1004 = mux(_T_1000, i0_x_c, _T_1003) @[dec_decode_ctl.scala 887:24]
    i0_rs1_class_d.alu <= _T_1004.alu @[dec_decode_ctl.scala 887:18]
    i0_rs1_class_d.load <= _T_1004.load @[dec_decode_ctl.scala 887:18]
    i0_rs1_class_d.mul <= _T_1004.mul @[dec_decode_ctl.scala 887:18]
    node _T_1005 = bits(i0_rs1_depend_i0_x, 0, 0) @[dec_decode_ctl.scala 888:44]
    node _T_1006 = bits(i0_rs1_depend_i0_r, 0, 0) @[dec_decode_ctl.scala 888:83]
    node _T_1007 = mux(_T_1006, UInt<2>("h02"), UInt<1>("h00")) @[dec_decode_ctl.scala 888:63]
    node _T_1008 = mux(_T_1005, UInt<2>("h01"), _T_1007) @[dec_decode_ctl.scala 888:24]
    i0_rs1_depth_d <= _T_1008 @[dec_decode_ctl.scala 888:18]
    node _T_1009 = bits(i0_rs2_depend_i0_x, 0, 0) @[dec_decode_ctl.scala 889:44]
    node _T_1010 = bits(i0_rs2_depend_i0_r, 0, 0) @[dec_decode_ctl.scala 889:81]
    wire _T_1011 : {mul : UInt<1>, load : UInt<1>, alu : UInt<1>} @[dec_decode_ctl.scala 889:109]
    _T_1011.alu <= UInt<1>("h00") @[dec_decode_ctl.scala 889:109]
    _T_1011.load <= UInt<1>("h00") @[dec_decode_ctl.scala 889:109]
    _T_1011.mul <= UInt<1>("h00") @[dec_decode_ctl.scala 889:109]
    node _T_1012 = mux(_T_1010, i0_r_c, _T_1011) @[dec_decode_ctl.scala 889:61]
    node _T_1013 = mux(_T_1009, i0_x_c, _T_1012) @[dec_decode_ctl.scala 889:24]
    i0_rs2_class_d.alu <= _T_1013.alu @[dec_decode_ctl.scala 889:18]
    i0_rs2_class_d.load <= _T_1013.load @[dec_decode_ctl.scala 889:18]
    i0_rs2_class_d.mul <= _T_1013.mul @[dec_decode_ctl.scala 889:18]
    node _T_1014 = bits(i0_rs2_depend_i0_x, 0, 0) @[dec_decode_ctl.scala 890:44]
    node _T_1015 = bits(i0_rs2_depend_i0_r, 0, 0) @[dec_decode_ctl.scala 890:83]
    node _T_1016 = mux(_T_1015, UInt<2>("h02"), UInt<1>("h00")) @[dec_decode_ctl.scala 890:63]
    node _T_1017 = mux(_T_1014, UInt<2>("h01"), _T_1016) @[dec_decode_ctl.scala 890:24]
    i0_rs2_depth_d <= _T_1017 @[dec_decode_ctl.scala 890:18]
    i0_load_block_d <= UInt<1>("h00") @[dec_decode_ctl.scala 900:21]
    node _T_1018 = or(i0_dp.load, i0_dp.store) @[dec_decode_ctl.scala 901:43]
    node _T_1019 = bits(i0_rs1_depth_d, 0, 0) @[dec_decode_ctl.scala 901:74]
    node _T_1020 = and(_T_1018, _T_1019) @[dec_decode_ctl.scala 901:58]
    node _T_1021 = and(_T_1020, i0_rs1_class_d.load) @[dec_decode_ctl.scala 901:78]
    load_ldst_bypass_d <= _T_1021 @[dec_decode_ctl.scala 901:27]
    node _T_1022 = bits(i0_rs2_depth_d, 0, 0) @[dec_decode_ctl.scala 902:59]
    node _T_1023 = and(i0_dp.store, _T_1022) @[dec_decode_ctl.scala 902:43]
    node _T_1024 = and(_T_1023, i0_rs2_class_d.load) @[dec_decode_ctl.scala 902:63]
    store_data_bypass_d <= _T_1024 @[dec_decode_ctl.scala 902:25]
    store_data_bypass_m <= UInt<1>("h00") @[dec_decode_ctl.scala 903:25]
    node _T_1025 = and(io.decode_exu.dec_i0_rs1_en_d, io.dec_nonblock_load_wen) @[dec_decode_ctl.scala 907:73]
    node _T_1026 = eq(io.dec_nonblock_load_waddr, i0r.rs1) @[dec_decode_ctl.scala 907:130]
    node i0_rs1_nonblock_load_bypass_en_d = and(_T_1025, _T_1026) @[dec_decode_ctl.scala 907:100]
    node _T_1027 = and(io.decode_exu.dec_i0_rs2_en_d, io.dec_nonblock_load_wen) @[dec_decode_ctl.scala 909:73]
    node _T_1028 = eq(io.dec_nonblock_load_waddr, i0r.rs2) @[dec_decode_ctl.scala 909:130]
    node i0_rs2_nonblock_load_bypass_en_d = and(_T_1027, _T_1028) @[dec_decode_ctl.scala 909:100]
    node _T_1029 = bits(i0_rs1_depth_d, 0, 0) @[dec_decode_ctl.scala 912:41]
    node _T_1030 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[dec_decode_ctl.scala 912:66]
    node _T_1031 = and(_T_1029, _T_1030) @[dec_decode_ctl.scala 912:45]
    node _T_1032 = bits(i0_rs1_depth_d, 0, 0) @[dec_decode_ctl.scala 912:104]
    node _T_1033 = and(_T_1032, i0_rs1_class_d.load) @[dec_decode_ctl.scala 912:108]
    node _T_1034 = bits(i0_rs1_depth_d, 1, 1) @[dec_decode_ctl.scala 912:149]
    node _T_1035 = or(i0_rs1_class_d.alu, i0_rs1_class_d.mul) @[dec_decode_ctl.scala 912:175]
    node _T_1036 = or(_T_1035, i0_rs1_class_d.load) @[dec_decode_ctl.scala 912:196]
    node _T_1037 = and(_T_1034, _T_1036) @[dec_decode_ctl.scala 912:153]
    node _T_1038 = cat(_T_1031, _T_1033) @[Cat.scala 29:58]
    node _T_1039 = cat(_T_1038, _T_1037) @[Cat.scala 29:58]
    i0_rs1bypass <= _T_1039 @[dec_decode_ctl.scala 912:18]
    node _T_1040 = bits(i0_rs2_depth_d, 0, 0) @[dec_decode_ctl.scala 914:41]
    node _T_1041 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[dec_decode_ctl.scala 914:67]
    node _T_1042 = and(_T_1040, _T_1041) @[dec_decode_ctl.scala 914:45]
    node _T_1043 = bits(i0_rs2_depth_d, 0, 0) @[dec_decode_ctl.scala 914:105]
    node _T_1044 = and(_T_1043, i0_rs2_class_d.load) @[dec_decode_ctl.scala 914:109]
    node _T_1045 = bits(i0_rs2_depth_d, 1, 1) @[dec_decode_ctl.scala 914:149]
    node _T_1046 = or(i0_rs2_class_d.alu, i0_rs2_class_d.mul) @[dec_decode_ctl.scala 914:175]
    node _T_1047 = or(_T_1046, i0_rs2_class_d.load) @[dec_decode_ctl.scala 914:196]
    node _T_1048 = and(_T_1045, _T_1047) @[dec_decode_ctl.scala 914:153]
    node _T_1049 = cat(_T_1042, _T_1044) @[Cat.scala 29:58]
    node _T_1050 = cat(_T_1049, _T_1048) @[Cat.scala 29:58]
    i0_rs2bypass <= _T_1050 @[dec_decode_ctl.scala 914:18]
    node _T_1051 = bits(i0_rs1bypass, 0, 0) @[dec_decode_ctl.scala 916:66]
    node _T_1052 = eq(_T_1051, UInt<1>("h00")) @[dec_decode_ctl.scala 916:53]
    node _T_1053 = bits(i0_rs1bypass, 1, 1) @[dec_decode_ctl.scala 916:85]
    node _T_1054 = eq(_T_1053, UInt<1>("h00")) @[dec_decode_ctl.scala 916:72]
    node _T_1055 = and(_T_1052, _T_1054) @[dec_decode_ctl.scala 916:70]
    node _T_1056 = bits(i0_rs1bypass, 2, 2) @[dec_decode_ctl.scala 916:104]
    node _T_1057 = eq(_T_1056, UInt<1>("h00")) @[dec_decode_ctl.scala 916:91]
    node _T_1058 = and(_T_1055, _T_1057) @[dec_decode_ctl.scala 916:89]
    node _T_1059 = and(_T_1058, i0_rs1_nonblock_load_bypass_en_d) @[dec_decode_ctl.scala 916:108]
    node _T_1060 = bits(i0_rs1bypass, 2, 2) @[dec_decode_ctl.scala 916:155]
    node _T_1061 = bits(i0_rs1bypass, 1, 1) @[dec_decode_ctl.scala 916:171]
    node _T_1062 = bits(i0_rs1bypass, 0, 0) @[dec_decode_ctl.scala 916:187]
    node _T_1063 = cat(_T_1061, _T_1062) @[Cat.scala 29:58]
    node _T_1064 = cat(_T_1059, _T_1060) @[Cat.scala 29:58]
    node _T_1065 = cat(_T_1064, _T_1063) @[Cat.scala 29:58]
    io.decode_exu.dec_i0_rs1_bypass_en_d <= _T_1065 @[dec_decode_ctl.scala 916:45]
    node _T_1066 = bits(i0_rs2bypass, 0, 0) @[dec_decode_ctl.scala 917:66]
    node _T_1067 = eq(_T_1066, UInt<1>("h00")) @[dec_decode_ctl.scala 917:53]
    node _T_1068 = bits(i0_rs2bypass, 1, 1) @[dec_decode_ctl.scala 917:85]
    node _T_1069 = eq(_T_1068, UInt<1>("h00")) @[dec_decode_ctl.scala 917:72]
    node _T_1070 = and(_T_1067, _T_1069) @[dec_decode_ctl.scala 917:70]
    node _T_1071 = bits(i0_rs2bypass, 2, 2) @[dec_decode_ctl.scala 917:104]
    node _T_1072 = eq(_T_1071, UInt<1>("h00")) @[dec_decode_ctl.scala 917:91]
    node _T_1073 = and(_T_1070, _T_1072) @[dec_decode_ctl.scala 917:89]
    node _T_1074 = and(_T_1073, i0_rs2_nonblock_load_bypass_en_d) @[dec_decode_ctl.scala 917:108]
    node _T_1075 = bits(i0_rs2bypass, 2, 2) @[dec_decode_ctl.scala 917:155]
    node _T_1076 = bits(i0_rs2bypass, 1, 1) @[dec_decode_ctl.scala 917:171]
    node _T_1077 = bits(i0_rs2bypass, 0, 0) @[dec_decode_ctl.scala 917:187]
    node _T_1078 = cat(_T_1076, _T_1077) @[Cat.scala 29:58]
    node _T_1079 = cat(_T_1074, _T_1075) @[Cat.scala 29:58]
    node _T_1080 = cat(_T_1079, _T_1078) @[Cat.scala 29:58]
    io.decode_exu.dec_i0_rs2_bypass_en_d <= _T_1080 @[dec_decode_ctl.scala 917:45]
    io.decode_exu.dec_i0_result_r <= i0_result_r @[dec_decode_ctl.scala 919:41]
    node _T_1081 = or(i0_dp_raw.load, i0_dp_raw.store) @[dec_decode_ctl.scala 921:68]
    node _T_1082 = and(io.dec_ib0_valid_d, _T_1081) @[dec_decode_ctl.scala 921:50]
    node _T_1083 = eq(io.dctl_dma.dma_dccm_stall_any, UInt<1>("h00")) @[dec_decode_ctl.scala 921:89]
    node _T_1084 = and(_T_1082, _T_1083) @[dec_decode_ctl.scala 921:87]
    node _T_1085 = eq(i0_block_raw_d, UInt<1>("h00")) @[dec_decode_ctl.scala 921:123]
    node _T_1086 = and(_T_1084, _T_1085) @[dec_decode_ctl.scala 921:121]
    node _T_1087 = or(_T_1086, io.decode_exu.dec_extint_stall) @[dec_decode_ctl.scala 921:140]
    io.dec_lsu_valid_raw_d <= _T_1087 @[dec_decode_ctl.scala 921:26]
    node _T_1088 = eq(io.decode_exu.dec_extint_stall, UInt<1>("h00")) @[dec_decode_ctl.scala 923:6]
    node _T_1089 = and(_T_1088, i0_dp.lsu) @[dec_decode_ctl.scala 923:38]
    node _T_1090 = and(_T_1089, i0_dp.load) @[dec_decode_ctl.scala 923:50]
    node _T_1091 = bits(_T_1090, 0, 0) @[dec_decode_ctl.scala 923:64]
    node _T_1092 = bits(io.dec_i0_instr_d, 31, 20) @[dec_decode_ctl.scala 923:81]
    node _T_1093 = eq(io.decode_exu.dec_extint_stall, UInt<1>("h00")) @[dec_decode_ctl.scala 924:6]
    node _T_1094 = and(_T_1093, i0_dp.lsu) @[dec_decode_ctl.scala 924:38]
    node _T_1095 = and(_T_1094, i0_dp.store) @[dec_decode_ctl.scala 924:50]
    node _T_1096 = bits(_T_1095, 0, 0) @[dec_decode_ctl.scala 924:65]
    node _T_1097 = bits(io.dec_i0_instr_d, 31, 25) @[dec_decode_ctl.scala 924:85]
    node _T_1098 = bits(io.dec_i0_instr_d, 11, 7) @[dec_decode_ctl.scala 924:95]
    node _T_1099 = cat(_T_1097, _T_1098) @[Cat.scala 29:58]
    node _T_1100 = mux(_T_1091, _T_1092, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1101 = mux(_T_1096, _T_1099, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1102 = or(_T_1100, _T_1101) @[Mux.scala 27:72]
    wire _T_1103 : UInt<12> @[Mux.scala 27:72]
    _T_1103 <= _T_1102 @[Mux.scala 27:72]
    io.dec_lsu_offset_d <= _T_1103 @[dec_decode_ctl.scala 922:23]
    
