Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri May 16 19:36:02 2025


Cell Usage:
GTP_DFF_C                    15 uses
GTP_DFF_CE                   22 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      2 uses
GTP_LUT4                      1 use
GTP_LUT6                      1 use
GTP_LUT6CARRY                12 uses
GTP_LUT6D                     8 uses

I/O ports: 12
GTP_INBUF                   3 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 24 of 66600 (0.04%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 24
Total Registers: 38 of 133200 (0.03%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 15
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                15
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                23
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file uart_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name         | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart                     | 24      | 38     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 12     | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + baud_rate_gen_inst     | 18      | 14     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + uart_rx_inst           | 6       | 24     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         38           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    453.5147 MHz        20.0000         2.2050         17.795
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.795       0.000              0             60
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.619       0.000              0             60
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.800       0.000              0             38
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)
Endpoint    : baud_rate_gen_inst/count[12]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       baud_rate_gen_inst/count[7]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         baud_rate_gen_inst/count [7]
                                                                                   baud_rate_gen_inst/N20_9/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       baud_rate_gen_inst/N20_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         baud_rate_gen_inst/_N50
                                                                                   baud_rate_gen_inst/N20_13/I4 (GTP_LUT6)
                                   td                    0.096       4.686 r       baud_rate_gen_inst/N20_13/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.175         baud_rate_gen_inst/N20
                                                                                   baud_rate_gen_inst/N22[4]/I0 (GTP_LUT2)
                                   td                    0.224       5.399 r       baud_rate_gen_inst/N22[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.399         baud_rate_gen_inst/N22 [12]
                                                                           r       baud_rate_gen_inst/count[12]/D (GTP_DFF_C)

 Data arrival time                                                   5.399         Logic Levels: 3  
                                                                                   Logic: 0.708ns(35.067%), Route: 1.311ns(64.933%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420      23.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.795                          
====================================================================================================

====================================================================================================

Startpoint  : baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)
Endpoint    : baud_rate_gen_inst/count[4]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       baud_rate_gen_inst/count[7]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         baud_rate_gen_inst/count [7]
                                                                                   baud_rate_gen_inst/N20_9/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       baud_rate_gen_inst/N20_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         baud_rate_gen_inst/_N50
                                                                                   baud_rate_gen_inst/N20_13/I4 (GTP_LUT6)
                                   td                    0.096       4.686 r       baud_rate_gen_inst/N20_13/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.175         baud_rate_gen_inst/N20
                                                                                   baud_rate_gen_inst/N22[0]/I0 (GTP_LUT6D)
                                   td                    0.212       5.387 r       baud_rate_gen_inst/N22[0]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.387         baud_rate_gen_inst/N22 [4]
                                                                           r       baud_rate_gen_inst/count[4]/D (GTP_DFF_C)

 Data arrival time                                                   5.387         Logic Levels: 3  
                                                                                   Logic: 0.696ns(34.679%), Route: 1.311ns(65.321%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420      23.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.807                          
====================================================================================================

====================================================================================================

Startpoint  : baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)
Endpoint    : baud_rate_gen_inst/count[10]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[7]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       baud_rate_gen_inst/count[7]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         baud_rate_gen_inst/count [7]
                                                                                   baud_rate_gen_inst/N20_9/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       baud_rate_gen_inst/N20_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         baud_rate_gen_inst/_N50
                                                                                   baud_rate_gen_inst/N20_13/I4 (GTP_LUT6)
                                   td                    0.096       4.686 r       baud_rate_gen_inst/N20_13/Z (GTP_LUT6)
                                   net (fanout=4)        0.489       5.175         baud_rate_gen_inst/N20
                                                                                   baud_rate_gen_inst/N22[2]/I0 (GTP_LUT6D)
                                   td                    0.212       5.387 r       baud_rate_gen_inst/N22[2]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.387         baud_rate_gen_inst/N22 [10]
                                                                           r       baud_rate_gen_inst/count[10]/D (GTP_DFF_C)

 Data arrival time                                                   5.387         Logic Levels: 3  
                                                                                   Logic: 0.696ns(34.679%), Route: 1.311ns(65.321%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420      23.380         nt_clk           
                                                                           r       baud_rate_gen_inst/count[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   5.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.807                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/shift_reg[0]/CLK (GTP_DFF_CE)
Endpoint    : uart_rx_inst/rx_data[0]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/shift_reg[0]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       uart_rx_inst/shift_reg[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.950         uart_rx_inst/shift_reg [0]
                                                                           f       uart_rx_inst/rx_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/shift_reg[1]/CLK (GTP_DFF_CE)
Endpoint    : uart_rx_inst/rx_data[1]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/shift_reg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       uart_rx_inst/shift_reg[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         uart_rx_inst/shift_reg [1]
                                                                           f       uart_rx_inst/rx_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/shift_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : uart_rx_inst/rx_data[2]/D (GTP_DFF_CE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/shift_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       uart_rx_inst/shift_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437       4.002         uart_rx_inst/shift_reg [2]
                                                                           f       uart_rx_inst/rx_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[0]/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       uart_rx_inst/rx_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.000       3.583         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[1]/CLK (GTP_DFF_CE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       uart_rx_inst/rx_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.000       3.583         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[2]/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=38)       2.420       3.380         nt_clk           
                                                                           r       uart_rx_inst/rx_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       uart_rx_inst/rx_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.000       3.583         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/shift_reg[7]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rx                                                      0.000       0.000 f       rx (port)        
                                   net (fanout=1)        0.000       0.000         rx               
                                                                                   rx_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rx_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        0.000       0.861         nt_rx            
                                                                           f       uart_rx_inst/shift_reg[7]/D (GTP_DFF_CE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : baud_rate_gen_inst/baud_en/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rstn          
                                                                                   baud_rate_gen_inst/N0/I (GTP_INV)
                                   td                    0.000       0.861 r       baud_rate_gen_inst/N0/Z (GTP_INV)
                                   net (fanout=38)       1.492       2.353         baud_rate_gen_inst/N0
                                                                           r       baud_rate_gen_inst/baud_en/C (GTP_DFF_C)

 Data arrival time                                                   2.353         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.592%), Route: 1.492ns(63.408%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : baud_rate_gen_inst/count[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_rstn          
                                                                                   baud_rate_gen_inst/N0/I (GTP_INV)
                                   td                    0.000       0.861 r       baud_rate_gen_inst/N0/Z (GTP_INV)
                                   net (fanout=38)       1.492       2.353         baud_rate_gen_inst/N0
                                                                           r       baud_rate_gen_inst/count[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.353         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.592%), Route: 1.492ns(63.408%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          baud_rate_gen_inst/baud_en/CLK
 9.800       10.000          0.200           Low Pulse Width                           baud_rate_gen_inst/baud_en/CLK
 9.800       10.000          0.200           High Pulse Width                          baud_rate_gen_inst/count[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/compile/uart_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc                                        
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/snr.db                   
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 306 MB
Total CPU time to synthesize completion : 0h:0m:6s
Process Total CPU time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:9s
