<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='56' type='1201'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='15226' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitAMDGPUBuiltinExprEjPKNS_8CallExprE'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='56'>// llvm.amdgcn.div.fmas</doc>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='31561' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='31593' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='31625' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='31657' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3246' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3327' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3991' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6489' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
