---
layout: default
title: SemiDevKit
---

# ã€Semiconductor:08ã€‘ğŸ§° SemiDevKit  
### â€” An Open Educational Kit Covering Device Physics â†’ BSIM4 â†’ SPICE â†’ Physical Design End-to-End

---

This article introduces **SemiDevKit**,  
an open educational toolkit that enables **end-to-end learning**, from:

- semiconductor device physics  
- compact modeling (BSIM4)  
- SPICE simulation and reliability analysis  
- to VLSI physical design using OpenLane  

all within a single, coherent framework.

Official website and GitHub repository:

- **GitHub Pages (English documentation)**  
  [https://samizo-aitl.github.io/SemiDevKit/](https://samizo-aitl.github.io/SemiDevKit/)
- **GitHub Repository**  
  [https://github.com/Samizo-AITL/SemiDevKit](https://github.com/Samizo-AITL/SemiDevKit)

---

## ğŸ§­ What Is SemiDevKit?

SemiDevKit is an **open-source educational toolkit**  
that covers the entire workflow listed below:

- Semiconductor device physics (1D Poisson / Driftâ€“Diffusion)  
- Compact modeling (BSIM4)  
- SPICE analysis (DC / AC / scaling / reliability)  
- Reliability evaluation (NBTI / HCI)  
- OpenLane-based VLSI physical design flow (RTL â†’ GDSII)

### ğŸ¯ Target Audience

- Students who want a systematic understanding of semiconductor devices and VLSI  
- Researchers and engineers who want to experiment with device modeling, SPICE, and physical design in a lightweight environment  
- Educators building teaching materials independent of commercial TCAD/EDA tools  

---

## âœ¨ Key Features

### ğŸ”¬ 1. Device Physics / TCAD Playground

Under the `tcad/` directory,  
SemiDevKit provides a **TCAD playground** centered on:

- 1D Poisson and Driftâ€“Diffusion solvers  
- MOSFET Vgâ€“Id and Vdâ€“Id characteristics  
- Ferroelectric (FE) Pâ€“E modeling using the Landauâ€“Khalatnikov equation  

Unlike commercial TCAD tools, which are often massive black boxes,  
these implementations are **Python-based and traceable directly from equations**.

---

### ğŸ“ 2. Compact Modeling (BSIM4 Suite)

The `bsim/` directory contains a comprehensive set of tools for BSIM4.

- Automatic generation of BSIM4 model cards  
- Physical parameter extraction, including:  
  - Oxide thickness (tox)  
  - Substrate doping (Na)  
  - Flat-band voltage (Vfb)  
  - Mobility (Î¼0)  
  - Channel length (L) and width (W)  

This structure explicitly bridges:

> **Device physics â†’ compact models**

---

### âš¡ 3. SPICE Analysis (DC / AC / Reliability)

SPICE analysis scripts are also provided under `bsim/`.

- DC analysis (Vgâ€“Id, Vdâ€“Id)  
- AC analysis (Cggâ€“Vg, etc.)  
- Dimensional scaling analysis (L, W sweeps)  
- Reliability analysis (NBTI / HCI)  

Using Python + ngspice, the flow is fully automated:

> **Model generation â†’ SPICE execution â†’ visualization**

---

### ğŸ§± 4. VLSI Physical Design (OpenLane-Lite)

The `openlane/` directory includes an **education-optimized OpenLane-Lite environment**.

- Lightweight flow based on OpenLane 2023  
- Docker / WSL2 compatible  
- Includes minimal example designs (e.g., `spm`)  
- Full RTL â†’ GDSII execution  

This allows users to:

> **Experience a complete IC physical design flow without commercial tools**

---

## ğŸ—‚ Repository Structure (Overview)

```
SemiDevKit/
â”œâ”€â”€ tcad/                       # Device physics (TCAD Playground)
â”‚   â”œâ”€â”€ TCAD_PLAYGROUND
â”‚   â””â”€â”€ TCAD_PLAYGROUND_PZT
â”‚
â”œâ”€â”€ bsim/                       # Compact models + SPICE analysis
â”‚   â”œâ”€â”€ Paramus
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_DC
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_CV
â”‚   â”œâ”€â”€ BSIM4_ANALYZER_DIM
â”‚   â””â”€â”€ BSIM4_ANALYZER_RELIABILITY
â”‚
â”œâ”€â”€ openlane/                   # Physical design flow
â”‚   â”œâ”€â”€ openlane-lite
â”‚   â””â”€â”€ openlane-superstable
â”‚
â””â”€â”€ docs/                       # Documentation (MathJax enabled)
```

---

## ğŸš€ Setup and Execution Examples

### 1ï¸âƒ£ Clone the Repository

```bash
git clone https://github.com/Samizo-AITL/SemiDevKit.git
cd SemiDevKit
```

---

### 2ï¸âƒ£ Required Environment

- Python 3.10+  
- NumPy / SciPy / Matplotlib  
- ngspice  
- Docker (for OpenLane-Lite)  
- WSL2 recommended on Windows  

---

### 3ï¸âƒ£ Example: SPICE DC Analysis

```bash
cd bsim/BSIM4_ANALYZER_DC/run
python run_vd.py
python run_vg.py
```

This workflow:

- Generates BSIM4 model cards  
- Runs SPICE simulations  
- Automatically plots Vdâ€“Id and Vgâ€“Id characteristics  

---

### 4ï¸âƒ£ Example: Running OpenLane-Lite

```bash
cd openlane/openlane-lite
./docker/run_in_docker.sh
```

Execution steps:

1. Launch OpenLane 2023 container  
2. Load a small example design  
3. Run the RTL â†’ GDSII flow  
4. Generate GDS output  

---

## ğŸ“˜ Documentation (MathJax Enabled)

Theoretical notes under `docs/` are published on GitHub Pages.

Covered topics include:

- Device physics (Poisson / Driftâ€“Diffusion)  
- Compact model theory (BSIM4)  
- SPICE analysis (DC / AC / reliability)  
- NBTI / HCI degradation models  
- RTL â†’ GDS physical design flow  

Here, **code and theory are directly linked**.

---

## ğŸ“œ License

| Component | License | Description |
|---------|---------|-------------|
| Source code | MIT | Free use, modification, and redistribution |
| Text materials | CC BY / CC BY-SA | Attribution required |
| Figures | CC BY-NC | Non-commercial use only |
| External references | Original licenses | â€” |

---

## ğŸ“ Summary

**SemiDevKit enables end-to-end learning**  
from semiconductor device physics to IC physical design  
without relying on commercial TCAD or EDA tools.

Its strongest points include:

- Python implementations traceable down to equations  
- Full BSIM4-based SPICE analysis  
- RTL â†’ GDSII flow using OpenLane-Lite  

We recommend starting with:

- `bsim/BSIM4_ANALYZER_DC` for DC analysis  
- `openlane/openlane-lite` for the physical design flow  

- **GitHub Pages**  
  [https://samizo-aitl.github.io/SemiDevKit/](https://samizo-aitl.github.io/SemiDevKit/)
- **GitHub Repository**  
  [https://github.com/Samizo-AITL/SemiDevKit](https://github.com/Samizo-AITL/SemiDevKit)
