

================================================================
== Vitis HLS Report for 'gen_access_tuple'
================================================================
* Date:           Fri Mar 22 20:13:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.306 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        8|   131585|  40.000 ns|  0.658 ms|    8|  131585|     none|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L3      |        7|   131584|  7 ~ 2056|          -|          -|    1 ~ 64|        no|
        | + L3_1   |        2|     2048|         3|          2|          1|  1 ~ 1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      924|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      305|    -|
|Register             |        -|     -|      490|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      490|     1229|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_441_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln111_fu_570_p2        |         +|   0|  0|  22|          15|           1|
    |add_ln127_fu_766_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln132_fu_820_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln142_fu_1007_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln144_fu_996_p2        |         +|   0|  0|   7|           4|           2|
    |add_ln146_fu_1026_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln85_fu_417_p2         |         +|   0|  0|  24|          17|          17|
    |add_ln96_fu_394_p2         |         +|   0|  0|  14|           7|           1|
    |j_1_fu_608_p2              |         +|   0|  0|  18|          11|           1|
    |next4K_V_1_fu_861_p2       |         +|   0|  0|  35|          28|          13|
    |next4K_V_fu_637_p2         |         +|   0|  0|  35|          28|          13|
    |ofstAddr_V_10_fu_990_p2    |         +|   0|  0|  35|          28|          28|
    |ofstAddr_V_4_fu_813_p2     |         +|   0|  0|  35|          28|          28|
    |ofstAddr_V_6_fu_744_p2     |         +|   0|  0|  35|          28|           9|
    |ofstAddr_V_9_fu_785_p2     |         +|   0|  0|  35|          28|          28|
    |tmpVid_fu_412_p2           |         +|   0|  0|  35|          28|          28|
    |v1_V_1_fu_826_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_2_fu_949_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_3_fu_963_p2           |         +|   0|  0|  12|           4|           2|
    |v1_V_fu_751_p2             |         +|   0|  0|  12|           4|           2|
    |ret_1_fu_875_p2            |         -|   0|  0|  36|          29|          29|
    |ret_fu_651_p2              |         -|   0|  0|  36|          29|          29|
    |sub_ln109_fu_517_p2        |         -|   0|  0|  21|          14|          14|
    |sub_ln130_fu_791_p2        |         -|   0|  0|  13|           6|           5|
    |sub_ln1364_1_fu_685_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1364_2_fu_893_p2     |         -|   0|  0|  27|           1|          20|
    |sub_ln1364_3_fu_919_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1364_fu_669_p2       |         -|   0|  0|  27|           1|          20|
    |v1_V_4_fu_1001_p2          |         -|   0|  0|   7|           4|           4|
    |vDegree_fu_540_p2          |         -|   0|  0|  23|          16|          16|
    |ap_condition_175           |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_550_p2       |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln116_1_fu_614_p2     |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln116_fu_602_p2       |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln122_fu_724_p2       |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln137_fu_934_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln138_fu_939_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln99_fu_422_p2        |      icmp|   0|  0|  18|          28|          28|
    |n_elem_margin_1_fu_924_p3  |    select|   0|  0|  16|           1|          16|
    |n_elem_margin_fu_701_p3    |    select|   0|  0|  16|           1|          16|
    |realDeg_fu_576_p3          |    select|   0|  0|  15|           1|          15|
    |select_ln104_fu_471_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln105_fu_492_p3     |    select|   0|  0|  14|           1|          14|
    |select_ln674_fu_446_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 924|         540|         522|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_phi_mux_empty_52_phi_fu_303_p4                 |  14|          3|   16|         48|
    |ap_phi_mux_empty_54_phi_fu_347_p4                 |   9|          2|   16|         32|
    |ap_phi_mux_j_phi_fu_283_p4                        |   9|          2|   11|         22|
    |ap_phi_mux_n_mem_tuples_promoted14_phi_fu_358_p4  |   9|          2|   16|         32|
    |ap_phi_mux_ofstAddr_V_8_phi_fu_293_p4             |   9|          2|   28|         56|
    |ap_phi_mux_rhs_phi_fu_324_p4                      |   9|          2|   28|         56|
    |empty_50_reg_267                                  |   9|          2|   16|         32|
    |empty_53_reg_332                                  |   9|          2|   16|         32|
    |empty_54_reg_344                                  |   9|          2|   16|         32|
    |j_reg_279                                         |   9|          2|   11|         22|
    |k_reg_244                                         |   9|          2|    7|         14|
    |mem_req_buff_address1                             |  26|          5|   11|         55|
    |mem_req_buff_d1                                   |  37|          7|   32|        224|
    |n_mem_tuples                                      |  20|          4|   16|         64|
    |n_mem_tuples_promoted14_reg_354                   |   9|          2|   16|         32|
    |n_mem_tuples_promoted_reg_255                     |   9|          2|   16|         32|
    |ofstAddr_V_5_reg_310                              |  14|          3|   28|         84|
    |ofstAddr_V_8_reg_290                              |   9|          2|   28|         56|
    |rhs_reg_321                                       |   9|          2|   28|         56|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 305|         63|  358|        994|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1154               |  16|   0|   16|          0|
    |add_ln132_reg_1169               |  16|   0|   16|          0|
    |add_ln96_reg_1052                |   7|   0|    7|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |empty_50_reg_267                 |  16|   0|   16|          0|
    |empty_53_reg_332                 |  16|   0|   16|          0|
    |empty_54_reg_344                 |  16|   0|   16|          0|
    |icmp_ln116_1_reg_1131            |   1|   0|    1|          0|
    |icmp_ln116_reg_1122              |   1|   0|    1|          0|
    |icmp_ln122_reg_1150              |   1|   0|    1|          0|
    |icmp_ln137_reg_1189              |   1|   0|    1|          0|
    |icmp_ln138_reg_1193              |   1|   0|    1|          0|
    |j_1_reg_1126                     |  11|   0|   11|          0|
    |j_reg_279                        |  11|   0|   11|          0|
    |k_reg_244                        |   7|   0|    7|          0|
    |lshr_ln_reg_1067                 |  16|   0|   16|          0|
    |mul_reg_1039                     |  22|   0|   28|          6|
    |n_mem_tuples_promoted14_reg_354  |  16|   0|   16|          0|
    |n_mem_tuples_promoted_reg_255    |  16|   0|   16|          0|
    |n_rmdr_elem_reg_1105             |   4|   0|    4|          0|
    |ofstAddr_V_10_reg_1197           |  28|   0|   28|          0|
    |ofstAddr_V_5_reg_310             |  28|   0|   28|          0|
    |ofstAddr_V_8_reg_290             |  28|   0|   28|          0|
    |ofstAddr_V_9_reg_1159            |  28|   0|   28|          0|
    |padDecr_V_reg_1089               |   4|   0|    4|          0|
    |rhs_reg_321                      |  28|   0|   28|          0|
    |sub_ln109_reg_1094               |  14|   0|   14|          0|
    |sub_ln1364_1_reg_1140            |  16|   0|   16|          0|
    |tmp_3_reg_1135                   |   1|   0|    1|          0|
    |tmp_5_reg_1174                   |   1|   0|    1|          0|
    |trunc_ln129_reg_1164             |   4|   0|    4|          0|
    |trunc_ln1364_2_reg_1145          |  16|   0|   16|          0|
    |trunc_ln1364_4_reg_1179          |  16|   0|   16|          0|
    |trunc_ln1364_5_reg_1184          |  16|   0|   16|          0|
    |trunc_ln213_reg_1084             |  24|   0|   24|          0|
    |trunc_ln5_reg_1112               |  11|   0|   11|          0|
    |trunc_ln98_1_reg_1057            |   1|   0|    1|          0|
    |trunc_ln_reg_1044                |  11|   0|   17|          6|
    |v1_V_4_reg_1202                  |   4|   0|    4|          0|
    |zext_ln87_reg_1117               |   4|   0|   16|         12|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 490|   0|  514|         24|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  gen_access_tuple|  return value|
|ofst_buff_address0     |  out|   16|   ap_memory|         ofst_buff|         array|
|ofst_buff_ce0          |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_q0           |   in|   64|   ap_memory|         ofst_buff|         array|
|ofst_buff_address1     |  out|   16|   ap_memory|         ofst_buff|         array|
|ofst_buff_ce1          |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_q1           |   in|   64|   ap_memory|         ofst_buff|         array|
|rlt_tail_idx           |   in|   28|     ap_none|      rlt_tail_idx|        scalar|
|batchIdx               |   in|   22|     ap_none|          batchIdx|        scalar|
|n_mem_tuples           |  out|   16|      ap_vld|      n_mem_tuples|       pointer|
|n_mem_tuples_ap_vld    |  out|    1|      ap_vld|      n_mem_tuples|       pointer|
|mem_req_buff_address1  |  out|   11|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_ce1       |  out|    1|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_we1       |  out|    1|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_d1        |  out|   32|   ap_memory|      mem_req_buff|         array|
+-----------------------+-----+-----+------------+------------------+--------------+

