###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Thu May 25 00:11:45 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1928                    0
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1928                    0
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             5162                   34
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.731     1.078     1.063        0.048       ignored                  -         0.347              -
                            PCI_CLK/func_worst_mode           -        0.731     1.078     1.063        0.048       ignored                  -         0.347              -
                            PCI_CLK/test_best_mode            -        0.731     1.078     1.063        0.048       ignored                  -         0.347              -
                            PCI_CLK/test_worst_mode           -        0.731     1.078     1.063        0.048       ignored                  -         0.347              -
                            SDRAM_CLK/func_best_mode          -        0.874     1.309     1.256        0.061       ignored                  -         0.435              -
                            SDRAM_CLK/func_worst_mode         -        0.874     1.309     1.256        0.061       ignored                  -         0.435              -
                            SDRAM_CLK/test_best_mode          -        0.874     1.309     1.256        0.061       ignored                  -         0.435              -
                            SDRAM_CLK/test_worst_mode         -        0.874     1.309     1.256        0.061       ignored                  -         0.435              -
                            SYS_2x_CLK/func_best_mode         -        1.302     1.740     1.691        0.087       ignored                  -         0.438              -
                            SYS_2x_CLK/func_worst_mode        -        1.302     1.740     1.691        0.087       ignored                  -         0.438              -
                            SYS_2x_CLK/test_best_mode         -        1.302     1.740     1.691        0.087       ignored                  -         0.438              -
                            SYS_2x_CLK/test_worst_mode        -        1.302     1.740     1.691        0.087       ignored                  -         0.438              -
                            SYS_CLK/func_best_mode            -        0.980     1.411     1.387        0.048       ignored                  -         0.431              -
                            SYS_CLK/func_worst_mode           -        0.980     1.411     1.387        0.048       ignored                  -         0.431              -
                            SYS_CLK/test_best_mode            -        0.980     1.411     1.387        0.048       ignored                  -         0.431              -
                            SYS_CLK/test_worst_mode           -        0.980     1.411     1.387        0.048       ignored                  -         0.431              -
                            ate_clk/test_best_mode            -        0.981     1.438     1.300        0.098       ignored                  -         0.457              -
                            ate_clk/test_worst_mode           -        0.981     1.438     1.300        0.098       ignored                  -         0.457              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.748     1.109     1.093        0.052       auto computed        0.489         0.361    100% {0.748, 1.109}
                            PCI_CLK/func_worst_mode       none         0.748     1.109     1.093        0.052       auto computed        0.489         0.361    100% {0.748, 1.109}
                            PCI_CLK/test_best_mode        none         0.748     1.109     1.093        0.052       auto computed        0.489         0.361    100% {0.748, 1.109}
                            PCI_CLK/test_worst_mode       none         0.748     1.109     1.093        0.052       auto computed        0.489         0.361    100% {0.748, 1.109}
                            SDRAM_CLK/func_best_mode      none         0.878     1.340     1.288        0.063       auto computed        0.489         0.462    100% {0.878, 1.340}
                            SDRAM_CLK/func_worst_mode     none         0.878     1.340     1.288        0.063       auto computed        0.489         0.462    100% {0.878, 1.340}
                            SDRAM_CLK/test_best_mode      none         0.878     1.340     1.288        0.063       auto computed        0.489         0.462    100% {0.878, 1.340}
                            SDRAM_CLK/test_worst_mode     none         0.878     1.340     1.288        0.063       auto computed        0.489         0.462    100% {0.878, 1.340}
                            SYS_2x_CLK/func_best_mode     none         1.324     1.778     1.729        0.085       auto computed        0.489         0.454    100% {1.324, 1.778}
                            SYS_2x_CLK/func_worst_mode    none         1.324     1.778     1.729        0.085       auto computed        0.489         0.454    100% {1.324, 1.778}
                            SYS_2x_CLK/test_best_mode     none         1.324     1.778     1.729        0.085       auto computed        0.489         0.454    100% {1.324, 1.778}
                            SYS_2x_CLK/test_worst_mode    none         1.324     1.778     1.729        0.085       auto computed        0.489         0.454    100% {1.324, 1.778}
                            SYS_CLK/func_best_mode        none         0.988     1.442     1.416        0.051       auto computed        0.489         0.454    100% {0.988, 1.442}
                            SYS_CLK/func_worst_mode       none         0.988     1.442     1.416        0.051       auto computed        0.489         0.454    100% {0.988, 1.442}
                            SYS_CLK/test_best_mode        none         0.988     1.442     1.416        0.051       auto computed        0.489         0.454    100% {0.988, 1.442}
                            SYS_CLK/test_worst_mode       none         0.988     1.442     1.416        0.051       auto computed        0.489         0.454    100% {0.988, 1.442}
                            ate_clk/test_best_mode        none         0.999     1.465     1.331        0.097       auto computed        0.489         0.466    100% {0.999, 1.465}
                            ate_clk/test_worst_mode       none         0.999     1.465     1.331        0.097       auto computed        0.489         0.466    100% {0.999, 1.465}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.137     0.203     0.197        0.007       ignored                  -         0.066              -
                            PCI_CLK/func_worst_mode           -        0.137     0.203     0.197        0.007       ignored                  -         0.066              -
                            PCI_CLK/test_best_mode            -        0.137     0.203     0.197        0.007       ignored                  -         0.066              -
                            PCI_CLK/test_worst_mode           -        0.137     0.203     0.197        0.007       ignored                  -         0.066              -
                            SDRAM_CLK/func_best_mode          -        0.179     0.247     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/func_worst_mode         -        0.179     0.247     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/test_best_mode          -        0.179     0.247     0.230        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/test_worst_mode         -        0.179     0.247     0.230        0.008       ignored                  -         0.067              -
                            SYS_2x_CLK/func_best_mode         -        0.214     0.341     0.325        0.012       ignored                  -         0.127              -
                            SYS_2x_CLK/func_worst_mode        -        0.214     0.341     0.325        0.012       ignored                  -         0.127              -
                            SYS_2x_CLK/test_best_mode         -        0.214     0.341     0.325        0.012       ignored                  -         0.127              -
                            SYS_2x_CLK/test_worst_mode        -        0.214     0.341     0.325        0.012       ignored                  -         0.127              -
                            SYS_CLK/func_best_mode            -        0.205     0.277     0.269        0.009       ignored                  -         0.073              -
                            SYS_CLK/func_worst_mode           -        0.205     0.277     0.269        0.009       ignored                  -         0.073              -
                            SYS_CLK/test_best_mode            -        0.205     0.277     0.269        0.009       ignored                  -         0.073              -
                            SYS_CLK/test_worst_mode           -        0.205     0.277     0.269        0.009       ignored                  -         0.073              -
                            ate_clk/test_best_mode            -        0.171     0.316     0.241        0.023       ignored                  -         0.145              -
                            ate_clk/test_worst_mode           -        0.171     0.316     0.241        0.023       ignored                  -         0.145              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.139     0.209     0.201        0.007       ignored                  -         0.070              -
                            PCI_CLK/func_worst_mode           -        0.139     0.209     0.201        0.007       ignored                  -         0.070              -
                            PCI_CLK/test_best_mode            -        0.139     0.209     0.201        0.007       ignored                  -         0.070              -
                            PCI_CLK/test_worst_mode           -        0.139     0.209     0.201        0.007       ignored                  -         0.070              -
                            SDRAM_CLK/func_best_mode          -        0.181     0.253     0.235        0.008       ignored                  -         0.072              -
                            SDRAM_CLK/func_worst_mode         -        0.181     0.253     0.235        0.008       ignored                  -         0.072              -
                            SDRAM_CLK/test_best_mode          -        0.181     0.253     0.235        0.008       ignored                  -         0.072              -
                            SDRAM_CLK/test_worst_mode         -        0.181     0.253     0.235        0.008       ignored                  -         0.072              -
                            SYS_2x_CLK/func_best_mode         -        0.216     0.345     0.329        0.013       ignored                  -         0.129              -
                            SYS_2x_CLK/func_worst_mode        -        0.216     0.345     0.329        0.013       ignored                  -         0.129              -
                            SYS_2x_CLK/test_best_mode         -        0.216     0.345     0.329        0.013       ignored                  -         0.129              -
                            SYS_2x_CLK/test_worst_mode        -        0.216     0.345     0.329        0.013       ignored                  -         0.129              -
                            SYS_CLK/func_best_mode            -        0.206     0.281     0.272        0.009       ignored                  -         0.076              -
                            SYS_CLK/func_worst_mode           -        0.206     0.281     0.272        0.009       ignored                  -         0.076              -
                            SYS_CLK/test_best_mode            -        0.206     0.281     0.272        0.009       ignored                  -         0.076              -
                            SYS_CLK/test_worst_mode           -        0.206     0.281     0.272        0.009       ignored                  -         0.076              -
                            ate_clk/test_best_mode            -        0.172     0.320     0.245        0.023       ignored                  -         0.148              -
                            ate_clk/test_worst_mode           -        0.172     0.320     0.245        0.023       ignored                  -         0.148              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.731       -       1.078       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.731       -       1.078       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.731       -       1.078       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.731       -       1.078       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.874       -       1.309       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.874       -       1.309       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.874       -       1.309       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.874       -       1.309       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     1.302       -       1.740       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/func_worst_mode    1.302       -       1.740       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_best_mode     1.302       -       1.740       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_worst_mode    1.302       -       1.740       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_best_mode        0.980       -       1.411       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.980       -       1.411       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.980       -       1.411       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.980       -       1.411       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.981       -       1.438       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_worst_mode       0.981       -       1.438       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.748       -       1.109       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.748       -       1.109       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.748       -       1.109       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.748       -       1.109       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.878       -       1.340       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.878       -       1.340       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.878       -       1.340       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.878       -       1.340       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     1.324       -       1.778       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/func_worst_mode    1.324       -       1.778       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_best_mode     1.324       -       1.778       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_2x_CLK/test_worst_mode    1.324       -       1.778       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_best_mode        0.988       -       1.442       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.988       -       1.442       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.988       -       1.442       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.988       -       1.442       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.999       -       1.465       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_worst_mode       0.999       -       1.465       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_BLENDER_1/R_638/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.137       -       0.203       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/func_worst_mode       0.137       -       0.203       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_best_mode        0.137       -       0.203       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_worst_mode       0.137       -       0.203       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            SDRAM_CLK/func_best_mode      0.179       -       0.247       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.179       -       0.247       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.179       -       0.247       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.179       -       0.247       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_best_mode     0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_CLK/func_best_mode        0.205       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.205       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.205       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.205       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.171       -       0.316       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.171       -       0.316       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
best_corner:hold.late       PCI_CLK/func_best_mode        0.139       -       0.209       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/func_worst_mode       0.139       -       0.209       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_best_mode        0.139       -       0.209       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            PCI_CLK/test_worst_mode       0.139       -       0.209       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK
                            SDRAM_CLK/func_best_mode      0.181       -       0.253       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/func_worst_mode     0.181       -       0.253       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_best_mode      0.181       -       0.253       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SDRAM_CLK/test_worst_mode     0.181       -       0.253       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
                            SYS_2x_CLK/func_best_mode     0.216       -       0.345       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.216       -       0.345       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_best_mode     0.216       -       0.345       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.216       -       0.345       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_CLK/func_best_mode        0.206       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/func_worst_mode       0.206       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_best_mode        0.206       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            SYS_CLK/test_worst_mode       0.206       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_638/CLK
                            ate_clk/test_best_mode        0.172       -       0.320       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.172       -       0.320       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
----------------------------------------------------------------------------------------------

