% !TeX spellcheck = en_US
\documentclass[11pt,a4paper]{article}

%% Character encoding
\usepackage[utf8]{inputenc}
\usepackage{graphicx}
\usepackage{svg}

\usepackage{biblatex}
\addbibresource{cvbib.bib}

% Uncomment only one font
%\usepackage[default]{comfortaa}
%\usepackage[sfdefault]{ClearSans}
%\usepackage[sfdefault]{roboto}
\usepackage{paratype}
\usepackage[T1]{fontenc}
\renewcommand\familydefault{\sfdefault}
\usepackage{noindentafter}
\pagestyle{empty}

% URLs
\usepackage{hyperref}
\hypersetup{
	colorlinks=false,
	linkcolor=black,
	linkbordercolor=black,
	citecolor=black,
	urlcolor=black,
	urlbordercolor=black,
	pdfborderstyle={/S/U/W 1}
}

% Russian
%\usepackage[russian]{babel}

%% Adjust the page margins
\usepackage[margin=1.8cm]{geometry}

% Counters, iterables, ifs
\usepackage{etoolbox}
\usepackage{xifthen}

% Horizontal lines
\newcommand{\fullhorline}[1]{\noindent\makebox[\linewidth]{\rule{\paperwidth}{#1}}}
\newcommand{\twhorline}[1]{\noindent\makebox[\linewidth]{\rule{\textwidth}{#1}}}

\makeatletter
\def\vhrulefill#1{\leavevmode\leaders\hrule\@height#1\hfill \kern\z@}
\makeatother

% Formatting sections
\usepackage{titlesec}
\titleformat{\section}{\vspace{-\baselineskip}\bfseries\LARGE}{}{0pt}{}[]

% CV commands
\newcommand{\cvedudateitem}[6]{

	\noindent
	\begin{minipage}[t]{0.22\linewidth}
		#1
	\end{minipage}
	\hfill
	\begin{minipage}[t]{0.76\linewidth}
		{\bfseries #2} | #3 | #4\\
		\textbf{#5} | Thesis: \emph{#6}
	\end{minipage}
	\vspace{1\baselineskip}

%	\hfill{\vrule width 1pt}\hfill
%	\begin{minipage}[t]{.92\linewidth}
%		\textbf{#5}, Thesis: \emph{#6}
%	\end{minipage}
%	\vspace{1\baselineskip}
}

\newcommand{\cvexpdateslimitem}[3]{

	\noindent
	\begin{minipage}[t]{0.22\linewidth}
		#1
	\end{minipage}
	\hfill
	\begin{minipage}[t]{0.76\linewidth}
		\begin{flushleft}
			{\bfseries #2} | #3
		\end{flushleft}
	\end{minipage}
	\vspace{.5\baselineskip}

}

\newcommand{\cvexpdateitem}[4]{
\ifthenelse{\isempty{#4}}
		{\cvexpdateslimitem{#1}{#2}{#3}}{

		\noindent
		\begin{minipage}[t]{0.21\linewidth}
			#1
		\end{minipage}
		\hfill
		\begin{minipage}[t]{0.766\linewidth}
			\begin{flushleft}
				{\bfseries #2} | #3
			\end{flushleft}
		\end{minipage}

		\vspace{0.35\baselineskip}
		\hfill{\vrule width 1pt}\hfill
		\begin{minipage}[t]{.92\linewidth}
			#4
		\end{minipage}
		\vspace{1.5\baselineskip}
}}

\newcommand{\cvexpdatecompactitem}[4]{
	\ifthenelse{\isempty{#4}}
		{\cvexpdateslimitem{#1}{#2}{#3}}{

		\noindent
		\begin{minipage}[t]{0.21\linewidth}
			#1
		\end{minipage}
		\hfill
		\begin{minipage}[t]{0.766\linewidth}
			{\bfseries #2} | #3
		\end{minipage}

		\vspace{0.35\baselineskip}
		\hfill{\vrule width 1pt}\hfill
		\begin{minipage}[t]{.92\linewidth}
			#4
		\end{minipage}
		\vspace{.35\baselineskip}
}}

\newcommand{\cvartitem}[3]{

	\noindent
	\begin{minipage}[t]{0.21\linewidth}
		#1
	\end{minipage}
	\hfill
	\begin{minipage}[t]{0.766\linewidth}
		#2\ifthenelse{\isempty{#3}}{}{, \emph{#3}}
	\end{minipage}
	\vspace{.35\baselineskip}
}

\newcommand{\cvskillsitem}[2]{

	\noindent
	\begin{minipage}{0.21\linewidth}
		\begin{flushleft}
			#1
		\end{flushleft}
	\end{minipage}
	\hfill
	\begin{minipage}{0.766\linewidth}

		\begin{flushleft}
			#2
		\end{flushleft}
	\end{minipage}
	\vspace{.65\baselineskip}
}

% Job title list
\listcsgadd{JobTitleList}{Electronics Engineer}
\listcsgadd{JobTitleList}{Embedded software and FPGA enthusiast}
\listcsgadd{JobTitleList}{DIY advocate}

%% Personal data
\newcommand{\firstname}{Maciej Paweł}
\newcommand{\familyname}{Kopeć}

\newcommand{\address}{Na Popielówkę 75P/2, 32-087 Zielonki, Poland}
\newcommand{\mobile}{+48 515 083 938}
\newcommand{\email}{\href{mailto:maciej.p.kopec@gmail.com}{maciej.p.kopec@gmail.com}}
\newcommand{\github}{\href{https://github.com/mpkopec}{mpkopec}}
\newcommand{\linkedin}{\href{https://www.linkedin.com/in/maciej-kope\%C4\%87-46735595/}{Maciej Kopeć}}
\newcommand{\orcid}{\href{https://orcid.org/0000-0002-1892-0417}{Maciej P. Kopeć}}

%%------------------------------------------------------------------------------
%% Content
%%------------------------------------------------------------------------------
\begin{document}
	% Begin header part
	\begin{center}
		% Name and familyname
		{\Huge \firstname \space \bfseries \familyname \normalfont, MSc}
		\vspace{1\baselineskip}
		%\twhorline{1pt}

		% Printing job title list
		\large
		\renewcommand*{\do}[1]{$\bullet$ #1 }
		\dolistcsloop{JobTitleList}$\bullet$
		\vspace{0.2\baselineskip}
		\twhorline{1pt}

		% Contact info
		\vspace{0.25\baselineskip}
		\includegraphics[height=0.8em]{img/icons8-home-96.png}
		\address \space |
		\includegraphics[height=0.8em]{img/icons8-envelope-96.png}
		\email \\[.3em]

		\includegraphics[height=0.8em]{img/icons8-iphone-96.png}
		\mobile \space |
		\includegraphics[height=0.8em]{img/icons8-github-96.png}
		\github \space |
		\includegraphics[height=0.8em]{img/icons8-linkedin-96.png}
		\linkedin \space |
		\includegraphics[height=0.8em]{img/orcid-128.png}
		\orcid

		\twhorline{1pt}

	\end{center}

	\section{Skills}
	\cvskillsitem
	{Programming\\languages}
	{
		Bash,
		C,
		MATLAB (basic),
		Python,
		SQL (basic),
		Tcl,
		Verilog,
		VHDL (basic)
	}

	\cvskillsitem
	{Design\\software}
	{
		Altium Designer,
		FreeCAD,
		Fusion360,
		KiCad,
		LTspice,
		Mentor Xpedition,
		Simulink (basic),
		Xilinx Vitis (basic),
		Xilinx Vivado
	}

	\cvskillsitem
	{Other technologies}
	{
		git,
		\LaTeX,
		Linux,
		MS Office,
		NeoVim,
		Wordpress
	}

	\cvskillsitem
	{Additional qualifications}
	{
		analytical thinking,
		driving license,
		good knowledge of~circuits and~signals theory,
		SEP 1\hspace{3pt}kV~license (30\hspace{3pt}kV for laboratory testing)
	}

	\section{Work experience}

	\cvexpdateitem
		{Jan 2020 -- Feb 2024}
		{Research Project Associate}
		{\textit{A reconfigurable detector for the measurement of spatial radiation
		dose distribution for applications in the preparation of individual patient
		treatment plans}, AGH University of~Science and~Technology}
		{
			\textbf{UDP/IP} over the~\textbf{1Gbps Ethernet} \textbf{FPGA firmware}
			design, creation, integration and testing using \textbf{Verilog},
			\textbf{Python}, \textbf{cocotb}, \textbf{Tcl} and open-source
			\textbf{IP cores}.\\[.4\baselineskip]
			\textbf{PCB design} support and reviews for the hardware part of the
			system, including \textbf{high-speed} design and \textbf{power
			sequencing}.\\[.4\baselineskip]
			\textbf{FDM} and MSLA \textbf{3D printers'} oversight.\\[.4\baselineskip]
			\textbf{Staff training} in 3D printing technology including designing for
			3D~printing.\\[.4\baselineskip]
			\textbf{Mechanical design} of a \textbf{3D-printable} light-tight
			interface system between a~multianode photomultiplier and a~fibre-optic
			harness.\\[.4\baselineskip]
			Detector's data gathering \textbf{software} \textbf{Python} package
			prototyping and co-design.\\[.4\baselineskip]
			Readout system's output data analysis using \textbf{pandas} and
			\textbf{Python}.\\[.4\baselineskip]
			Master and Bachelor candidates \textbf{supervision}.
		}

	\cvexpdateslimitem
		{Mar 2020 -- Jul 2020}
		{Advanced Electronics Engineer}
		{Merit Poland~sp.~z~o.o.}

	\cvexpdateitem
		{Jan 2018 -- Mar 2020}
		{Electronics Engineer}
		{Merit Poland~sp.~z~o.o.}
		{
			Electronic \textbf{circuit design} for automotive, including
			\textbf{schematic}, \textbf{simulation} and~\textbf{data analysis} using
			\textbf{Mentor Xpedition} tool pack, \textbf{LTSpice} and
			\textbf{Python}.\\[.4\baselineskip]
			\textbf{Mentor Xpedition} component database
			maintenance.\\[.4\baselineskip]
			\textbf{Mentor Xpedition} tools automation and integration improvement,
			including \textbf{PLM-ECAD} interface.\\[.4\baselineskip]
			Electronic projects oversight and \textbf{intern mentorship}.
		}

	\pagebreak
	\cvexpdateitem
		{Dec 2014 -- Dec 2017}
		{Beam diagnostics and Instrumentation Specialist}
		{National Synchrotron Radiation Centre `Solaris'}
		{
			\textbf{Design} of electronic readout and measurement systems using
			\textbf{Altium Designer}, prototyping and~reworks.\\[.4\baselineskip]
			Beam \textbf{instrumentation design}, assembly and maintenance.\\[.4\baselineskip]
			Beam \textbf{data analysis} using MATLAB and \textbf{Python}.
		}

	\cvexpdateitem
		{May 2016 -- Aug 2016}
		{Embedded systems developer}
		{Conseil Européen pour la Recherche Nucléaire~(CERN)}
		{
			Development of a \textbf{1Gbps Ethernet link} on the ZC706 board using
			\textbf{VHDL} and \textbf{C} languages.\\[.4\baselineskip] 
			Detector readout system (\textbf{Microblaze} softcore
			\textbf{microcontroller}) testing and debugging.
		}

	\cvexpdateitem
		{Jan 2014 -- Jun 2014}
		{Hardware development intern}
		{Woodward Poland~sp.~z~o.o.}
		{
			\textbf{Electronic circuit design} including \textbf{PCB layout} using
			\textbf{Mentor Xpedition} package.\\[.4\baselineskip]
			\textbf{White-box} prototypes preparation and testing including
			\textbf{electrical characteristics measurements} and \textbf{data
			analysis}.\\[.4\baselineskip]
			RoHS directive compliance verification.
		}

	\cvexpdateitem
		{Jul 2013 -- Aug 2013}
		{Electrical engineering trainee}
		{Faculty of~Physics	and~Applied Computer Science}
		{
			Preparation of the Bachelor thesis' project using \textbf{C} language and
			\textbf{ARM Cortex-M3} microcontroller.
		}

	\section{Education}
	\cvedudateitem
		{Oct 2020 -- Sep 2024}
		{Physical Sciences}
		{Faculty of~Physics and~Applied Computer Science}
		{AGH University}
		{Doctor of Philosophy}
		{A detection system for reconstruction of the radiation dose administered by
		therapeutic devices}
	\cvedudateitem
		{Mar 2014 -- Sep 2015}
		{Technical Physics}
		{Faculty of~Physics and~Applied Computer Science}
		{AGH University}
		{Master of Science}
		{Control interface for SALT ASIC for LHCb detector tracker upgrade}
	\cvedudateitem
		{Oct 2010 -- Feb 2014}
		{Technical Physics}
		{Faculty of~Physics and~Applied Computer Science}
		{AGH University}
		{Bachelor of Science}
		{Demo application for colour touchscreen working in~embedded system}

	\section{Courses and certificates}
	\cvexpdatecompactitem
		{20 Feb 2020}
		{CCES}
		{High-speed design: the 25+ Gbps challenge}
		{}

	\cvexpdatecompactitem
		{6, 8, 13 Nov 2018}
		{EMC for automotive}
		{EMC Solution}
		{}

	\cvexpdatecompactitem
		{Oct 2017 (online)}
		{Advanced Hardware Design}
		{FEDEVEL~Academy}
		{}

	\cvexpdatecompactitem
		{12--16 Jun 2017}
		{Accelerator Power Electronics Engineering}
		{US Particle Accelerator School}
		{The course was concluded with an exam graded \emph{excellent}.}

	\pagebreak
	\cvexpdatecompactitem
		{19--23 Jun 2017}
		{Pulsed Power Engineering}
		{US Particle Accelerator School}
		{The course was concluded with an exam graded \emph{outstanding}.}

	\cvexpdatecompactitem
		{Dec 2016 (online)}
		{Learn Altium Essentials}
		{FEDEVEL~Academy}
		{}

	\cvexpdatecompactitem
		{28--29 Apr 2016}
		{PCB design at RF --- multi-Gigabit transmission, EMI control and PCB materials}
		{Cadence}
		{}

	\cvexpdatecompactitem
		{25--27 Apr 2016}
		{Essential high-speed PCB design for signal integrity}
		{Cadence}
		{}

	\section{Languages}
	\cvartitem{English}{Fluent}{}
	\cvartitem{Russian}{Basic}{}
	\cvartitem{Japanese}{Pre-intermediate}{currently learning}

	\section{Disclaimer}
	I~agree to~the~processing of~personal data provided in~this document
	for~realising the~recruitment process pursuant to~the~Personal Data Protection Act
	of~10~May~2018 (Journal of Laws 2018, item 1000) and~in~agreement
	with~Regulation (EU) 2016/679 of~the~European Parliament and~of~the~Council of~27~April~2016
	on~the~protection of~natural persons with regard to~the~processing
	of~personal data and~on~the~free movement of~such data, and~repealing Directive
	95/46/EC (General Data Protection Regulation).

\end{document}
