Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 24 22:00:12 2018
| Host         : HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rx_top_level_timing_summary_routed.rpt -rpx rx_top_level_timing_summary_routed.rpx
| Design       : rx_top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                 7411        0.019        0.000                      0                 7411        3.500        0.000                       0                  2876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
crx_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
crx_clk             0.314        0.000                      0                 7411        0.019        0.000                      0                 7411        3.500        0.000                       0                  2876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  crx_clk
  To Clock:  crx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_time_arm_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.546ns (34.850%)  route 4.760ns (65.150%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          1.357    12.272    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X38Y32         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.567    12.450    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[2]/C
                         clock pessimism              0.340    12.790    
                         clock uncertainty           -0.035    12.755    
    SLICE_X38Y32         FDRE (Setup_fdre_C_CE)      -0.169    12.586    rx_peak_identification_0/o_time_arm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_received_seq_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 2.546ns (35.391%)  route 4.648ns (64.609%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          1.246    12.160    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X43Y41         FDRE                                         r  rx_peak_identification_0/o_received_seq_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.575    12.458    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  rx_peak_identification_0/o_received_seq_reg[2]/C
                         clock pessimism              0.340    12.798    
                         clock uncertainty           -0.035    12.763    
    SLICE_X43Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.558    rx_peak_identification_0/o_received_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_time_arm_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 2.546ns (35.392%)  route 4.648ns (64.608%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          1.245    12.160    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X42Y34         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.570    12.453    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[4]/C
                         clock pessimism              0.340    12.793    
                         clock uncertainty           -0.035    12.758    
    SLICE_X42Y34         FDRE (Setup_fdre_C_CE)      -0.169    12.589    rx_peak_identification_0/o_time_arm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_time_arm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.546ns (35.986%)  route 4.529ns (64.014%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          1.126    12.041    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X35Y36         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.495    12.378    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[0]/C
                         clock pessimism              0.340    12.718    
                         clock uncertainty           -0.035    12.683    
    SLICE_X35Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.478    rx_peak_identification_0/o_time_arm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_time_arm_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.546ns (35.986%)  route 4.529ns (64.014%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          1.126    12.041    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X34Y36         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.495    12.378    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  rx_peak_identification_0/o_time_arm_reg[1]/C
                         clock pessimism              0.340    12.718    
                         clock uncertainty           -0.035    12.683    
    SLICE_X34Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.514    rx_peak_identification_0/o_time_arm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][40]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 4.359ns (58.590%)  route 3.081ns (41.410%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.715     4.938    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/CLK
    RAMB18_X2Y16         RAMB18E1                                     r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.392 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/DOBDO[14]
                         net (fo=81, routed)          3.081    10.473    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/wsequences[14]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124    10.597 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9/O
                         net (fo=1, routed)           0.000    10.597    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.129 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.243 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.357 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.471 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.471    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.585 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.699 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.813 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.927 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.927    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.041 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.041    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.155 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][36]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.378 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][40]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.378    rx_correlator_0/rx_sequences_bits_feader_0_n_615
    SLICE_X29Y40         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.497    12.380    rx_correlator_0/CLK
    SLICE_X29Y40         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][40]/C
                         clock pessimism              0.455    12.835    
                         clock uncertainty           -0.035    12.800    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062    12.862    rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][40]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][37]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 4.356ns (58.573%)  route 3.081ns (41.427%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.715     4.938    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/CLK
    RAMB18_X2Y16         RAMB18E1                                     r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.392 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/DOBDO[14]
                         net (fo=81, routed)          3.081    10.473    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/wsequences[14]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124    10.597 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9/O
                         net (fo=1, routed)           0.000    10.597    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.129 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.243 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.357 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.471 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.471    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.585 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.699 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.813 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.927 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.927    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.041 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.041    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.375 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][36]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.375    rx_correlator_0/rx_sequences_bits_feader_0_n_613
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.497    12.380    rx_correlator_0/CLK
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][37]/C
                         clock pessimism              0.455    12.835    
                         clock uncertainty           -0.035    12.800    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    12.862    rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][37]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][39]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 4.335ns (58.456%)  route 3.081ns (41.544%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.715     4.938    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/CLK
    RAMB18_X2Y16         RAMB18E1                                     r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.392 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/DOBDO[14]
                         net (fo=81, routed)          3.081    10.473    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/wsequences[14]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124    10.597 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9/O
                         net (fo=1, routed)           0.000    10.597    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.129 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.243 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.357 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.471 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.471    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.585 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.699 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.813 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.927 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.927    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.041 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.041    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.354 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][36]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.354    rx_correlator_0/rx_sequences_bits_feader_0_n_611
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.497    12.380    rx_correlator_0/CLK
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][39]/C
                         clock pessimism              0.455    12.835    
                         clock uncertainty           -0.035    12.800    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    12.862    rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][39]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][38]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 4.261ns (58.037%)  route 3.081ns (41.963%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.715     4.938    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/CLK
    RAMB18_X2Y16         RAMB18E1                                     r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.392 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/ram_reg/DOBDO[14]
                         net (fo=81, routed)          3.081    10.473    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/wsequences[14]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124    10.597 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9/O
                         net (fo=1, routed)           0.000    10.597    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result[14][0]_i_9_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.129 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][0]_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.243 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.243    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][4]_i_1_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.357 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][8]_i_1_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.471 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.471    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][12]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.585 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.585    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][16]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.699 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.699    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][20]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.813 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.813    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][24]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.927 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.927    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][28]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.041 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.041    rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][32]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.280 r  rx_correlator_0/rx_sequences_bits_feader_0/rx_BRAM_16_256_binary_sequences_0/genblk1[14].rcorrelation_result_reg[14][36]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.280    rx_correlator_0/rx_sequences_bits_feader_0_n_612
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.497    12.380    rx_correlator_0/CLK
    SLICE_X29Y39         FDRE                                         r  rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][38]/C
                         clock pessimism              0.455    12.835    
                         clock uncertainty           -0.035    12.800    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    12.862    rx_correlator_0/genblk1[14].rcorrelation_result_reg[14][38]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/o_sample_arm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crx_clk rise@8.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.546ns (36.759%)  route 4.380ns (63.241%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.743     4.966    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  rx_peak_identification_0/genblk1[2].rhighest_sample_reg[2][26]/Q
                         net (fo=3, routed)           1.616     7.038    rx_peak_identification_0/o_sample_arm_reg[40]_1[26]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  rx_peak_identification_0/o_sample_arm[26]_i_4/O
                         net (fo=1, routed)           0.000     7.162    rx_peak_identification_0/o_sample_arm[26]_i_4_n_0
    SLICE_X31Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.400 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     7.400    rx_peak_identification_0/o_sample_arm_reg[26]_i_2_n_0
    SLICE_X31Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.504 r  rx_peak_identification_0/o_sample_arm_reg[26]_i_1/O
                         net (fo=3, routed)           1.239     8.744    rx_peak_identification_0/rhighest_sample[26]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.316     9.060 r  rx_peak_identification_0/o_sample_arm[40]_i_30/O
                         net (fo=1, routed)           0.000     9.060    rx_peak_identification_0/o_sample_arm[40]_i_30_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.610 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.610    rx_peak_identification_0/o_sample_arm_reg[40]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.724    rx_peak_identification_0/o_sample_arm_reg[40]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.995 r  rx_peak_identification_0/o_sample_arm_reg[40]_i_4/CO[0]
                         net (fo=1, routed)           0.547    10.541    rx_peak_identification_0/o_sample_arm_reg[40]_i_4_n_3
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.373    10.914 r  rx_peak_identification_0/o_sample_arm[40]_i_2/O
                         net (fo=49, routed)          0.978    11.892    rx_peak_identification_0/o_sample_arm[40]_i_2_n_0
    SLICE_X35Y49         FDRE                                         r  rx_peak_identification_0/o_sample_arm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    8.000     8.000 r  
    U14                                               0.000     8.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     8.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        1.501    12.384    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  rx_peak_identification_0/o_sample_arm_reg[0]/C
                         clock pessimism              0.340    12.724    
                         clock uncertainty           -0.035    12.689    
    SLICE_X35Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.484    rx_peak_identification_0/o_sample_arm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  0.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rx_correlator_0/rcorrelation_units_sum_44_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/rcorrelation_units_sum_444_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.644%)  route 0.195ns (54.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.556     1.483    rx_correlator_0/CLK
    SLICE_X24Y36         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_44_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  rx_correlator_0/rcorrelation_units_sum_44_reg[20]/Q
                         net (fo=1, routed)           0.195     1.842    rx_correlator_0/rcorrelation_units_sum_44[20]
    SLICE_X21Y37         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_444_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.826     2.002    rx_correlator_0/CLK
    SLICE_X21Y37         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_444_reg[20]/C
                         clock pessimism             -0.254     1.748    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.075     1.823    rx_correlator_0/rcorrelation_units_sum_444_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 new_sample_trig_delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/rx_correlation_unit_3/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.936%)  route 0.237ns (56.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.552     1.479    crx_clk_IBUF_BUFG
    SLICE_X21Y30         FDRE                                         r  new_sample_trig_delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  new_sample_trig_delay_1_reg/Q
                         net (fo=51, routed)          0.237     1.857    rx_correlator_0/rx_correlation_unit_3/E[0]
    SLICE_X22Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  rx_correlator_0/rx_correlation_unit_3/flag_i_1__2/O
                         net (fo=1, routed)           0.000     1.902    rx_correlator_0/rx_correlation_unit_3/flag_i_1__2_n_0
    SLICE_X22Y28         FDRE                                         r  rx_correlator_0/rx_correlation_unit_3/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.816     1.992    rx_correlator_0/rx_correlation_unit_3/CLK
    SLICE_X22Y28         FDRE                                         r  rx_correlator_0/rx_correlation_unit_3/flag_reg/C
                         clock pessimism             -0.254     1.738    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.092     1.830    rx_correlator_0/rx_correlation_unit_3/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 new_sample_trig_delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/rnew_sample_trig_delay1_reg/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.324%)  route 0.270ns (65.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.552     1.479    crx_clk_IBUF_BUFG
    SLICE_X21Y30         FDRE                                         r  new_sample_trig_delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  new_sample_trig_delay_1_reg/Q
                         net (fo=51, routed)          0.270     1.890    rx_correlator_0/E[0]
    SLICE_X25Y34         FDRE                                         r  rx_correlator_0/rnew_sample_trig_delay1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.822     1.998    rx_correlator_0/CLK
    SLICE_X25Y34         FDRE                                         r  rx_correlator_0/rnew_sample_trig_delay1_reg/C
                         clock pessimism             -0.254     1.744    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.070     1.814    rx_correlator_0/rnew_sample_trig_delay1_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.673%)  route 0.182ns (56.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.564     1.491    rx_samples_organizer_0/rx_BRAM_internal_controller_17/crx_clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[2]/Q
                         net (fo=7, routed)           0.182     1.814    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/rrd_addr_RAM_reg[8][2]
    RAMB18_X0Y20         RAMB18E1                                     r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.876     2.052    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/crx_clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.733    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rx_correlator_0/genblk1[6].rcorrelation_result_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/genblk1[6].rhighest_sample_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.594%)  route 0.240ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.562     1.489    rx_correlator_0/CLK
    SLICE_X28Y50         FDRE                                         r  rx_correlator_0/genblk1[6].rcorrelation_result_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  rx_correlator_0/genblk1[6].rcorrelation_result_reg[6][6]/Q
                         net (fo=6, routed)           0.240     1.893    rx_peak_identification_0/genblk1[6].rcorrelation_result_reg[6][40][6]
    SLICE_X32Y46         FDRE                                         r  rx_peak_identification_0/genblk1[6].rhighest_sample_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.831     2.007    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  rx_peak_identification_0/genblk1[6].rhighest_sample_reg[6][6]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.053     1.811    rx_peak_identification_0/genblk1[6].rhighest_sample_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rx_correlator_0/genblk1[11].rcorrelation_result_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/genblk1[11].rhighest_sample_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.890%)  route 0.258ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.591     1.518    rx_correlator_0/CLK
    SLICE_X38Y47         FDRE                                         r  rx_correlator_0/genblk1[11].rcorrelation_result_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rx_correlator_0/genblk1[11].rcorrelation_result_reg[11][9]/Q
                         net (fo=6, routed)           0.258     1.939    rx_peak_identification_0/genblk1[11].rcorrelation_result_reg[11][40][9]
    SLICE_X37Y50         FDRE                                         r  rx_peak_identification_0/genblk1[11].rhighest_sample_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.859     2.035    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  rx_peak_identification_0/genblk1[11].rhighest_sample_reg[11][9]/C
                         clock pessimism             -0.249     1.786    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     1.856    rx_peak_identification_0/genblk1[11].rhighest_sample_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.002%)  route 0.274ns (65.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.562     1.489    rx_correlator_0/CLK
    SLICE_X35Y51         FDRE                                         r  rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][5]/Q
                         net (fo=6, routed)           0.274     1.903    rx_peak_identification_0/D[5]
    SLICE_X34Y46         FDRE                                         r  rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.832     2.008    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][5]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.819    rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.070%)  route 0.194ns (57.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.565     1.492    rx_samples_organizer_0/rx_BRAM_internal_controller_17/crx_clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rrd_addr_RAM_reg[6]/Q
                         net (fo=5, routed)           0.194     1.827    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/rrd_addr_RAM_reg[8][6]
    RAMB18_X0Y20         RAMB18E1                                     r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.876     2.052    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/crx_clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.733    rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.937%)  route 0.287ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.562     1.489    rx_correlator_0/CLK
    SLICE_X35Y51         FDRE                                         r  rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rx_correlator_0/genblk1[15].rcorrelation_result_reg[15][4]/Q
                         net (fo=6, routed)           0.287     1.917    rx_peak_identification_0/D[4]
    SLICE_X34Y42         FDRE                                         r  rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.831     2.007    rx_peak_identification_0/crx_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][4]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.063     1.821    rx_peak_identification_0/genblk1[15].rhighest_sample_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rx_correlator_0/rcorrelation_units_sum_44_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_correlator_0/rcorrelation_units_sum_444_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by crx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crx_clk rise@0.000ns - crx_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.111%)  route 0.266ns (61.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.552     1.479    rx_correlator_0/CLK
    SLICE_X24Y30         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_44_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  rx_correlator_0/rcorrelation_units_sum_44_reg[19]/Q
                         net (fo=1, routed)           0.266     1.909    rx_correlator_0/rcorrelation_units_sum_44[19]
    SLICE_X21Y30         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_444_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock crx_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  crx_clk (IN)
                         net (fo=0)                   0.000     0.000    crx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  crx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    crx_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  crx_clk_IBUF_BUFG_inst/O
                         net (fo=2875, routed)        0.820     1.996    rx_correlator_0/CLK
    SLICE_X21Y30         FDRE                                         r  rx_correlator_0/rcorrelation_units_sum_444_reg[19]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.061     1.803    rx_correlator_0/rcorrelation_units_sum_444_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { crx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y15  rx_samples_organizer_0/rx_BRAM_internal_controller_9/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y8   rx_low_pass_filter_0/rx_BRAM_16_128_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y10  rx_samples_organizer_0/rx_BRAM_internal_controller_14/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y12  rx_samples_organizer_0/rx_BRAM_internal_controller_15/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y10  rx_band_pass_filter_0/rx_BRAM_16_512_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y18  rx_samples_organizer_0/rx_BRAM_internal_controller_16/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y20  rx_samples_organizer_0/rx_BRAM_internal_controller_17/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y17  rx_samples_organizer_0/rx_BRAM_internal_controller_18/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y19  rx_samples_organizer_0/rx_BRAM_internal_controller_19/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y14  rx_samples_organizer_0/rx_BRAM_internal_controller_2/rx_BRAM_16_510_filtered_samples_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y35  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y35  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y36  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y36  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y36  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y36  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y43   rx_samples_organizer_0/rx_BRAM_internal_controller_16/rrd_addr_RAM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y35  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y35  rx_correlator_0/genblk1[5].rcorrelation_result_reg[5][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y43   rx_samples_organizer_0/rx_BRAM_internal_controller_16/rrd_addr_RAM_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y30  new_sample_trig_delay_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y30  new_sample_trig_delay_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y35   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y34   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y34   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y35   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y37   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y33   rx_samples_organizer_0/rx_BRAM_internal_controller_9/rrd_addr_RAM_reg[6]/C



