<stg><name>shake_absorb.1_Pipeline_VITIS_LOOP_376_5</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %add_ln13_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_ln13_2

]]></Node>
<StgValue><ssdm name="add_ln13_2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %div_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %div

]]></Node>
<StgValue><ssdm name="div_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc81:0 %i = load i5 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc81:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc81:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 20, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc81:3 %icmp_ln376 = icmp_eq  i5 %i, i5 %div_read

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc81:4 %i_17 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc81:5 %br_ln376 = br i1 %icmp_ln376, void %for.inc81.split, void %for.end83.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc81.split:0 %zext_ln376 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="5">
<![CDATA[
for.inc81.split:2 %trunc_ln377 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln377"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc81.split:3 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln377, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:4 %add_ln13 = add i7 %add_ln13_2_read, i7 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:5 %zext_ln13 = zext i7 %add_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:6 %seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="seedbuf_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:7 %seedbuf_load = load i7 %seedbuf_addr

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:8 %add_ln13_1 = add i7 %add_ln13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:9 %zext_ln13_11 = zext i7 %add_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:10 %seedbuf_addr_8 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_11

]]></Node>
<StgValue><ssdm name="seedbuf_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:11 %seedbuf_load_1 = load i7 %seedbuf_addr_8

]]></Node>
<StgValue><ssdm name="seedbuf_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:37 %this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln376

]]></Node>
<StgValue><ssdm name="this_s_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
for.inc81.split:38 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc81.split:41 %store_ln376 = store i5 %i_17, i5 %i_5

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.end83.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:7 %seedbuf_load = load i7 %seedbuf_addr

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:11 %seedbuf_load_1 = load i7 %seedbuf_addr_8

]]></Node>
<StgValue><ssdm name="seedbuf_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:12 %add_ln13_3 = add i7 %add_ln13, i7 2

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:13 %zext_ln13_12 = zext i7 %add_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_12"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:14 %seedbuf_addr_9 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_12

]]></Node>
<StgValue><ssdm name="seedbuf_addr_9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:15 %seedbuf_load_2 = load i7 %seedbuf_addr_9

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:16 %add_ln13_4 = add i7 %add_ln13, i7 3

]]></Node>
<StgValue><ssdm name="add_ln13_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:17 %zext_ln13_13 = zext i7 %add_ln13_4

]]></Node>
<StgValue><ssdm name="zext_ln13_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:18 %seedbuf_addr_10 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_13

]]></Node>
<StgValue><ssdm name="seedbuf_addr_10"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:19 %seedbuf_load_3 = load i7 %seedbuf_addr_10

]]></Node>
<StgValue><ssdm name="seedbuf_load_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
for.inc81.split:38 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:15 %seedbuf_load_2 = load i7 %seedbuf_addr_9

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:19 %seedbuf_load_3 = load i7 %seedbuf_addr_10

]]></Node>
<StgValue><ssdm name="seedbuf_load_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:20 %add_ln13_5 = add i7 %add_ln13, i7 4

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:21 %zext_ln13_14 = zext i7 %add_ln13_5

]]></Node>
<StgValue><ssdm name="zext_ln13_14"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:22 %seedbuf_addr_11 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_14

]]></Node>
<StgValue><ssdm name="seedbuf_addr_11"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:23 %seedbuf_load_4 = load i7 %seedbuf_addr_11

]]></Node>
<StgValue><ssdm name="seedbuf_load_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:24 %add_ln13_6 = add i7 %add_ln13, i7 5

]]></Node>
<StgValue><ssdm name="add_ln13_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:25 %zext_ln13_15 = zext i7 %add_ln13_6

]]></Node>
<StgValue><ssdm name="zext_ln13_15"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:26 %seedbuf_addr_12 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_15

]]></Node>
<StgValue><ssdm name="seedbuf_addr_12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:27 %seedbuf_load_5 = load i7 %seedbuf_addr_12

]]></Node>
<StgValue><ssdm name="seedbuf_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:23 %seedbuf_load_4 = load i7 %seedbuf_addr_11

]]></Node>
<StgValue><ssdm name="seedbuf_load_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:27 %seedbuf_load_5 = load i7 %seedbuf_addr_12

]]></Node>
<StgValue><ssdm name="seedbuf_load_5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:28 %add_ln13_7 = add i7 %add_ln13, i7 6

]]></Node>
<StgValue><ssdm name="add_ln13_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:29 %zext_ln13_16 = zext i7 %add_ln13_7

]]></Node>
<StgValue><ssdm name="zext_ln13_16"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:30 %seedbuf_addr_13 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_16

]]></Node>
<StgValue><ssdm name="seedbuf_addr_13"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:31 %seedbuf_load_6 = load i7 %seedbuf_addr_13

]]></Node>
<StgValue><ssdm name="seedbuf_load_6"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc81.split:32 %add_ln13_8 = add i7 %add_ln13, i7 7

]]></Node>
<StgValue><ssdm name="add_ln13_8"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.inc81.split:33 %zext_ln13_17 = zext i7 %add_ln13_8

]]></Node>
<StgValue><ssdm name="zext_ln13_17"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc81.split:34 %seedbuf_addr_14 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_17

]]></Node>
<StgValue><ssdm name="seedbuf_addr_14"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:35 %seedbuf_load_7 = load i7 %seedbuf_addr_14

]]></Node>
<StgValue><ssdm name="seedbuf_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81.split:1 %specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln342"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:31 %seedbuf_load_6 = load i7 %seedbuf_addr_13

]]></Node>
<StgValue><ssdm name="seedbuf_load_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="7">
<![CDATA[
for.inc81.split:35 %seedbuf_load_7 = load i7 %seedbuf_addr_14

]]></Node>
<StgValue><ssdm name="seedbuf_load_7"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc81.split:36 %r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seedbuf_load_7, i8 %seedbuf_load_6, i8 %seedbuf_load_5, i8 %seedbuf_load_4, i8 %seedbuf_load_3, i8 %seedbuf_load_2, i8 %seedbuf_load_1, i8 %seedbuf_load

]]></Node>
<StgValue><ssdm name="r_15_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc81.split:39 %xor_ln377 = xor i64 %this_s_load, i64 %r_15_7

]]></Node>
<StgValue><ssdm name="xor_ln377"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc81.split:40 %store_ln377 = store i64 %xor_ln377, i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc81.split:42 %br_ln376 = br void %for.inc81

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
