# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do CAPdrive_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdrive/CAPdrive.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CAPdrive
# -- Compiling architecture shape of CAPdrive
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdrive/Z_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Z_1
# -- Compiling architecture shape of Z_1
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdrive/fulladd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdd
# -- Compiling architecture shape of FullAdd
# 
vsim work.capdrive
# vsim work.capdrive 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.capdrive(shape)
# Loading work.z_1(shape)
# Loading work.fulladd(shape)
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1000us sim:/capdrive/rst
wave create -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0us -endtime 1000us sim:/capdrive/D_in
wave create -driver freeze -pattern clock -initialvalue 0 -period 40ns -dutycycle 50 -starttime 0us -endtime 1000us sim:/capdrive/PCLK
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1000us sim:/capdrive/HREF
wave edit invert -start 70431ps -end 112077ps Edit:/capdrive/rst
wave edit change_value -start 5512ps -end 168421ps -value 0 Edit:/capdrive/PCLK
wave edit invert -start 204555ps -end 1142078ps Edit:/capdrive/HREF
add wave -position end  sim:/capdrive/D_out
add wave -position end  sim:/capdrive/outCLK
add wave -position end  sim:/capdrive/QinReg
add wave -position end  sim:/capdrive/dPCLK
add wave -position end  sim:/capdrive/ADDed
add wave -position end  sim:/capdrive/lateTurn
add wave -position end  sim:/capdrive/A
add wave -position end  sim:/capdrive/B
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/capdrive/takeTurn
run
run
run
run
run
run
run
run
run
run
run
run
wave edit change_value -start 732478ps -end 751464ps -value 00010000 Edit:/capdrive/D_in
run
run
run
run
run
run
run
run
run
run
run
run
run
wave edit change_value -start 1013895ps -end 1031656ps -value 01000010 Edit:/capdrive/D_in
run
run
run
run
run
run
run
run
run
run
run
