

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Mon Oct 30 23:01:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  121281526|  121281526|  1.213 sec|  1.213 sec|  121281526|  121281526|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv2_Pipeline_1_fu_157                                                   |conv2_Pipeline_1                                                   |     2314|     2314|  23.140 us|  23.140 us|    2314|    2314|       no|
        |grp_conv2_Pipeline_2_fu_163                                                   |conv2_Pipeline_2                                                   |      258|      258|   2.580 us|   2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_169  |conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |   194214|   194214|   1.942 ms|   1.942 ms|  194214|  194214|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182                   |conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2                   |     2326|     2326|  23.260 us|  23.260 us|    2326|    2326|       no|
        |grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194                                    |conv2_Pipeline_VITIS_LOOP_118_4                                    |      267|      267|   2.670 us|   2.670 us|     267|     267|       no|
        |grp_conv2_Pipeline_NOUT_TY_TX_fu_218                                          |conv2_Pipeline_NOUT_TY_TX                                          |    37030|    37030|   0.370 ms|   0.370 ms|   37030|   37030|       no|
        |grp_conv2_Pipeline_7_fu_242                                                   |conv2_Pipeline_7                                                   |     9250|     9250|  92.500 us|  92.500 us|    9250|    9250|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ_TI   |  121281525|  121281525|    539029|          -|          -|   225|        no|
        | + TN     |     335560|     335560|     41945|          -|          -|     8|        no|
        +----------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     108|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|    2826|    4048|    -|
|Memory           |       38|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     929|    -|
|Register         |        -|     -|     143|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       38|     7|    2969|    5085|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       13|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_1_fu_157                                                   |conv2_Pipeline_1                                                   |        0|   0|    14|    65|    0|
    |grp_conv2_Pipeline_2_fu_163                                                   |conv2_Pipeline_2                                                   |        0|   0|    11|    60|    0|
    |grp_conv2_Pipeline_7_fu_242                                                   |conv2_Pipeline_7                                                   |        0|   0|    16|    69|    0|
    |grp_conv2_Pipeline_NOUT_TY_TX_fu_218                                          |conv2_Pipeline_NOUT_TY_TX                                          |        0|   5|  2070|  1565|    0|
    |grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182                   |conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2                   |        0|   1|   155|   983|    0|
    |grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194                                    |conv2_Pipeline_VITIS_LOOP_118_4                                    |        0|   0|   135|   295|    0|
    |grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_169  |conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |        0|   1|   425|  1011|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                   |        0|   7|  2826|  4048|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_fm_buffer_1_U     |conv2_input_fm_buffer_1_RAM_AUTO_1R1W     |        8|  0|   0|    0|  2312|   32|     1|        73984|
    |output_fm_buffer_U      |conv2_output_fm_buffer_RAM_AUTO_1R1W      |       22|  0|   0|    0|  9248|   32|     1|       295936|
    |weights_buffer_0_0_0_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_1_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_2_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_3_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_4_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_5_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_6_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |weights_buffer_0_0_7_U  |conv2_weights_buffer_0_0_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                          |       38|  0|   0|    0| 11816|  320|    10|       378112|
    +------------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_2_fu_282_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln30_fu_294_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln31_fu_370_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln38_fu_360_p2               |         +|   0|  0|  12|           4|           1|
    |icmp_ln30_fu_276_p2              |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln31_fu_300_p2              |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln38_fu_354_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln30_2_fu_330_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln30_3_fu_338_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln30_fu_306_p3            |    select|   0|  0|   4|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 108|          40|          31|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         14|    1|         14|
    |grp_fu_500_ce                  |  14|          3|    1|          3|
    |grp_fu_500_p0                  |  14|          3|   32|         96|
    |grp_fu_500_p1                  |  14|          3|   32|         96|
    |grp_fu_504_ce                  |   9|          2|    1|          2|
    |grp_fu_508_ce                  |   9|          2|    1|          2|
    |indvar_flatten87_fu_118        |   9|          2|    8|         16|
    |input_fm_buffer_1_address0     |  20|          4|   12|         48|
    |input_fm_buffer_1_ce0          |  20|          4|    1|          4|
    |input_fm_buffer_1_ce1          |   9|          2|    1|          2|
    |input_fm_buffer_1_d0           |  14|          3|   32|         96|
    |input_fm_buffer_1_we0          |  14|          3|    1|          3|
    |m_axi_gmem_ARADDR              |  20|          4|   64|        256|
    |m_axi_gmem_ARBURST             |  20|          4|    2|          8|
    |m_axi_gmem_ARCACHE             |  20|          4|    4|         16|
    |m_axi_gmem_ARID                |  20|          4|    1|          4|
    |m_axi_gmem_ARLEN               |  20|          4|   32|        128|
    |m_axi_gmem_ARLOCK              |  20|          4|    2|          8|
    |m_axi_gmem_ARPROT              |  20|          4|    3|         12|
    |m_axi_gmem_ARQOS               |  20|          4|    4|         16|
    |m_axi_gmem_ARREGION            |  20|          4|    4|         16|
    |m_axi_gmem_ARSIZE              |  20|          4|    3|         12|
    |m_axi_gmem_ARUSER              |  20|          4|    1|          4|
    |m_axi_gmem_ARVALID             |  20|          4|    1|          4|
    |m_axi_gmem_AWVALID             |   9|          2|    1|          2|
    |m_axi_gmem_BREADY              |   9|          2|    1|          2|
    |m_axi_gmem_RREADY              |  20|          4|    1|          4|
    |m_axi_gmem_WVALID              |   9|          2|    1|          2|
    |output_fm_buffer_address0      |  20|          4|   14|         56|
    |output_fm_buffer_ce0           |  20|          4|    1|          4|
    |output_fm_buffer_ce1           |   9|          2|    1|          2|
    |output_fm_buffer_d0            |  14|          3|   32|         96|
    |output_fm_buffer_we0           |  14|          3|    1|          3|
    |ti_fu_110                      |   9|          2|    4|          8|
    |tj_fu_114                      |   9|          2|    4|          8|
    |tn_reg_146                     |   9|          2|    4|          8|
    |weights_buffer_0_0_0_address0  |  20|          4|    5|         20|
    |weights_buffer_0_0_0_ce0       |  20|          4|    1|          4|
    |weights_buffer_0_0_0_d0        |  14|          3|   32|         96|
    |weights_buffer_0_0_0_we0       |  14|          3|    1|          3|
    |weights_buffer_0_0_1_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_1_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_1_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_2_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_2_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_2_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_3_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_3_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_3_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_4_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_4_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_4_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_5_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_5_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_5_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_6_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_6_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_6_we0       |   9|          2|    1|          2|
    |weights_buffer_0_0_7_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_7_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_7_we0       |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 929|        195|  397|       1324|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln30_2_reg_448                                                                         |   8|   0|    8|          0|
    |add_ln38_reg_479                                                                           |   4|   0|    4|          0|
    |ap_CS_fsm                                                                                  |  13|   0|   13|          0|
    |grp_conv2_Pipeline_1_fu_157_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_2_fu_163_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_242_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_NOUT_TY_TX_fu_218_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182_ap_start_reg                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten87_fu_118                                                                    |   8|   0|    8|          0|
    |select_ln30_2_reg_460                                                                      |   8|   0|    8|          0|
    |select_ln30_3_reg_466                                                                      |   4|   0|    4|          0|
    |select_ln30_reg_453                                                                        |   4|   0|    4|          0|
    |shl_ln3_reg_490                                                                            |   3|   0|    6|          3|
    |shl_ln4_reg_495                                                                            |   3|   0|    8|          5|
    |ti_fu_110                                                                                  |   4|   0|    4|          0|
    |tj_fu_114                                                                                  |   4|   0|    4|          0|
    |tmp_9_reg_471                                                                              |   4|   0|    8|          4|
    |tn_reg_146                                                                                 |   4|   0|    4|          0|
    |trunc_ln101_reg_484                                                                        |   3|   0|    3|          0|
    |trunc_ln_reg_440                                                                           |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 143|   0|  155|         12|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_822_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_822_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_822_p_opcode  |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_822_p_dout0   |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_822_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_830_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_830_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_830_p_dout0   |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_830_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_826_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_826_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_826_p_opcode  |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_826_p_dout0   |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_826_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 14 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 15 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten87 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_12, void @empty_13, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 18 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:9]   --->   Operation 19 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 20 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 21 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten87" [src/conv2.cpp:30]   --->   Operation 23 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv2.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TN" [src/conv2.cpp:30]   --->   Operation 26 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten87_load = load i8 %indvar_flatten87" [src/conv2.cpp:30]   --->   Operation 27 'load' 'indvar_flatten87_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten87_load, i8 225" [src/conv2.cpp:30]   --->   Operation 28 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln30_2 = add i8 %indvar_flatten87_load, i8 1" [src/conv2.cpp:30]   --->   Operation 29 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc78, void %for.end80" [src/conv2.cpp:30]   --->   Operation 30 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv2.cpp:31]   --->   Operation 31 'load' 'ti_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 32 'load' 'tj_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv2.cpp:30]   --->   Operation 33 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv2.cpp:31]   --->   Operation 36 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv2.cpp:30]   --->   Operation 37 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv2.cpp:30]   --->   Operation 38 'bitconcatenate' 'tmp_4_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i8 %tmp_4_mid1, i8 %tmp_s" [src/conv2.cpp:30]   --->   Operation 40 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv2.cpp:30]   --->   Operation 41 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:31]   --->   Operation 42 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv2.cpp:30]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 44 'br' 'br_ln38' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [src/conv2.cpp:81]   --->   Operation 45 'ret' 'ret_ln81' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln38, void %NOUT.split, i4 0, void %for.inc78" [src/conv2.cpp:38]   --->   Operation 46 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 47 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 48 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %for.body8.i.preheader" [src/conv2.cpp:38]   --->   Operation 49 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i4 %tn" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 52 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_2, i62 %trunc_ln, i32 %gmem, i4 %select_ln30, i8 %tmp_9, i64 %output_ftmap_read, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 53 'call' 'call_ln30' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv2.cpp:31]   --->   Operation 54 'add' 'add_ln31' <Predicate = (icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_2, i8 %indvar_flatten87" [src/conv2.cpp:31]   --->   Operation 55 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_3, i4 %tj" [src/conv2.cpp:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>
ST_3 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv2.cpp:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln101, i3 0" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 60 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (1.77ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_2, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 61 'call' 'call_ln101' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln101 = call void @conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i6 %shl_ln3, i8 %select_ln30_2, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_1" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 62 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.81>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln101, i5 0" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 63 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (0.81ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 64 'call' 'call_ln9' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln9 = call void @conv2_Pipeline_VITIS_LOOP_118_4, i64 %conv2_weights_read, i8 %shl_ln4, i32 %gmem, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/conv2.cpp:9]   --->   Operation 65 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:38]   --->   Operation 68 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_NOUT_TY_TX, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer, i32 %input_fm_buffer_1"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 70 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3, i8 %select_ln30_2, i62 %trunc_ln, i32 %gmem, i4 %select_ln30, i8 %tmp_9, i64 %output_ftmap_read, i32 %output_fm_buffer" [src/conv2.cpp:30]   --->   Operation 71 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_7, i32 %output_fm_buffer"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                     (alloca           ) [ 01111111111111]
tj                     (alloca           ) [ 01111111111111]
indvar_flatten87       (alloca           ) [ 01111111111111]
specinterface_ln0      (specinterface    ) [ 00000000000000]
output_ftmap_read      (read             ) [ 00111111111111]
conv2_biases_read      (read             ) [ 00000000000000]
conv2_weights_read     (read             ) [ 00111111111111]
input_ftmap_read       (read             ) [ 00111111111111]
trunc_ln               (partselect       ) [ 00111111111111]
store_ln30             (store            ) [ 00000000000000]
store_ln30             (store            ) [ 00000000000000]
store_ln30             (store            ) [ 00000000000000]
br_ln30                (br               ) [ 00000000000000]
indvar_flatten87_load  (load             ) [ 00000000000000]
icmp_ln30              (icmp             ) [ 00111111111111]
add_ln30_2             (add              ) [ 00011111111000]
br_ln30                (br               ) [ 00000000000000]
ti_load                (load             ) [ 00000000000000]
tj_load                (load             ) [ 00000000000000]
add_ln30               (add              ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000]
icmp_ln31              (icmp             ) [ 00000000000000]
select_ln30            (select           ) [ 00011111111100]
tmp_4_mid1             (bitconcatenate   ) [ 00000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000]
select_ln30_2          (select           ) [ 00011111111100]
select_ln30_3          (select           ) [ 00011111111000]
specloopname_ln31      (specloopname     ) [ 00000000000000]
tmp_9                  (bitconcatenate   ) [ 00011111111100]
br_ln38                (br               ) [ 00111111111111]
ret_ln81               (ret              ) [ 00000000000000]
tn                     (phi              ) [ 00010000000000]
icmp_ln38              (icmp             ) [ 00111111111111]
add_ln38               (add              ) [ 00111111111111]
br_ln38                (br               ) [ 00000000000000]
trunc_ln101            (trunc            ) [ 00001111000000]
add_ln31               (add              ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
shl_ln3                (bitconcatenate   ) [ 00000010000000]
call_ln101             (call             ) [ 00000000000000]
shl_ln4                (bitconcatenate   ) [ 00000000100000]
call_ln9               (call             ) [ 00000000000000]
speclooptripcount_ln38 (speclooptripcount) [ 00000000000000]
specloopname_ln38      (specloopname     ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
br_ln38                (br               ) [ 00111111111111]
call_ln30              (call             ) [ 00000000000000]
call_ln0               (call             ) [ 00000000000000]
br_ln31                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TJ_TI_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_VITIS_LOOP_118_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_NOUT_TY_TX"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="ti_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tj_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten87_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten87/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_ftmap_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv2_biases_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv2_weights_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_ftmap_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="tn_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="tn_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_conv2_Pipeline_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_conv2_Pipeline_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="0" index="2" bw="62" slack="2"/>
<pin id="173" dir="0" index="3" bw="32" slack="0"/>
<pin id="174" dir="0" index="4" bw="4" slack="1"/>
<pin id="175" dir="0" index="5" bw="8" slack="1"/>
<pin id="176" dir="0" index="6" bw="64" slack="2"/>
<pin id="177" dir="0" index="7" bw="32" slack="0"/>
<pin id="178" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="3"/>
<pin id="186" dir="0" index="3" bw="4" slack="3"/>
<pin id="187" dir="0" index="4" bw="64" slack="4"/>
<pin id="188" dir="0" index="5" bw="32" slack="0"/>
<pin id="189" dir="0" index="6" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="6"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="32" slack="0"/>
<pin id="199" dir="0" index="4" bw="32" slack="0"/>
<pin id="200" dir="0" index="5" bw="32" slack="0"/>
<pin id="201" dir="0" index="6" bw="32" slack="0"/>
<pin id="202" dir="0" index="7" bw="32" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="32" slack="0"/>
<pin id="205" dir="0" index="10" bw="32" slack="0"/>
<pin id="206" dir="0" index="11" bw="32" slack="0"/>
<pin id="207" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln9/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_conv2_Pipeline_NOUT_TY_TX_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="32" slack="0"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="0"/>
<pin id="225" dir="0" index="6" bw="32" slack="0"/>
<pin id="226" dir="0" index="7" bw="32" slack="0"/>
<pin id="227" dir="0" index="8" bw="32" slack="0"/>
<pin id="228" dir="0" index="9" bw="32" slack="0"/>
<pin id="229" dir="0" index="10" bw="32" slack="0"/>
<pin id="230" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_conv2_Pipeline_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="62" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln30_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln30_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln30_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvar_flatten87_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten87_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln30_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln30_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ti_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tj_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln30_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln31_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln30_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_mid1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_mid1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln30_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln30_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln38_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln38_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln101_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln31_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln31_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="0" index="1" bw="8" slack="2"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln31_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="0" index="1" bw="4" slack="2"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln31_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="2"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="2"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="4"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/7 "/>
</bind>
</comp>

<comp id="404" class="1005" name="ti_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="411" class="1005" name="tj_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="418" class="1005" name="indvar_flatten87_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten87 "/>
</bind>
</comp>

<comp id="425" class="1005" name="output_ftmap_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="2"/>
<pin id="427" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="conv2_weights_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="6"/>
<pin id="432" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="input_ftmap_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="4"/>
<pin id="437" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="62" slack="2"/>
<pin id="442" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln30_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="select_ln30_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln30_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="select_ln30_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="1"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln38_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="484" class="1005" name="trunc_ln101_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="2"/>
<pin id="486" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="490" class="1005" name="shl_ln3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="shl_ln4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="503" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add56_2/16 add56_4/25 add56_6/34 add_i/12 add23_i/16 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul49_2/5 mul49_4/6 mul49_6/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="169" pin=7"/></net>

<net id="191"><net_src comp="94" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="208"><net_src comp="100" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="194" pin=8"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="194" pin=10"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="194" pin=11"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="218" pin=6"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="218" pin=7"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="218" pin=8"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="218" pin=9"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="218" pin=10"/></net>

<net id="246"><net_src comp="108" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="128" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="288" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="288" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="78" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="294" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="294" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="78" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="291" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="291" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="300" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="314" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="322" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="300" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="294" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="291" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="78" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="306" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="150" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="150" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="150" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="387"><net_src comp="370" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="92" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="98" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="407"><net_src comp="110" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="414"><net_src comp="114" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="421"><net_src comp="118" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="428"><net_src comp="122" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="433"><net_src comp="134" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="438"><net_src comp="140" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="443"><net_src comp="248" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="451"><net_src comp="282" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="456"><net_src comp="306" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="463"><net_src comp="330" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="469"><net_src comp="338" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="474"><net_src comp="346" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="482"><net_src comp="360" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="487"><net_src comp="366" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="493"><net_src comp="388" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="498"><net_src comp="396" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 11 }
	Port: output_fm_buffer | {9 10 12 13 }
	Port: input_fm_buffer_1 | {3 4 5 6 }
	Port: weights_buffer_0_0_0 | {3 4 7 8 }
	Port: weights_buffer_0_0_1 | {7 8 }
	Port: weights_buffer_0_0_2 | {7 8 }
	Port: weights_buffer_0_0_3 | {7 8 }
	Port: weights_buffer_0_0_4 | {7 8 }
	Port: weights_buffer_0_0_5 | {7 8 }
	Port: weights_buffer_0_0_6 | {7 8 }
	Port: weights_buffer_0_0_7 | {7 8 }
 - Input state : 
	Port: conv2 : gmem | {3 5 6 7 8 11 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {1 }
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : output_fm_buffer | {3 9 10 11 }
	Port: conv2 : input_fm_buffer_1 | {9 10 }
	Port: conv2 : weights_buffer_0_0_0 | {9 10 }
	Port: conv2 : weights_buffer_0_0_1 | {9 10 }
	Port: conv2 : weights_buffer_0_0_2 | {9 10 }
	Port: conv2 : weights_buffer_0_0_3 | {9 10 }
	Port: conv2 : weights_buffer_0_0_4 | {9 10 }
	Port: conv2 : weights_buffer_0_0_5 | {9 10 }
	Port: conv2 : weights_buffer_0_0_6 | {9 10 }
	Port: conv2 : weights_buffer_0_0_7 | {9 10 }
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		add_ln30_2 : 1
		br_ln30 : 2
		add_ln30 : 1
		icmp_ln31 : 1
		select_ln30 : 2
		tmp_4_mid1 : 2
		tmp_s : 1
		select_ln30_2 : 3
		select_ln30_3 : 2
		tmp_9 : 3
	State 3
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		trunc_ln101 : 1
		store_ln31 : 1
	State 4
	State 5
		call_ln101 : 1
	State 6
	State 7
		call_ln9 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_conv2_Pipeline_1_fu_157                         |    0    |    0    |    12   |    38   |
|          |                          grp_conv2_Pipeline_2_fu_163                         |    0    |    0    |    9    |    32   |
|          | grp_conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_fu_169 |    3    |  1.855  |   723   |   958   |
|   call   |          grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182         |    1    |  2.386  |   228   |   774   |
|          |                  grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194                  |    0    |    0    |   141   |   154   |
|          |                     grp_conv2_Pipeline_NOUT_TY_TX_fu_218                     |    10   |  9.485  |   2002  |   1530  |
|          |                          grp_conv2_Pipeline_7_fu_242                         |    0    |    0    |    14   |    42   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                  grp_fu_500                                  |    2    |    0    |   227   |   214   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                  grp_fu_504                                  |    3    |    0    |   128   |   135   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               add_ln30_2_fu_282                              |    0    |    0    |    0    |    15   |
|    add   |                                add_ln30_fu_294                               |    0    |    0    |    0    |    12   |
|          |                                add_ln38_fu_360                               |    0    |    0    |    0    |    12   |
|          |                                add_ln31_fu_370                               |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               icmp_ln30_fu_276                               |    0    |    0    |    0    |    15   |
|   icmp   |                               icmp_ln31_fu_300                               |    0    |    0    |    0    |    12   |
|          |                               icmp_ln38_fu_354                               |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              select_ln30_fu_306                              |    0    |    0    |    0    |    4    |
|  select  |                             select_ln30_2_fu_330                             |    0    |    0    |    0    |    8    |
|          |                             select_ln30_3_fu_338                             |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         output_ftmap_read_read_fu_122                        |    0    |    0    |    0    |    0    |
|   read   |                         conv2_biases_read_read_fu_128                        |    0    |    0    |    0    |    0    |
|          |                        conv2_weights_read_read_fu_134                        |    0    |    0    |    0    |    0    |
|          |                         input_ftmap_read_read_fu_140                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                trunc_ln_fu_248                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_4_mid1_fu_314                              |    0    |    0    |    0    |    0    |
|          |                                 tmp_s_fu_322                                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                                 tmp_9_fu_346                                 |    0    |    0    |    0    |    0    |
|          |                                shl_ln3_fu_388                                |    0    |    0    |    0    |    0    |
|          |                                shl_ln4_fu_396                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                              trunc_ln101_fu_366                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                                  grp_fu_508                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |    19   |  13.726 |   3484  |   3983  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln30_2_reg_448    |    8   |
|     add_ln38_reg_479     |    4   |
|conv2_weights_read_reg_430|   64   |
| indvar_flatten87_reg_418 |    8   |
| input_ftmap_read_reg_435 |   64   |
| output_ftmap_read_reg_425|   64   |
|   select_ln30_2_reg_460  |    8   |
|   select_ln30_3_reg_466  |    4   |
|    select_ln30_reg_453   |    4   |
|      shl_ln3_reg_490     |    6   |
|      shl_ln4_reg_495     |    8   |
|        ti_reg_404        |    4   |
|        tj_reg_411        |    4   |
|       tmp_9_reg_471      |    8   |
|        tn_reg_146        |    4   |
|    trunc_ln101_reg_484   |    3   |
|     trunc_ln_reg_440     |   62   |
+--------------------------+--------+
|           Total          |   327  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_182 |  p1  |   2  |   6  |   12   ||    9    |
|          grp_conv2_Pipeline_VITIS_LOOP_118_4_fu_194         |  p2  |   2  |   8  |   16   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   28   ||  0.854  ||    18   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   13   |  3484  |  3983  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   14   |  3811  |  4001  |
+-----------+--------+--------+--------+--------+
