Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Zaet\Desktop\JAJA\NUEVO\NUEVO_DESIGN.qsys --block-symbol-file --output-directory=C:\Users\Zaet\Desktop\JAJA\NUEVO\NUEVO_DESIGN --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NUEVO/NUEVO_DESIGN.qsys
Progress: Reading input file
Progress: Adding KEYS [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ROM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SEG1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG4
Progress: Adding SEG5 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG5
Progress: Adding SEG6 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG6
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: NUEVO_DESIGN.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: NUEVO_DESIGN.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Zaet\Desktop\JAJA\NUEVO\NUEVO_DESIGN.qsys --synthesis=VERILOG --output-directory=C:\Users\Zaet\Desktop\JAJA\NUEVO\NUEVO_DESIGN\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NUEVO/NUEVO_DESIGN.qsys
Progress: Reading input file
Progress: Adding KEYS [altera_avalon_pio 18.1]
Progress: Parameterizing module KEYS
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ROM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SEG1 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG4
Progress: Adding SEG5 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG5
Progress: Adding SEG6 [altera_avalon_pio 18.1]
Progress: Parameterizing module SEG6
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: NUEVO_DESIGN.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: NUEVO_DESIGN.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: NUEVO_DESIGN: Generating NUEVO_DESIGN "NUEVO_DESIGN" for QUARTUS_SYNTH
Info: Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS'
Info: KEYS:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  ]
Info: KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS'
Info: KEYS: "NUEVO_DESIGN" instantiated altera_avalon_pio "KEYS"
Info: LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS'
Info: LEDS: "NUEVO_DESIGN" instantiated altera_avalon_pio "LEDS"
Info: RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM'
Info: RAM: "NUEVO_DESIGN" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM'
Info: ROM:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM'
Info: ROM: "NUEVO_DESIGN" instantiated altera_avalon_onchip_memory2 "ROM"
Info: SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM'
Info: SDRAM: "NUEVO_DESIGN" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1'
Info: SEG1:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  ]
Info: SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1'
Info: SEG1: "NUEVO_DESIGN" instantiated altera_avalon_pio "SEG1"
Info: SW: Starting RTL generation for module 'NUEVO_DESIGN_SW'
Info: SW:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'NUEVO_DESIGN_SW'
Info: SW: "NUEVO_DESIGN" instantiated altera_avalon_pio "SW"
Info: TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER'
Info: TIMER: "NUEVO_DESIGN" instantiated altera_avalon_timer "TIMER"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "NUEVO_DESIGN" instantiated altera_hps "hps_0"
Info: nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9632_7387337559316459671.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2023.10.02 11:11:59 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/18.1/quartus/bin64
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2023.10.02 11:12:00 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2023.10.02 11:12:01 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2023.10.02 11:12:01 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'
Info: nios2_qsys_0: "NUEVO_DESIGN" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NUEVO_DESIGN" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "NUEVO_DESIGN" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "NUEVO_DESIGN" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NUEVO_DESIGN" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: RAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RAM_s1_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: RAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "RAM_s1_agent"
Info: RAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "RAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: NUEVO_DESIGN: Done "NUEVO_DESIGN" with 54 modules, 118 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
