

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  3.634 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     47|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |avg_output_c_blk_n   |   9|          2|    1|          2|
    |conv_output_c_blk_n  |   9|          2|    1|          2|
    |max_output_c_blk_n   |   9|          2|    1|          2|
    |min_output_c_blk_n   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  45|         10|    5|         10|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     entry_proc|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     entry_proc|  return value|
|conv_output                   |   in|   64|     ap_none|    conv_output|        scalar|
|conv_output_c_din             |  out|   64|     ap_fifo|  conv_output_c|       pointer|
|conv_output_c_full_n          |   in|    1|     ap_fifo|  conv_output_c|       pointer|
|conv_output_c_write           |  out|    1|     ap_fifo|  conv_output_c|       pointer|
|conv_output_c_num_data_valid  |   in|    3|     ap_fifo|  conv_output_c|       pointer|
|conv_output_c_fifo_cap        |   in|    3|     ap_fifo|  conv_output_c|       pointer|
|max_output                    |   in|   64|     ap_none|     max_output|        scalar|
|max_output_c_din              |  out|   64|     ap_fifo|   max_output_c|       pointer|
|max_output_c_full_n           |   in|    1|     ap_fifo|   max_output_c|       pointer|
|max_output_c_write            |  out|    1|     ap_fifo|   max_output_c|       pointer|
|max_output_c_num_data_valid   |   in|    3|     ap_fifo|   max_output_c|       pointer|
|max_output_c_fifo_cap         |   in|    3|     ap_fifo|   max_output_c|       pointer|
|min_output                    |   in|   64|     ap_none|     min_output|        scalar|
|min_output_c_din              |  out|   64|     ap_fifo|   min_output_c|       pointer|
|min_output_c_full_n           |   in|    1|     ap_fifo|   min_output_c|       pointer|
|min_output_c_write            |  out|    1|     ap_fifo|   min_output_c|       pointer|
|min_output_c_num_data_valid   |   in|    3|     ap_fifo|   min_output_c|       pointer|
|min_output_c_fifo_cap         |   in|    3|     ap_fifo|   min_output_c|       pointer|
|avg_output                    |   in|   64|     ap_none|     avg_output|        scalar|
|avg_output_c_din              |  out|   64|     ap_fifo|   avg_output_c|       pointer|
|avg_output_c_full_n           |   in|    1|     ap_fifo|   avg_output_c|       pointer|
|avg_output_c_write            |  out|    1|     ap_fifo|   avg_output_c|       pointer|
|avg_output_c_num_data_valid   |   in|    3|     ap_fifo|   avg_output_c|       pointer|
|avg_output_c_fifo_cap         |   in|    3|     ap_fifo|   avg_output_c|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

