CAPI=1
[main]
name = optimsoc:core:mor1kx_module
depend =
  ::mor1kx:5.0
  opensocdebug:interfaces:mor1kx_trace_exec
  optimsoc:core:mor1kx_sram_wrapper

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/mor1kx_module.sv
