// Seed: 2653015731
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always #(1) begin
    id_11 = id_2;
    #1 id_11 = id_2 << id_9;
    wait (1) #1 id_13[1&&1] = 1;
    id_12 <= 1;
    id_5 = id_9;
  end
  wor id_13;
endmodule
