Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit toplevel is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1
   .prj
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/full_adder.vhd" in Library
toplevel1_v1_00_a.
Entity <full_adder> compiled.
Entity <full_adder> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/mips_constant_pkg.vhd" in
Library toplevel1_v1_00_a.
Package <MIPS_CONSTANT_PKG> compiled.
Compiling vhdl file "C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/adder.vhd"
in Library toplevel1_v1_00_a.
Entity <adder> compiled.
Entity <adder> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/shift_two.vhd" in Library
toplevel1_v1_00_a.
Entity <shift_two> compiled.
Entity <shift_two> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/alu_1bit.vhd" in Library
toplevel1_v1_00_a.
Entity <alu_1bit> compiled.
Entity <alu_1bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/control_unit.vhd" in Library
toplevel1_v1_00_a.
Entity <control_unit> compiled.
Entity <control_unit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/alu.vhd" in
Library toplevel1_v1_00_a.
Entity <alu> compiled.
Entity <alu> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/alu_control.vhd" in Library
toplevel1_v1_00_a.
Entity <alu_control> compiled.
Entity <alu_control> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/pc.vhd" in
Library toplevel1_v1_00_a.
Entity <pc> compiled.
Entity <pc> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/pc_handle.vhd" in Library
toplevel1_v1_00_a.
Entity <pc_handle> compiled.
Entity <pc_handle> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/register_file.vhd" in Library
toplevel1_v1_00_a.
Entity <register_file> compiled.
Entity <register_file> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/sign_extend.vhd" in Library
toplevel1_v1_00_a.
Entity <sign_extend> compiled.
Entity <sign_extend> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/com.vhd" in
Library toplevel1_v1_00_a.
Entity <com> compiled.
Entity <com> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/memory.vhd"
in Library toplevel1_v1_00_a.
Entity <memory> compiled.
Entity <memory> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/processor.vhd" in Library
toplevel1_v1_00_a.
Entity <processor> compiled.
Entity <processor> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/toplevel.vhd" in Library
toplevel1_v1_00_a.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/processor1/toplevel1/pcores/toplevel1_v
1_00_a/hdl/vhdl/user_logic.vhd" in Library toplevel1_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/chribru/Desktop/GitHub/tdt4255/processor1/toplevel1/pcores/toplevel1_v
1_00_a/hdl/vhdl/toplevel1.vhd" in Library toplevel1_v1_00_a.
Entity <toplevel1> compiled.
Entity <toplevel1> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = toplevel1
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores\toplevel1
   .prj : 13
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
Copying file user_logic.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file toplevel1.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file adder.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file alu.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file alu_1bit.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file alu_control.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file com.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file control_unit.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file full_adder.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file memory.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file mips_constant_pkg.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file pc.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file pc_handle.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file processor.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file register_file.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file shift_two.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file sign_extend.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...
Copying file toplevel.vhd to
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores/toplevel1_v1
_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\Users\chribru\Desktop\GitHub\tdt4255\processor1\toplevel1\pcores\toplevel1_v1
_00_a.

Summary:

  Logical library     : toplevel1_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - toplevel1_v1_00_a\data
  - toplevel1_v1_00_a\hdl
  - toplevel1_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the
toplevel1_v1_00_a\hdl\vhdl directory:

  - user_logic.vhd
  - toplevel1.vhd
  - adder.vhd
  - alu.vhd
  - alu_1bit.vhd
  - alu_control.vhd
  - com.vhd
  - control_unit.vhd
  - full_adder.vhd
  - memory.vhd
  - mips_constant_pkg.vhd
  - pc.vhd
  - pc_handle.vhd
  - processor.vhd
  - register_file.vhd
  - shift_two.vhd
  - sign_extend.vhd
  - toplevel.vhd

The following files will be created under the toplevel1_v1_00_a\data directory:

  - toplevel1_v2_1_0.mpd
  - toplevel1_v2_1_0.pao


