[2025-09-17 07:00:36] START suite=qualcomm_srv trace=srv49_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2581173 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4999754 heartbeat IPC: 4.135 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4999754 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4999754 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13548673 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22080249 heartbeat IPC: 1.172 cumulative IPC: 1.171 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30603177 heartbeat IPC: 1.173 cumulative IPC: 1.172 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39097020 heartbeat IPC: 1.177 cumulative IPC: 1.173 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47582213 heartbeat IPC: 1.179 cumulative IPC: 1.174 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56012086 heartbeat IPC: 1.186 cumulative IPC: 1.176 (Simulation time: 00 hr 07 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 64436413 heartbeat IPC: 1.187 cumulative IPC: 1.178 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 72857684 heartbeat IPC: 1.187 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 81305906 heartbeat IPC: 1.184 cumulative IPC: 1.179 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84762147 cumulative IPC: 1.18 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84762147 cumulative IPC: 1.18 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.18 instructions: 100000000 cycles: 84762147
CPU 0 Branch Prediction Accuracy: 92.62% MPKI: 13.1 Average ROB Occupancy at Mispredict: 29.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08514
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.27
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5455
BRANCH_RETURN: 0.4061


====Backend Stall Breakdown====
ROB_STALL: 2587
LQ_STALL: 0
SQ_STALL: 43817


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 320
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 2.5466201

== Total ==
ADDR_TRANS: 320
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 2185

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 858

cpu0->cpu0_STLB TOTAL        ACCESS:    2119223 HIT:    2118545 MISS:        678 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2119223 HIT:    2118545 MISS:        678 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 110.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9477354 HIT:    8557586 MISS:     919768 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7746742 HIT:    6923847 MISS:     822895 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580488 HIT:     509390 MISS:      71098 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148900 HIT:    1123851 MISS:      25049 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1224 HIT:        498 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15856073 HIT:    7767082 MISS:    8088991 MSHR_MERGE:    1974036
cpu0->cpu0_L1I LOAD         ACCESS:   15856073 HIT:    7767082 MISS:    8088991 MSHR_MERGE:    1974036
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.49 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30658243 HIT:   26743481 MISS:    3914762 MSHR_MERGE:    1701262
cpu0->cpu0_L1D LOAD         ACCESS:   16771879 HIT:   14649383 MISS:    2122496 MSHR_MERGE:     490710
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13884999 HIT:   12093981 MISS:    1791018 MSHR_MERGE:    1210528
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1365 HIT:        117 MISS:       1248 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12988864 HIT:   10729149 MISS:    2259715 MSHR_MERGE:    1127849
cpu0->cpu0_ITLB LOAD         ACCESS:   12988864 HIT:   10729149 MISS:    2259715 MSHR_MERGE:    1127849
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29154715 HIT:   27857326 MISS:    1297389 MSHR_MERGE:     310032
cpu0->cpu0_DTLB LOAD         ACCESS:   29154715 HIT:   27857326 MISS:    1297389 MSHR_MERGE:     310032
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:    1032376 HIT:    1022906 MISS:       9470 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     822895 HIT:     813638 MISS:       9257 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      71098 HIT:      71096 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     137657 HIT:     137653 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        726 HIT:        519 MISS:        207 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9450
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       7064

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540288       537229        52727          660
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           51           47           14
  STLB miss resolved @ L2C                0           58          232          286           22
  STLB miss resolved @ LLC                0           18          211          345           40
  STLB miss resolved @ MEM                0            0           66          139           93

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             207170        52685      1503149       152450            7
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            2            0
  STLB miss resolved @ L2C                0            1            0            3            0
  STLB miss resolved @ LLC                0            1           11           21            2
  STLB miss resolved @ MEM                0            2            8           12            5
[2025-09-17 07:12:48] END   suite=qualcomm_srv trace=srv49_ap (rc=0)
