# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter12.srcs/sources_1/ip/JK_0/sources_1/new/JK.v" \
"../../../../counter12.srcs/sources_1/ip/JK_0/sim/JK_0.v" \
"../../../../counter12.srcs/sources_1/new/counter12.v" \
"../../../../counter12.srcs/sim_1/new/sim_counter12.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
