{
  "module_name": "apicdef.h",
  "hash_id": "4b897335e9462e8812294464cc710f554aa3b83925619a87dec9f914d9bf5b5b",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/apicdef.h",
  "human_readable_source": " \n#ifndef _ASM_X86_APICDEF_H\n#define _ASM_X86_APICDEF_H\n\n#include <linux/bits.h>\n\n \n\n#define IO_APIC_DEFAULT_PHYS_BASE\t0xfec00000\n#define\tAPIC_DEFAULT_PHYS_BASE\t\t0xfee00000\n\n \n#define IO_APIC_SLOT_SIZE\t\t1024\n\n#define\tAPIC_ID\t\t0x20\n\n#define\tAPIC_LVR\t0x30\n#define\t\tAPIC_LVR_MASK\t\t0xFF00FF\n#define\t\tAPIC_LVR_DIRECTED_EOI\t(1 << 24)\n#define\t\tGET_APIC_VERSION(x)\t((x) & 0xFFu)\n#define\t\tGET_APIC_MAXLVT(x)\t(((x) >> 16) & 0xFFu)\n#ifdef CONFIG_X86_32\n#  define\tAPIC_INTEGRATED(x)\t((x) & 0xF0u)\n#else\n#  define\tAPIC_INTEGRATED(x)\t(1)\n#endif\n#define\t\tAPIC_XAPIC(x)\t\t((x) >= 0x14)\n#define\t\tAPIC_EXT_SPACE(x)\t((x) & 0x80000000)\n#define\tAPIC_TASKPRI\t0x80\n#define\t\tAPIC_TPRI_MASK\t\t0xFFu\n#define\tAPIC_ARBPRI\t0x90\n#define\t\tAPIC_ARBPRI_MASK\t0xFFu\n#define\tAPIC_PROCPRI\t0xA0\n#define\tAPIC_EOI\t0xB0\n#define\t\tAPIC_EOI_ACK\t\t0x0  \n#define\tAPIC_RRR\t0xC0\n#define\tAPIC_LDR\t0xD0\n#define\t\tAPIC_LDR_MASK\t\t(0xFFu << 24)\n#define\t\tGET_APIC_LOGICAL_ID(x)\t(((x) >> 24) & 0xFFu)\n#define\t\tSET_APIC_LOGICAL_ID(x)\t(((x) << 24))\n#define\t\tAPIC_ALL_CPUS\t\t0xFFu\n#define\tAPIC_DFR\t0xE0\n#define\t\tAPIC_DFR_CLUSTER\t\t0x0FFFFFFFul\n#define\t\tAPIC_DFR_FLAT\t\t\t0xFFFFFFFFul\n#define\tAPIC_SPIV\t0xF0\n#define\t\tAPIC_SPIV_DIRECTED_EOI\t\t(1 << 12)\n#define\t\tAPIC_SPIV_FOCUS_DISABLED\t(1 << 9)\n#define\t\tAPIC_SPIV_APIC_ENABLED\t\t(1 << 8)\n#define\tAPIC_ISR\t0x100\n#define\tAPIC_ISR_NR     0x8      \n#define\tAPIC_TMR\t0x180\n#define\tAPIC_IRR\t0x200\n#define\tAPIC_ESR\t0x280\n#define\t\tAPIC_ESR_SEND_CS\t0x00001\n#define\t\tAPIC_ESR_RECV_CS\t0x00002\n#define\t\tAPIC_ESR_SEND_ACC\t0x00004\n#define\t\tAPIC_ESR_RECV_ACC\t0x00008\n#define\t\tAPIC_ESR_SENDILL\t0x00020\n#define\t\tAPIC_ESR_RECVILL\t0x00040\n#define\t\tAPIC_ESR_ILLREGA\t0x00080\n#define \tAPIC_LVTCMCI\t0x2f0\n#define\tAPIC_ICR\t0x300\n#define\t\tAPIC_DEST_SELF\t\t0x40000\n#define\t\tAPIC_DEST_ALLINC\t0x80000\n#define\t\tAPIC_DEST_ALLBUT\t0xC0000\n#define\t\tAPIC_ICR_RR_MASK\t0x30000\n#define\t\tAPIC_ICR_RR_INVALID\t0x00000\n#define\t\tAPIC_ICR_RR_INPROG\t0x10000\n#define\t\tAPIC_ICR_RR_VALID\t0x20000\n#define\t\tAPIC_INT_LEVELTRIG\t0x08000\n#define\t\tAPIC_INT_ASSERT\t\t0x04000\n#define\t\tAPIC_ICR_BUSY\t\t0x01000\n#define\t\tAPIC_DEST_LOGICAL\t0x00800\n#define\t\tAPIC_DEST_PHYSICAL\t0x00000\n#define\t\tAPIC_DM_FIXED\t\t0x00000\n#define\t\tAPIC_DM_FIXED_MASK\t0x00700\n#define\t\tAPIC_DM_LOWEST\t\t0x00100\n#define\t\tAPIC_DM_SMI\t\t0x00200\n#define\t\tAPIC_DM_REMRD\t\t0x00300\n#define\t\tAPIC_DM_NMI\t\t0x00400\n#define\t\tAPIC_DM_INIT\t\t0x00500\n#define\t\tAPIC_DM_STARTUP\t\t0x00600\n#define\t\tAPIC_DM_EXTINT\t\t0x00700\n#define\t\tAPIC_VECTOR_MASK\t0x000FF\n#define\tAPIC_ICR2\t0x310\n#define\t\tGET_XAPIC_DEST_FIELD(x)\t(((x) >> 24) & 0xFF)\n#define\t\tSET_XAPIC_DEST_FIELD(x)\t((x) << 24)\n#define\tAPIC_LVTT\t0x320\n#define\tAPIC_LVTTHMR\t0x330\n#define\tAPIC_LVTPC\t0x340\n#define\tAPIC_LVT0\t0x350\n#define\t\tAPIC_LVT_TIMER_ONESHOT\t\t(0 << 17)\n#define\t\tAPIC_LVT_TIMER_PERIODIC\t\t(1 << 17)\n#define\t\tAPIC_LVT_TIMER_TSCDEADLINE\t(2 << 17)\n#define\t\tAPIC_LVT_MASKED\t\t\t(1 << 16)\n#define\t\tAPIC_LVT_LEVEL_TRIGGER\t\t(1 << 15)\n#define\t\tAPIC_LVT_REMOTE_IRR\t\t(1 << 14)\n#define\t\tAPIC_INPUT_POLARITY\t\t(1 << 13)\n#define\t\tAPIC_SEND_PENDING\t\t(1 << 12)\n#define\t\tAPIC_MODE_MASK\t\t\t0x700\n#define\t\tGET_APIC_DELIVERY_MODE(x)\t(((x) >> 8) & 0x7)\n#define\t\tSET_APIC_DELIVERY_MODE(x, y)\t(((x) & ~0x700) | ((y) << 8))\n#define\t\t\tAPIC_MODE_FIXED\t\t0x0\n#define\t\t\tAPIC_MODE_NMI\t\t0x4\n#define\t\t\tAPIC_MODE_EXTINT\t0x7\n#define\tAPIC_LVT1\t0x360\n#define\tAPIC_LVTERR\t0x370\n#define\tAPIC_TMICT\t0x380\n#define\tAPIC_TMCCT\t0x390\n#define\tAPIC_TDCR\t0x3E0\n#define APIC_SELF_IPI\t0x3F0\n#define\t\tAPIC_TDR_DIV_TMBASE\t(1 << 2)\n#define\t\tAPIC_TDR_DIV_1\t\t0xB\n#define\t\tAPIC_TDR_DIV_2\t\t0x0\n#define\t\tAPIC_TDR_DIV_4\t\t0x1\n#define\t\tAPIC_TDR_DIV_8\t\t0x2\n#define\t\tAPIC_TDR_DIV_16\t\t0x3\n#define\t\tAPIC_TDR_DIV_32\t\t0x8\n#define\t\tAPIC_TDR_DIV_64\t\t0x9\n#define\t\tAPIC_TDR_DIV_128\t0xA\n#define\tAPIC_EFEAT\t0x400\n#define\tAPIC_ECTRL\t0x410\n#define APIC_EILVTn(n)\t(0x500 + 0x10 * n)\n#define\t\tAPIC_EILVT_NR_AMD_K8\t1\t \n#define\t\tAPIC_EILVT_NR_AMD_10H\t4\n#define\t\tAPIC_EILVT_NR_MAX\tAPIC_EILVT_NR_AMD_10H\n#define\t\tAPIC_EILVT_LVTOFF(x)\t(((x) >> 4) & 0xF)\n#define\t\tAPIC_EILVT_MSG_FIX\t0x0\n#define\t\tAPIC_EILVT_MSG_SMI\t0x2\n#define\t\tAPIC_EILVT_MSG_NMI\t0x4\n#define\t\tAPIC_EILVT_MSG_EXT\t0x7\n#define\t\tAPIC_EILVT_MASKED\t(1 << 16)\n\n#define APIC_BASE (fix_to_virt(FIX_APIC_BASE))\n#define APIC_BASE_MSR\t\t0x800\n#define APIC_X2APIC_ID_MSR\t0x802\n#define XAPIC_ENABLE\t\tBIT(11)\n#define X2APIC_ENABLE\t\tBIT(10)\n\n#ifdef CONFIG_X86_32\n# define MAX_IO_APICS 64\n# define MAX_LOCAL_APIC 256\n#else\n# define MAX_IO_APICS 128\n# define MAX_LOCAL_APIC 32768\n#endif\n\n \n#define XAPIC_DEST_CPUS_SHIFT\t4\n#define XAPIC_DEST_CPUS_MASK\t((1u << XAPIC_DEST_CPUS_SHIFT) - 1)\n#define XAPIC_DEST_CLUSTER_MASK\t(XAPIC_DEST_CPUS_MASK << XAPIC_DEST_CPUS_SHIFT)\n#define APIC_CLUSTER(apicid)\t((apicid) & XAPIC_DEST_CLUSTER_MASK)\n#define APIC_CLUSTERID(apicid)\t(APIC_CLUSTER(apicid) >> XAPIC_DEST_CPUS_SHIFT)\n#define APIC_CPUID(apicid)\t((apicid) & XAPIC_DEST_CPUS_MASK)\n#define NUM_APIC_CLUSTERS\t((BAD_APICID + 1) >> XAPIC_DEST_CPUS_SHIFT)\n\n#ifndef __ASSEMBLY__\n \n#define u32 unsigned int\n\nstruct local_apic {\n\n \tstruct { u32 __reserved[4]; } __reserved_01;\n\n \tstruct { u32 __reserved[4]; } __reserved_02;\n\n \tstruct {  \n\t\tu32   __reserved_1\t: 24,\n\t\t\tphys_apic_id\t:  4,\n\t\t\t__reserved_2\t:  4;\n\t\tu32 __reserved[3];\n\t} id;\n\n \tconst\n\tstruct {  \n\t\tu32   version\t\t:  8,\n\t\t\t__reserved_1\t:  8,\n\t\t\tmax_lvt\t\t:  8,\n\t\t\t__reserved_2\t:  8;\n\t\tu32 __reserved[3];\n\t} version;\n\n \tstruct { u32 __reserved[4]; } __reserved_03;\n\n \tstruct { u32 __reserved[4]; } __reserved_04;\n\n \tstruct { u32 __reserved[4]; } __reserved_05;\n\n \tstruct { u32 __reserved[4]; } __reserved_06;\n\n \tstruct {  \n\t\tu32   priority\t:  8,\n\t\t\t__reserved_1\t: 24;\n\t\tu32 __reserved_2[3];\n\t} tpr;\n\n \tconst\n\tstruct {  \n\t\tu32   priority\t:  8,\n\t\t\t__reserved_1\t: 24;\n\t\tu32 __reserved_2[3];\n\t} apr;\n\n \tconst\n\tstruct {  \n\t\tu32   priority\t:  8,\n\t\t\t__reserved_1\t: 24;\n\t\tu32 __reserved_2[3];\n\t} ppr;\n\n \tstruct {  \n\t\tu32   eoi;\n\t\tu32 __reserved[3];\n\t} eoi;\n\n \tstruct { u32 __reserved[4]; } __reserved_07;\n\n \tstruct {  \n\t\tu32   __reserved_1\t: 24,\n\t\t\tlogical_dest\t:  8;\n\t\tu32 __reserved_2[3];\n\t} ldr;\n\n \tstruct {  \n\t\tu32   __reserved_1\t: 28,\n\t\t\tmodel\t\t:  4;\n\t\tu32 __reserved_2[3];\n\t} dfr;\n\n \tstruct {  \n\t\tu32\tspurious_vector\t:  8,\n\t\t\tapic_enabled\t:  1,\n\t\t\tfocus_cpu\t:  1,\n\t\t\t__reserved_2\t: 22;\n\t\tu32 __reserved_3[3];\n\t} svr;\n\n \tstruct {  \n \t\tu32 bitfield;\n\t\tu32 __reserved[3];\n\t} isr [8];\n\n \tstruct {  \n \t\tu32 bitfield;\n\t\tu32 __reserved[3];\n\t} tmr [8];\n\n \tstruct {  \n \t\tu32 bitfield;\n\t\tu32 __reserved[3];\n\t} irr [8];\n\n \tunion {  \n\t\tstruct {\n\t\t\tu32   send_cs_error\t\t\t:  1,\n\t\t\t\treceive_cs_error\t\t:  1,\n\t\t\t\tsend_accept_error\t\t:  1,\n\t\t\t\treceive_accept_error\t\t:  1,\n\t\t\t\t__reserved_1\t\t\t:  1,\n\t\t\t\tsend_illegal_vector\t\t:  1,\n\t\t\t\treceive_illegal_vector\t\t:  1,\n\t\t\t\tillegal_register_address\t:  1,\n\t\t\t\t__reserved_2\t\t\t: 24;\n\t\t\tu32 __reserved_3[3];\n\t\t} error_bits;\n\t\tstruct {\n\t\t\tu32 errors;\n\t\t\tu32 __reserved_3[3];\n\t\t} all_errors;\n\t} esr;\n\n \tstruct { u32 __reserved[4]; } __reserved_08;\n\n \tstruct { u32 __reserved[4]; } __reserved_09;\n\n \tstruct { u32 __reserved[4]; } __reserved_10;\n\n \tstruct { u32 __reserved[4]; } __reserved_11;\n\n \tstruct { u32 __reserved[4]; } __reserved_12;\n\n \tstruct { u32 __reserved[4]; } __reserved_13;\n\n \tstruct { u32 __reserved[4]; } __reserved_14;\n\n \tstruct {  \n\t\tu32   vector\t\t\t:  8,\n\t\t\tdelivery_mode\t\t:  3,\n\t\t\tdestination_mode\t:  1,\n\t\t\tdelivery_status\t\t:  1,\n\t\t\t__reserved_1\t\t:  1,\n\t\t\tlevel\t\t\t:  1,\n\t\t\ttrigger\t\t\t:  1,\n\t\t\t__reserved_2\t\t:  2,\n\t\t\tshorthand\t\t:  2,\n\t\t\t__reserved_3\t\t:  12;\n\t\tu32 __reserved_4[3];\n\t} icr1;\n\n \tstruct {  \n\t\tunion {\n\t\t\tu32   __reserved_1\t: 24,\n\t\t\t\tphys_dest\t:  4,\n\t\t\t\t__reserved_2\t:  4;\n\t\t\tu32   __reserved_3\t: 24,\n\t\t\t\tlogical_dest\t:  8;\n\t\t} dest;\n\t\tu32 __reserved_4[3];\n\t} icr2;\n\n \tstruct {  \n\t\tu32   vector\t\t:  8,\n\t\t\t__reserved_1\t:  4,\n\t\t\tdelivery_status\t:  1,\n\t\t\t__reserved_2\t:  3,\n\t\t\tmask\t\t:  1,\n\t\t\ttimer_mode\t:  1,\n\t\t\t__reserved_3\t: 14;\n\t\tu32 __reserved_4[3];\n\t} lvt_timer;\n\n \tstruct {  \n\t\tu32  vector\t\t:  8,\n\t\t\tdelivery_mode\t:  3,\n\t\t\t__reserved_1\t:  1,\n\t\t\tdelivery_status\t:  1,\n\t\t\t__reserved_2\t:  3,\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_3\t: 15;\n\t\tu32 __reserved_4[3];\n\t} lvt_thermal;\n\n \tstruct {  \n\t\tu32   vector\t\t:  8,\n\t\t\tdelivery_mode\t:  3,\n\t\t\t__reserved_1\t:  1,\n\t\t\tdelivery_status\t:  1,\n\t\t\t__reserved_2\t:  3,\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_3\t: 15;\n\t\tu32 __reserved_4[3];\n\t} lvt_pc;\n\n \tstruct {  \n\t\tu32   vector\t\t:  8,\n\t\t\tdelivery_mode\t:  3,\n\t\t\t__reserved_1\t:  1,\n\t\t\tdelivery_status\t:  1,\n\t\t\tpolarity\t:  1,\n\t\t\tremote_irr\t:  1,\n\t\t\ttrigger\t\t:  1,\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_2\t: 15;\n\t\tu32 __reserved_3[3];\n\t} lvt_lint0;\n\n \tstruct {  \n\t\tu32   vector\t\t:  8,\n\t\t\tdelivery_mode\t:  3,\n\t\t\t__reserved_1\t:  1,\n\t\t\tdelivery_status\t:  1,\n\t\t\tpolarity\t:  1,\n\t\t\tremote_irr\t:  1,\n\t\t\ttrigger\t\t:  1,\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_2\t: 15;\n\t\tu32 __reserved_3[3];\n\t} lvt_lint1;\n\n \tstruct {  \n\t\tu32   vector\t\t:  8,\n\t\t\t__reserved_1\t:  4,\n\t\t\tdelivery_status\t:  1,\n\t\t\t__reserved_2\t:  3,\n\t\t\tmask\t\t:  1,\n\t\t\t__reserved_3\t: 15;\n\t\tu32 __reserved_4[3];\n\t} lvt_error;\n\n \tstruct {  \n\t\tu32   initial_count;\n\t\tu32 __reserved_2[3];\n\t} timer_icr;\n\n \tconst\n\tstruct {  \n\t\tu32   curr_count;\n\t\tu32 __reserved_2[3];\n\t} timer_ccr;\n\n \tstruct { u32 __reserved[4]; } __reserved_16;\n\n \tstruct { u32 __reserved[4]; } __reserved_17;\n\n \tstruct { u32 __reserved[4]; } __reserved_18;\n\n \tstruct { u32 __reserved[4]; } __reserved_19;\n\n \tstruct {  \n\t\tu32   divisor\t\t:  4,\n\t\t\t__reserved_1\t: 28;\n\t\tu32 __reserved_2[3];\n\t} timer_dcr;\n\n \tstruct { u32 __reserved[4]; } __reserved_20;\n\n} __attribute__ ((packed));\n\n#undef u32\n\n#ifdef CONFIG_X86_32\n #define BAD_APICID 0xFFu\n#else\n #define BAD_APICID 0xFFFFu\n#endif\n\nenum apic_delivery_modes {\n\tAPIC_DELIVERY_MODE_FIXED\t= 0,\n\tAPIC_DELIVERY_MODE_LOWESTPRIO   = 1,\n\tAPIC_DELIVERY_MODE_SMI\t\t= 2,\n\tAPIC_DELIVERY_MODE_NMI\t\t= 4,\n\tAPIC_DELIVERY_MODE_INIT\t\t= 5,\n\tAPIC_DELIVERY_MODE_EXTINT\t= 7,\n};\n\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}