FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_POWER_R8A7744_SYSC_H__
#define __DT_BINDINGS_POWER_R8A7744_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 *
 * Note that RZ/G1N is identical to RZ/G2M w.r.t. power domains.
 */
/* bench 1705.1.0 b0734c4372ae */
/* bench 1705.1.1 3ad144600d20 */
/* bench 1705.1.2 7596e18af280 */
/* bench 1705.1.3 9a89e974ac5c */
/* bench 1705.1.4 5979fb39ea49 */
/* bench 5347.1.0 12598001a2cb */
/* bench 5347.1.1 7679c66ab14e */
/* bench 5347.1.2 1a5e7591e96e */
/* bench 5347.1.3 8faf2acc0724 */
/* bench 5347.1.4 ebda4cb0ccea */
/* bench 5347.1.5 5e36b1e04477 */
/* bench 5347.1.6 647c59f2fdcd */
/* bench 5347.1.7 4cee4c7fc765 */

#define R8A7744_PD_CA15_CPU0		 0
#define R8A7744_PD_CA15_CPU1		 1
#define R8A7744_PD_CA15_SCU		12
#define R8A7744_PD_SGX			20

/* Always-on power area */
#define R8A7744_PD_ALWAYS_ON		32

/* bench 28139.4.0 1909bd7afd47 */
/* bench 28139.4.1 23e0224792d2 */
/* bench 28139.4.2 f1e77e4f3ba7 */
/* bench 28139.4.3 f414c1d27170 */
/* bench 28139.4.4 e035824c0569 */
/* bench 28139.4.5 28317baf094d */
/* bench 28139.4.6 af77d76d01c2 */
/* bench 28139.4.7 3ecc32d136ee */
/* bench 28139.4.8 3f4cf6368215 */
/* bench 28139.4.9 f6f70cc105d3 */
#endif /* __DT_BINDINGS_POWER_R8A7744_SYSC_H__ */
