# ------------------------------------------------------------
# Editors / OS
# ------------------------------------------------------------
.vscode/
.idea/
*.swp
*.swo
*~
.DS_Store

# ------------------------------------------------------------
# Simulation waveforms / logs
# ------------------------------------------------------------
*.vcd
*.fst
*.wlf
*.log
*.jou
*.rpt
*.key

# ------------------------------------------------------------
# GHDL build artifacts (multi-library setup)
# ------------------------------------------------------------
work-obj*.cf
*-obj*.cf
*.cf
*.o

# Explicit simulation output directory
sim/

# ------------------------------------------------------------
# ModelSim / Questa
# ------------------------------------------------------------
transcript
vsim.wlf
modelsim.ini

# ------------------------------------------------------------
# Riviera / Aldec
# ------------------------------------------------------------
library.cfg
*.asdb

# ------------------------------------------------------------
# Verilator artifacts (SystemVerilog branch future-proofing)
# ------------------------------------------------------------
obj_dir/
*.d
*.a
*.so
*.exe
*.out

# ------------------------------------------------------------
# Generic build dirs
# ------------------------------------------------------------
build/
dist/

# ------------------------------------------------------------
# Python (future generators / scripts)
# ------------------------------------------------------------
__pycache__/
*.pyc

# ------------------------------------------------------------
# Misc
# ------------------------------------------------------------
*.bak

