Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_DDMTDSampler_func_impl xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <FIRST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:74]
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <LAST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
