GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\DDR\data\ddr.v'
Analyzing included file 'ddr_param.v'("D:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\DDR\data\ddr.v":1)
Back to file 'D:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\DDR\data\ddr.v'("D:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\DDR\data\ddr.v":1)
Compiling module 'IDDR2'("D:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\DDR\data\ddr.v":7)
NOTE  (EX0101) : Current top module is "IDDR2"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\mlfield\xex\py\mod\ddr\iddr\temp\DDR\iddr2.vg" completed
Generate template file "E:\mlfield\xex\py\mod\ddr\iddr\temp\DDR\iddr2_tmp.v" completed
[100%] Generate report file "E:\mlfield\xex\py\mod\ddr\iddr\temp\DDR\iddr2_syn.rpt.html" completed
GowinSynthesis finish
