-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_insert_icrc_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_ip2crcFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_ip2crcFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ip2crcFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ip2crcFifo_empty_n : IN STD_LOGIC;
    tx_ip2crcFifo_read : OUT STD_LOGIC;
    m_axis_tx_data_TREADY : IN STD_LOGIC;
    m_axis_tx_data_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axis_tx_data_TVALID : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_insert_icrc_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv128_lc_21 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000001000011110000000000000000000000000000000011011110101011011011111011101111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv32_DEADBEEF : STD_LOGIC_VECTOR (31 downto 0) := "11011110101011011011111011101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ii_state_load_load_fu_131_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_62_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op14_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ii_state_load_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op34_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ii_state_load_reg_210_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_214_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op36_write_state3 : BOOLEAN;
    signal regslice_both_m_axis_tx_data_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ii_state : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal m_axis_tx_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_ip2crcFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal currWord_data_V_16_fu_135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal currWord_keep_V_2_fu_139_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_32_fu_171_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal currWord_last_V_fu_149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln429_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln497_fu_205_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_195_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_tx_data_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal m_axis_tx_data_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_tx_data_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_tx_data_U_vld_out : STD_LOGIC;
    signal ap_condition_165 : BOOLEAN;
    signal ap_condition_163 : BOOLEAN;
    signal ap_condition_199 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_m_axis_tx_data_U : component rocev2_top_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_tx_data_TDATA_int_regslice,
        vld_in => m_axis_tx_data_TVALID_int_regslice,
        ack_in => m_axis_tx_data_TREADY_int_regslice,
        data_out => m_axis_tx_data_TDATA,
        vld_out => regslice_both_m_axis_tx_data_U_vld_out,
        ack_out => m_axis_tx_data_TREADY,
        apdone_blk => regslice_both_m_axis_tx_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_1) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= p_Result_32_fu_171_p5;
            elsif ((((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_0) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_Result_s_fu_157_p3 = ap_const_lv1_1) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= currWord_data_V_16_fu_135_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118 <= ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_1) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= ap_const_lv8_FF;
            elsif ((((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_0) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_Result_s_fu_157_p3 = ap_const_lv1_1) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= tx_ip2crcFifo_dout(71 downto 64);
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103 <= ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_0) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln429_fu_165_p2 = ap_const_lv1_1) and (p_Result_s_fu_157_p3 = ap_const_lv1_0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= ap_const_lv1_1;
            elsif ((((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (currWord_last_V_fu_149_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_Result_s_fu_157_p3 = ap_const_lv1_1) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 <= ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84;
            end if; 
        end if;
    end process;

    ii_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_163)) then
                if ((ii_state_load_load_fu_131_p1 = ap_const_lv1_1)) then 
                    ii_state <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_165)) then 
                    ii_state <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ii_state_load_reg_210 <= ii_state;
                ii_state_load_reg_210_pp0_iter1_reg <= ii_state_load_reg_210;
                tmp_i_reg_214_pp0_iter1_reg <= tmp_i_reg_214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ii_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_214 <= tmp_i_nbreadreq_fu_62_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tx_ip2crcFifo_empty_n, ap_predicate_op14_read_state1, ap_done_reg, ii_state_load_reg_210, ap_predicate_op34_write_state2, ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, regslice_both_m_axis_tx_data_U_apdone_blk, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_U_apdone_blk = ap_const_logic_1) or ((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ii_state_load_reg_210 = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op14_read_state1 = ap_const_boolean_1) and (tx_ip2crcFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tx_ip2crcFifo_empty_n, ap_predicate_op14_read_state1, ap_done_reg, ii_state_load_reg_210, ap_predicate_op34_write_state2, ap_block_state2_io, ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, regslice_both_m_axis_tx_data_U_apdone_blk, ap_block_state3_io, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ii_state_load_reg_210 = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op14_read_state1 = ap_const_boolean_1) and (tx_ip2crcFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tx_ip2crcFifo_empty_n, ap_predicate_op14_read_state1, ap_done_reg, ii_state_load_reg_210, ap_predicate_op34_write_state2, ap_block_state2_io, ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, regslice_both_m_axis_tx_data_U_apdone_blk, ap_block_state3_io, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_tx_data_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ii_state_load_reg_210 = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op14_read_state1 = ap_const_boolean_1) and (tx_ip2crcFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_ip2crcFifo_empty_n, ap_predicate_op14_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op14_read_state1 = ap_const_boolean_1) and (tx_ip2crcFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(ii_state_load_reg_210, ap_predicate_op34_write_state2, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((ii_state_load_reg_210 = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ii_state_load_reg_210, ap_predicate_op34_write_state2, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ii_state_load_reg_210 = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, regslice_both_m_axis_tx_data_U_apdone_blk, m_axis_tx_data_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_m_axis_tx_data_U_apdone_blk = ap_const_logic_1) or ((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (m_axis_tx_data_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_163_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_163 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_165_assign_proc : process(tmp_i_nbreadreq_fu_62_p3, ii_state, currWord_last_V_fu_149_p3, p_Result_s_fu_157_p3)
    begin
                ap_condition_165 <= ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0) and (p_Result_s_fu_157_p3 = ap_const_lv1_1) and (currWord_last_V_fu_149_p3 = ap_const_lv1_1));
    end process;


    ap_condition_199_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_199 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_currWord_data_V_15_reg_118 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_currWord_keep_V_reg_103 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_currWord_last_V_19_reg_84 <= "X";

    ap_predicate_op14_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_62_p3, ii_state)
    begin
                ap_predicate_op14_read_state1 <= ((tmp_i_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ii_state = ap_const_lv1_0));
    end process;


    ap_predicate_op34_write_state2_assign_proc : process(ii_state_load_reg_210, tmp_i_reg_214)
    begin
                ap_predicate_op34_write_state2 <= ((tmp_i_reg_214 = ap_const_lv1_1) and (ii_state_load_reg_210 = ap_const_lv1_0));
    end process;


    ap_predicate_op36_write_state3_assign_proc : process(ii_state_load_reg_210_pp0_iter1_reg, tmp_i_reg_214_pp0_iter1_reg)
    begin
                ap_predicate_op36_write_state3 <= ((tmp_i_reg_214_pp0_iter1_reg = ap_const_lv1_1) and (ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_16_fu_135_p1 <= tx_ip2crcFifo_dout(64 - 1 downto 0);
    currWord_keep_V_2_fu_139_p4 <= tx_ip2crcFifo_dout(71 downto 64);
    currWord_last_V_fu_149_p3 <= tx_ip2crcFifo_dout(72 downto 72);
    icmp_ln429_fu_165_p2 <= "1" when (currWord_keep_V_2_fu_139_p4 = ap_const_lv8_F) else "0";
    ii_state_load_load_fu_131_p1 <= ii_state;

    m_axis_tx_data_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ii_state_load_reg_210, ap_predicate_op34_write_state2, ii_state_load_reg_210_pp0_iter1_reg, ap_predicate_op36_write_state3, ap_block_pp0_stage0, m_axis_tx_data_TREADY_int_regslice)
    begin
        if ((((ii_state_load_reg_210_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op36_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ii_state_load_reg_210 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            m_axis_tx_data_TDATA_blk_n <= m_axis_tx_data_TREADY_int_regslice;
        else 
            m_axis_tx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_tx_data_TDATA_int_regslice_assign_proc : process(ii_state_load_reg_210, ap_predicate_op34_write_state2, zext_ln497_fu_205_p1, ap_condition_199)
    begin
        if ((ap_const_boolean_1 = ap_condition_199)) then
            if ((ii_state_load_reg_210 = ap_const_lv1_1)) then 
                m_axis_tx_data_TDATA_int_regslice <= ap_const_lv128_lc_21;
            elsif ((ap_predicate_op34_write_state2 = ap_const_boolean_1)) then 
                m_axis_tx_data_TDATA_int_regslice <= zext_ln497_fu_205_p1;
            else 
                m_axis_tx_data_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_tx_data_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axis_tx_data_TVALID <= regslice_both_m_axis_tx_data_U_vld_out;

    m_axis_tx_data_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ii_state_load_reg_210, ap_predicate_op34_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ii_state_load_reg_210 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op34_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            m_axis_tx_data_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_tx_data_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_32_fu_171_p5 <= (ap_const_lv32_DEADBEEF & currWord_data_V_16_fu_135_p1(31 downto 0));
    p_Result_s_fu_157_p3 <= tx_ip2crcFifo_dout(71 downto 71);
    tmp_fu_195_p4 <= ((ap_phi_reg_pp0_iter1_currWord_last_V_19_reg_84 & ap_phi_reg_pp0_iter1_currWord_keep_V_reg_103) & ap_phi_reg_pp0_iter1_currWord_data_V_15_reg_118);
    tmp_i_nbreadreq_fu_62_p3 <= (0=>(tx_ip2crcFifo_empty_n), others=>'-');

    tx_ip2crcFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_ip2crcFifo_empty_n, ap_predicate_op14_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ip2crcFifo_blk_n <= tx_ip2crcFifo_empty_n;
        else 
            tx_ip2crcFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ip2crcFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op14_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op14_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_ip2crcFifo_read <= ap_const_logic_1;
        else 
            tx_ip2crcFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln497_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_195_p4),128));
end behav;
