// Seed: 2428275440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6, id_7;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  wor  id_5
);
  tri0 id_7 = id_1, id_8;
  assign id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wor id_10 = 1'b0;
  assign id_7 = id_3;
endmodule
