14:32:37 INFO  : Registering command handlers for Vitis TCF services
14:32:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\temp_xsdb_launch_script.tcl
14:32:37 INFO  : Platform repository initialization has completed.
14:32:41 INFO  : XSCT server has started successfully.
14:32:41 INFO  : plnx-install-location is set to ''
14:32:41 INFO  : Successfully done setting XSCT server connection channel  
14:32:43 INFO  : Successfully done setting workspace for the tool. 
14:32:43 INFO  : Successfully done query RDI_DATADIR 
14:33:28 INFO  : Result from executing command 'getProjects': final_rev
14:33:28 INFO  : Result from executing command 'getPlatforms': 
14:33:50 INFO  : Result from executing command 'getProjects': final_rev
14:33:50 INFO  : Result from executing command 'getPlatforms': final_rev|C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/final_rev.xpfm
14:35:48 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
14:37:01 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit' is generated.
14:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
14:37:59 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
14:38:34 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
14:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:20 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
14:39:47 INFO  : 'jtag frequency' command is executed.
14:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
14:40:15 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
14:40:15 INFO  : Context for processor 'microblaze_0' is selected.
14:40:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
14:40:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:40:42 INFO  : Context for processor 'microblaze_0' is selected.
14:40:42 INFO  : System reset is completed.
14:40:45 INFO  : 'after 3000' command is executed.
14:41:09 INFO  : Context for processor 'microblaze_0' is selected.
14:41:36 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
14:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

14:42:03 INFO  : Context for processor 'microblaze_0' is selected.
14:42:57 INFO  : 'con' command is executed.
14:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:42:57 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
14:42:57 INFO  : Disconnected from the channel tcfchan#2.
14:43:22 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:22 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\temp_xsdb_launch_script.tcl
14:43:50 INFO  : XSCT server has started successfully.
14:43:50 INFO  : Successfully done setting XSCT server connection channel  
14:43:50 INFO  : plnx-install-location is set to ''
14:43:50 INFO  : Successfully done setting workspace for the tool. 
14:43:51 INFO  : Platform repository initialization has completed.
14:43:51 INFO  : Successfully done query RDI_DATADIR 
14:43:52 INFO  : Registering command handlers for Vitis TCF services
14:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:45 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
14:45:12 INFO  : 'jtag frequency' command is executed.
14:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
14:46:06 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
14:46:33 INFO  : Context for processor 'microblaze_0' is selected.
14:47:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
14:47:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:47:00 INFO  : Context for processor 'microblaze_0' is selected.
14:47:00 INFO  : System reset is completed.
14:47:03 INFO  : 'after 3000' command is executed.
14:47:54 INFO  : Context for processor 'microblaze_0' is selected.
14:48:48 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
14:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

14:50:09 INFO  : Context for processor 'microblaze_0' is selected.
14:51:03 INFO  : 'con' command is executed.
14:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:03 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
14:55:51 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
14:55:57 INFO  : Disconnected from the channel tcfchan#1.
14:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:59 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
14:56:26 INFO  : 'jtag frequency' command is executed.
14:56:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
14:56:54 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
14:57:21 INFO  : Context for processor 'microblaze_0' is selected.
14:57:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
14:57:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:48 INFO  : Context for processor 'microblaze_0' is selected.
14:57:48 INFO  : System reset is completed.
14:57:51 INFO  : 'after 3000' command is executed.
14:58:41 INFO  : Context for processor 'microblaze_0' is selected.
14:59:08 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
14:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

15:00:02 INFO  : Context for processor 'microblaze_0' is selected.
15:00:29 INFO  : 'con' command is executed.
15:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:29 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
15:52:01 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
15:52:10 INFO  : Disconnected from the channel tcfchan#2.
15:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:41 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
15:53:07 INFO  : 'jtag frequency' command is executed.
15:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
15:54:02 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
15:54:02 INFO  : Context for processor 'microblaze_0' is selected.
15:54:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
15:54:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:54:29 INFO  : Context for processor 'microblaze_0' is selected.
15:54:55 INFO  : System reset is completed.
15:54:59 INFO  : 'after 3000' command is executed.
15:55:22 INFO  : Context for processor 'microblaze_0' is selected.
15:55:50 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
15:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

15:56:43 INFO  : Context for processor 'microblaze_0' is selected.
15:57:10 INFO  : 'con' command is executed.
15:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:10 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
16:04:25 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
16:04:29 INFO  : Disconnected from the channel tcfchan#3.
16:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:49 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
16:05:15 INFO  : 'jtag frequency' command is executed.
16:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
16:05:43 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
16:05:43 INFO  : Context for processor 'microblaze_0' is selected.
16:06:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
16:06:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:06:10 INFO  : Context for processor 'microblaze_0' is selected.
16:06:10 INFO  : System reset is completed.
16:06:13 INFO  : 'after 3000' command is executed.
16:07:04 INFO  : Context for processor 'microblaze_0' is selected.
16:07:31 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
16:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

16:08:25 INFO  : Context for processor 'microblaze_0' is selected.
16:09:19 INFO  : 'con' command is executed.
16:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:09:19 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
16:18:53 INFO  : Checking for BSP changes to sync application flags for project 'final_rev_low_hz'...
16:18:59 INFO  : Disconnected from the channel tcfchan#4.
16:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:12 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B560E1A' is selected.
16:19:38 INFO  : 'jtag frequency' command is executed.
16:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}' command is executed.
16:20:33 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit"
16:21:00 INFO  : Context for processor 'microblaze_0' is selected.
16:21:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa'.
16:21:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:21:27 INFO  : Context for processor 'microblaze_0' is selected.
16:21:54 INFO  : System reset is completed.
16:21:57 INFO  : 'after 3000' command is executed.
16:22:48 INFO  : Context for processor 'microblaze_0' is selected.
16:23:15 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf' is downloaded to processor 'microblaze_0'.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B560E1A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B560E1A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/export/final_rev/hw/low_Hz_final.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev_low_hz/Debug/final_rev_low_hz.elf
----------------End of Script----------------

16:24:09 INFO  : Context for processor 'microblaze_0' is selected.
16:25:03 INFO  : 'con' command is executed.
16:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:03 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_final.vitus\final_rev_low_hz_system\_ide\scripts\systemdebugger_final_rev_low_hz_system_standalone.tcl'
17:12:57 INFO  : Disconnected from the channel tcfchan#5.
