\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{}\doxysection{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}


FMC NORSRAM Timing parameters structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}{Address\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}{Address\+Hold\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}{Data\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}{Bus\+Turn\+Around\+Duration}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}{CLKDivision}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a1853dc663b50dfdafb5fe3a2274f43e6}{Data\+Latency}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}{Access\+Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC NORSRAM Timing parameters structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00254}{254}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5881d0ba0e6768140628ee122595c40b}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!AccessMode@{AccessMode}}
\index{AccessMode@{AccessMode}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{AccessMode}{AccessMode}}
{\footnotesize\ttfamily uint32\+\_\+t Access\+Mode}

Specifies the asynchronous access mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___access___mode}{FMC Access Mode}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_ad47d0e1b85091847eba7d27310ec4b3d}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!AddressHoldTime@{AddressHoldTime}}
\index{AddressHoldTime@{AddressHoldTime}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{AddressHoldTime}{AddressHoldTime}}
{\footnotesize\ttfamily uint32\+\_\+t Address\+Hold\+Time}

Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15. \begin{DoxyNote}{Note}
This parameter is not used with synchronous NOR Flash memories. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00261}{261}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a343f5fa0ee5337da2dcc5e0030b98ebc}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!AddressSetupTime@{AddressSetupTime}}
\index{AddressSetupTime@{AddressSetupTime}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{AddressSetupTime}{AddressSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Address\+Setup\+Time}

Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 15. \begin{DoxyNote}{Note}
This parameter is not used with synchronous NOR Flash memories. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00256}{256}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_af5dfbe4d45f02ff38382fea1fbdd0b68}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!BusTurnAroundDuration@{BusTurnAroundDuration}}
\index{BusTurnAroundDuration@{BusTurnAroundDuration}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{BusTurnAroundDuration}{BusTurnAroundDuration}}
{\footnotesize\ttfamily uint32\+\_\+t Bus\+Turn\+Around\+Duration}

Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 15. \begin{DoxyNote}{Note}
This parameter is only used for multiplexed NOR Flash memories. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00272}{272}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a9e04fdf4ceafaa002ecd083324bbf327}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!CLKDivision@{CLKDivision}}
\index{CLKDivision@{CLKDivision}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKDivision}{CLKDivision}}
{\footnotesize\ttfamily uint32\+\_\+t CLKDivision}

Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 16. \begin{DoxyNote}{Note}
This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a1853dc663b50dfdafb5fe3a2274f43e6}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a1853dc663b50dfdafb5fe3a2274f43e6}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!DataLatency@{DataLatency}}
\index{DataLatency@{DataLatency}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{DataLatency}{DataLatency}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Latency}

Defines the number of memory clock cycles to issue to the memory before getting the first data. The parameter value depends on the memory type as shown below\+:
\begin{DoxyItemize}
\item It must be set to 0 in case of a CRAM
\item It is don\textquotesingle{}t care in asynchronous NOR, SRAM or ROM accesses
\item It may assume a value between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 17 in NOR Flash memories with synchronous burst mode enable ~\newline
 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}\label{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_a5541245850d61fd3306d7620853be7b2}} 
\index{FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}!DataSetupTime@{DataSetupTime}}
\index{DataSetupTime@{DataSetupTime}!FMC\_NORSRAM\_TimingTypeDef@{FMC\_NORSRAM\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{DataSetupTime}{DataSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Setup\+Time}

Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 255. \begin{DoxyNote}{Note}
This parameter is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
