# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module reg_top /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/lfsr.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/seg_h.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/button_clk.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/reg_top.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/csrc/reg_top.cpp /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vreg_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/build/reg_top"
T      3232 18376697  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top.cpp"
T      2804 18376696  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top.h"
T      2482 18376705  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top.mk"
T       310 18376695  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top__ConstPool_0.cpp"
T       770 18376693  1740556441   441782141  1740556441   441782141 "./build/obj_dir/Vreg_top__Syms.cpp"
T       957 18376694  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top__Syms.h"
T      1480 18376698  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root.h"
T      1635 18376702  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root__DepSet_h6fccb1ff__0.cpp"
T       873 18376700  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root__DepSet_h6fccb1ff__0__Slow.cpp"
T      6702 18376703  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root__DepSet_h759b76f9__0.cpp"
T      7258 18376701  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root__DepSet_h759b76f9__0__Slow.cpp"
T       662 18376699  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top___024root__Slow.cpp"
T       952 18376706  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top__ver.d"
T         0        0  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top__verFiles.dat"
T      1678 18376704  1740556441   442782132  1740556441   442782132 "./build/obj_dir/Vreg_top_classes.mk"
S      1550 18356284  1740556371   972386828  1740556371   972386828 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/button_clk.v"
S       896 18356285  1740556437   823815123  1740556437   823815123 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/lfsr.v"
S       866 18356286  1735706415   612172299  1735706415   612172299 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/reg_top.v"
S      1615 18356287  1735706415   612172299  1735706415   612172299 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex6_reg/vsrc/seg_h.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
