INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/adder_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/and_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/cond_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/full_subr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/hamming32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hamming32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/lui_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lui_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/nor_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/not_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/or_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/processor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
WARNING: [VRFC 10-3380] identifier 'memWr' is used before its declaration [C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/processor_top.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/program_counter_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/sgn_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/sgt_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_ar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/shift_right_log.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_log
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/slt_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/subr_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subr_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/OneDrive/Desktop/temp_parth/CS39001-COA-Lab-2024-final_proj/CS39001-COA-Lab-2024-final_proj/final_project/ALU/xor_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_n
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/COA Final Shit/risc_parth/risc_parth.srcs/sim_1/new/processor_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top_tb
