// Seed: 677383773
module module_0 (
    output wand id_0,
    output wor  id_1
);
  wire  id_3;
  logic id_4;
  ;
  wire  id_5;
  logic id_6;
  logic id_7;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wor id_6,
    output wand id_7,
    output wire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    output supply1 id_12,
    output wire id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    input tri id_17
);
  assign id_7 = {1, id_12++ | -1};
  logic [1 : 1] id_19;
  ;
  assign id_1 = +(id_16);
  module_0 modCall_1 (
      id_2,
      id_13
  );
  wor id_20 = -1'b0;
endmodule
