{
  "questions": [
    {
      "question": "What does CMOS primarily stand for in the context of digital integrated circuits?",
      "options": [
        "Complementary Metal-Oxide-Semiconductor",
        "Centralized Memory Operating System",
        "Current-Mode Output Switch",
        "Capacitor-Modulated Optical System",
        "Common Mode Offset Suppression"
      ],
      "correct": 0
    },
    {
      "question": "Which architectural approach relies heavily on the compiler to statically identify and bundle multiple independent operations into a single, wide instruction word, allowing them to be executed in parallel by multiple functional units?",
      "options": [
        "Very Long Instruction Word (VLIW)",
        "Complex Instruction Set Computer (CISC)",
        "Reduced Instruction Set Computer (RISC)",
        "Single Instruction, Multiple Data (SIMD)",
        "Superscalar Architecture"
      ],
      "correct": 0
    },
    {
      "question": "In synchronous digital circuits, what phenomenon occurs when a flip-flop's input changes too close to its clock edge (violating setup or hold times), leading to an unpredictable output state that can persist for an arbitrary duration or eventually settle to a random stable state?",
      "options": [
        "Metastability",
        "Clock Gating",
        "Electromigration",
        "Negative Bias Temperature Instability (NBTI)",
        "Dynamic IR Drop"
      ],
      "correct": 0
    },
    {
      "question": "Which memory consistency model guarantees that all memory operations appear to execute in the program order of each processor, and all processors observe memory operations from all other processors in the same global total order, simplifying programming but potentially limiting performance?",
      "options": [
        "Sequential Consistency",
        "Release Consistency",
        "Weak Consistency",
        "Causal Consistency",
        "Processor Consistency"
      ],
      "correct": 0
    },
    {
      "question": "In the physical design flow of an integrated circuit, what is the primary goal of 'Floorplanning'?",
      "options": [
        "To determine the approximate size, shape, and placement of major functional blocks (e.g., CPU, memory, peripherals) on the silicon die, and to define the core and I/O regions.",
        "To convert the RTL description into a gate-level netlist using standard cells.",
        "To verify that all geometric patterns on the masks adhere to the foundry's manufacturing rules.",
        "To optimize and balance the delays of the clock signals to all sequential elements.",
        "To place individual standard cells within the predefined block boundaries and route their interconnects."
      ],
      "correct": 0
    }
  ]
}