#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 29 21:23:36 2017
# Process ID: 94107
# Current directory: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1
# Command line: vivado -log main_system.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main_system.tcl -notrace
# Log file: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system.vdi
# Journal file: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main_system.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'cw'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'cw/inst'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'cw/inst'
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.934 ; gain = 422.438 ; free physical = 191 ; free virtual = 10447
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'cw/inst'
Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pio[01]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[02]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[03]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[04]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[05]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[06]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[07]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[08]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.934 ; gain = 680.871 ; free physical = 191 ; free virtual = 10447
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.941 ; gain = 16.008 ; free physical = 166 ; free virtual = 10422
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b2c0a21d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b2c0a21d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ac2c505c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ac2c505c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ac2c505c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
Ending Logic Optimization Task | Checksum: 1ac2c505c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1773840b9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1793.941 ; gain = 0.000 ; free physical = 166 ; free virtual = 10422
25 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1801.945 ; gain = 0.000 ; free physical = 166 ; free virtual = 10423
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_opt.dcp' has been generated.
Command: report_drc -file main_system_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.945 ; gain = 0.000 ; free physical = 178 ; free virtual = 10434
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f98385b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1801.945 ; gain = 0.000 ; free physical = 178 ; free virtual = 10434
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.945 ; gain = 0.000 ; free physical = 178 ; free virtual = 10434

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff96c568

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1816.945 ; gain = 15.000 ; free physical = 177 ; free virtual = 10433

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 101a6510a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1824.578 ; gain = 22.633 ; free physical = 175 ; free virtual = 10432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 101a6510a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1824.578 ; gain = 22.633 ; free physical = 175 ; free virtual = 10432
Phase 1 Placer Initialization | Checksum: 101a6510a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1824.578 ; gain = 22.633 ; free physical = 175 ; free virtual = 10432

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 101a6510a

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1824.578 ; gain = 22.633 ; free physical = 175 ; free virtual = 10432
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: ff96c568

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1824.578 ; gain = 22.633 ; free physical = 178 ; free virtual = 10434
41 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1832.582 ; gain = 0.000 ; free physical = 178 ; free virtual = 10436
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1832.582 ; gain = 0.000 ; free physical = 173 ; free virtual = 10430
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1832.582 ; gain = 0.000 ; free physical = 177 ; free virtual = 10433
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1832.582 ; gain = 0.000 ; free physical = 175 ; free virtual = 10432
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a7ad4a8c ConstDB: 0 ShapeSum: 57e97adc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d2504483

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1929.254 ; gain = 96.672 ; free physical = 176 ; free virtual = 10335

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2504483

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1933.254 ; gain = 100.672 ; free physical = 176 ; free virtual = 10335

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d2504483

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.254 ; gain = 108.672 ; free physical = 169 ; free virtual = 10328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d2504483

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.254 ; gain = 108.672 ; free physical = 169 ; free virtual = 10328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bc07332c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 168 ; free virtual = 10327
Phase 2 Router Initialization | Checksum: 1bc07332c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 168 ; free virtual = 10327

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1bc07332c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326
Phase 4 Rip-up And Reroute | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326
Phase 5 Delay and Skew Optimization | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326
Phase 6.1 Hold Fix Iter | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326
Phase 6 Post Hold Fix | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10326

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1945.254 ; gain = 112.672 ; free physical = 166 ; free virtual = 10325

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1947.254 ; gain = 114.672 ; free physical = 165 ; free virtual = 10324

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1947.254 ; gain = 114.672 ; free physical = 165 ; free virtual = 10324

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1bc07332c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1947.254 ; gain = 114.672 ; free physical = 165 ; free virtual = 10324
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1947.254 ; gain = 114.672 ; free physical = 173 ; free virtual = 10332

Routing Is Done.
48 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1981.145 ; gain = 148.562 ; free physical = 173 ; free virtual = 10332
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1981.145 ; gain = 0.000 ; free physical = 173 ; free virtual = 10333
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_routed.dcp' has been generated.
Command: report_drc -file main_system_drc_routed.rpt -pb main_system_drc_routed.pb -rpx main_system_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file main_system_methodology_drc_routed.rpt -rpx main_system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file main_system_power_routed.rpt -pb main_system_power_summary_routed.pb -rpx main_system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
55 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 21:24:16 2017...
