// Seed: 3491649584
module module_0 (
    input  wire id_0
    , id_6,
    output tri0 id_1,
    output wire id_2
    , id_7,
    input  wor  id_3,
    input  wire id_4
);
  assign id_1 = id_3;
  wire id_8, id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    input wor id_10,
    output tri id_11,
    input uwire id_12
);
  assign id_9#(.id_10(1)) = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_7,
      id_1
  );
endmodule
