Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Dec 05 01:03:32 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_single_MIPS_FGPA_control_sets_placed.rpt
| Design       : soc_single_MIPS_FGPA
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             454 |          151 |
| No           | No                    | Yes                    |              37 |           17 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |              36 |           14 |
| Yes          | No                    | Yes                    |             133 |           45 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
|             Clock Signal             |                 Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_pb_BUFG                         |                                              | system/mips/dp/m_reg/we2_and_write_data_0 |                1 |              2 |
|  system/mips/cu/m_reg/E[0]           |                                              |                                           |                3 |              3 |
|  clk_pb_BUFG                         | system/mips/dp/m_reg/Q_reg[0]_1[0]           |                                           |                2 |              4 |
|  system/fac/fact/u0/control_register |                                              |                                           |                3 |              9 |
|  clk_gen/index_reg[2]                |                                              |                                           |                8 |             20 |
|  clk_pb_BUFG                         | system/fac/fact/u0/Q_reg[3][2]               | system/fac/fact/u0/Q_reg[31]_0            |               10 |             31 |
|  clk_pb_BUFG                         | system/fac/fact/u0/Q_reg[3][0]               |                                           |               12 |             32 |
|  clk_pb_BUFG                         | system/mips/dp/m_reg/data_output_reg[0][0]   | rst_IBUF                                  |               10 |             32 |
|  clk_pb_BUFG                         | system/dec/Q[0]                              |                                           |                8 |             32 |
|  n_0_213_BUFG                        |                                              |                                           |               18 |             32 |
|  clk_IBUF_BUFG                       |                                              | rst_IBUF                                  |               10 |             33 |
|  clk_pb_BUFG                         |                                              | rst_IBUF                                  |               16 |             35 |
|  clk_pb_BUFG                         | system/mips/dp/m_reg/data_output_reg[0]_0[0] | rst_IBUF                                  |               16 |             37 |
|  clk_pb_BUFG                         | system/mips/cu/e_reg/Q[3]                    | rst_IBUF                                  |               19 |             64 |
| ~clk_pb_BUFG                         | system/mips/cu/w_reg/we                      |                                           |               12 |             96 |
|  clk_pb_BUFG                         |                                              |                                           |              125 |            426 |
+--------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


