 ```verilog
always @* begin
    out = 0;
end
endmodule