TOP.testbench.cg with cycle_time_p          10

  ______          __  __                    __            __           __  _                  _          
 /_  __/__  _____/ /_/ /_  ___  ____  _____/ /_     ___  / /___ ______/ /_(_)____      ____  (_)___  ___ 
  / / / _ \/ ___/ __/ __ \/ _ \/ __ \/ ___/ __ \   / _ \/ / __ `/ ___/ __/ / ___/     / __ \/ / __ \/ _ \
 / / /  __(__  ) /_/ /_/ /  __/ / / / /__/ / / /  /  __/ / /_/ (__  ) /_/ / /__      / /_/ / / /_/ /  __/
/_/  \___/____/\__/_.___/\___/_/ /_/\___/_/ /_/   \___/_/\__,_/____/\__/_/\___/_____/ .___/_/ .___/\___/ 
                                                                             /_____/_/     /_/           
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  0->1 time =         10
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =        110
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            

Begin Test:
On Cycle           1 (RV: ca972bfb) -- valid_i: 0, yumi_n: 0
On Cycle           2 (RV: 9f2015e8) -- valid_i: 1, yumi_n: 0
On Cycle           3 (RV: 900fd9c2) -- valid_i: 1, yumi_n: 0
On Cycle           4 (RV: 6e6dcddd) -- valid_i: 0, yumi_n: 0
On Cycle           5 (RV: 436841c8) -- valid_i: 1, yumi_n: 0
On Cycle           6 (RV: 9368d864) -- valid_i: 1, yumi_n: 1
On Cycle           7 (RV: 0976a661) -- valid_i: 0, yumi_n: 0
[200000] %Error: testbench.sv:232: Assertion failed in TOP.testbench: [0;31mError![0m: On output iteration           0 -- data_o should be c4, got 02

%Error: testbench.sv:232: Verilog $stop
Aborting...
