digraph "CFG for '_Z20convolution_1D_tiledPfS_S_' function" {
	label="CFG for '_Z20convolution_1D_tiledPfS_S_' function";

	Node0x64ec120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = mul i32 %4, 3\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = add i32 %5, %6\l  %8 = add i32 %7, -1\l  %9 = icmp ult i32 %8, 5\l  br i1 %9, label %10, label %14\l|{<s0>T|<s1>F}}"];
	Node0x64ec120:s0 -> Node0x64ec300;
	Node0x64ec120:s1 -> Node0x64eda60;
	Node0x64ec300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%10:\l10:                                               \l  %11 = zext i32 %8 to i64\l  %12 = getelementptr inbounds float, float addrspace(1)* %0, i64 %11\l  %13 = load float, float addrspace(1)* %12, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %14\l}"];
	Node0x64ec300 -> Node0x64eda60;
	Node0x64eda60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = phi float [ %13, %10 ], [ 0.000000e+00, %3 ]\l  %16 = getelementptr inbounds [5 x float], [5 x float] addrspace(3)*\l... @_ZZ20convolution_1D_tiledPfS_S_E8N_shared, i32 0, i32 %6\l  store float %15, float addrspace(3)* %16, align 4\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %17 = icmp ult i32 %6, 3\l  br i1 %17, label %18, label %39\l|{<s0>T|<s1>F}}"];
	Node0x64eda60:s0 -> Node0x64ef0b0;
	Node0x64eda60:s1 -> Node0x64ef140;
	Node0x64ef0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = load float, float addrspace(1)* %1, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %20 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %21 = fmul contract float %19, %20\l  %22 = fadd contract float %21, 0.000000e+00\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 1\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %25 = add nuw nsw i32 %6, 1\l  %26 = getelementptr inbounds [5 x float], [5 x float] addrspace(3)*\l... @_ZZ20convolution_1D_tiledPfS_S_E8N_shared, i32 0, i32 %25\l  %27 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %28 = fmul contract float %24, %27\l  %29 = fadd contract float %22, %28\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 2\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %32 = add nuw nsw i32 %6, 2\l  %33 = getelementptr inbounds [5 x float], [5 x float] addrspace(3)*\l... @_ZZ20convolution_1D_tiledPfS_S_E8N_shared, i32 0, i32 %32\l  %34 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %35 = fmul contract float %31, %34\l  %36 = fadd contract float %29, %35\l  %37 = sext i32 %7 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  store float %36, float addrspace(1)* %38, align 4, !tbaa !5\l  br label %39\l}"];
	Node0x64ef0b0 -> Node0x64ef140;
	Node0x64ef140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  ret void\l}"];
}
