###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Oct 21 22:45:24 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.036	          	r    uart0/baud_cntr_reg[10]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[9]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[8]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[7]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[6]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[5]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[4]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[3]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[2]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK
            	     0.036	          	r    uart0/baud_cntr_reg[1]/CK
       0.174	    -0.138	    -0.000	r    uart0/baud_cntr_reg[0]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.316	    -0.109	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.316	    -0.109	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.316	    -0.109	    -0.000	r    adddec0/mem_sel_periph_int_reg[12]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.314	    -0.107	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.314	    -0.107	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.314	    -0.107	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.267	    -0.060	    -0.000	r    rom0/CLK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.256	    -0.049	    -0.000	r    system0/unlock_reg/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.256	    -0.049	    -0.000	r    system0/first_crc_flag_reg/CK
            	     0.207	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.256	    -0.049	    -0.000	r    system0/clr_wdt_reg/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.037	          	ri   spi1/s_counter_reg[5]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.037	          	ri   spi1/s_counter_reg[4]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.037	          	ri   spi1/s_counter_reg[3]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.037	          	ri   spi1/s_counter_reg[2]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.037	          	ri   spi1/s_counter_reg[1]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.037	          	ri   spi1/s_counter_reg[5]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.037	          	ri   spi1/s_counter_reg[4]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.037	          	ri   spi1/s_counter_reg[3]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.037	          	ri   spi1/s_counter_reg[2]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.037	          	ri   spi1/s_counter_reg[1]/CK
       0.033	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][30]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][29]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][27]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][22]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][20]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][15]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][11]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][7]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][4]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][1]/CK
            	     0.059	          	r    core/datapath_inst/rf/registers_reg[5][4]/CK
       0.160	    -0.101	    -0.000	r    core/datapath_inst/rf/registers_reg[11][0]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.041	          	ri   spi0/s_counter_reg[5]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[19]/CK
            	     0.041	          	ri   spi0/s_counter_reg[5]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.041	          	ri   spi0/s_counter_reg[4]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[19]/CK
            	     0.041	          	ri   spi0/s_counter_reg[4]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.041	          	ri   spi0/s_counter_reg[3]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[19]/CK
            	     0.041	          	ri   spi0/s_counter_reg[3]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.041	          	ri   spi0/s_counter_reg[2]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[19]/CK
            	     0.041	          	ri   spi0/s_counter_reg[2]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.041	          	ri   spi0/s_counter_reg[1]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[19]/CK
            	     0.041	          	ri   spi0/s_counter_reg[1]/CK
       0.036	     0.005	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK

