#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5556c908fa00 .scope module, "TopLevelSimulation" "TopLevelSimulation" 2 22;
 .timescale 0 0;
v0x5556c90d52b0_0 .net "ALUOp", 1 0, v0x5556c90c7720_0;  1 drivers
v0x5556c90d53c0_0 .net "ALUSrc", 0 0, v0x5556c90c7820_0;  1 drivers
v0x5556c90d54d0_0 .net "ALUresult", 31 0, v0x5556c90c64e0_0;  1 drivers
v0x5556c90d55c0_0 .net "Branch", 1 0, v0x5556c90c78e0_0;  1 drivers
v0x5556c90d56b0_0 .net "Clock", 0 0, v0x5556c90c7410_0;  1 drivers
v0x5556c90d57a0_0 .net "Controle_ALU", 3 0, v0x5556c90c6980_0;  1 drivers
v0x5556c90d58b0_0 .net "Controller_Write", 0 0, v0x5556c90c9ed0_0;  1 drivers
v0x5556c90d59a0_0 .net "Door_out", 0 0, v0x5556c90c8ef0_0;  1 drivers
v0x5556c90d5a90_0 .net "EX_ALUOp", 1 0, v0x5556c90d00b0_0;  1 drivers
v0x5556c90d5be0_0 .net "EX_ALUSrc", 0 0, v0x5556c90d0180_0;  1 drivers
v0x5556c90d5cd0_0 .net "EX_Branch", 1 0, v0x5556c90d0270_0;  1 drivers
v0x5556c90d5de0_0 .net "EX_Instruction", 31 0, v0x5556c90d0340_0;  1 drivers
v0x5556c90d5ea0_0 .net "EX_MemRead", 0 0, v0x5556c90d0430_0;  1 drivers
v0x5556c90d5f40_0 .net "EX_MemWrite", 0 0, v0x5556c90d0520_0;  1 drivers
v0x5556c90d6030_0 .net "EX_MemtoReg", 0 0, v0x5556c90d05c0_0;  1 drivers
v0x5556c90d6120_0 .net "EX_PC", 31 0, v0x5556c90d0660_0;  1 drivers
v0x5556c90d61e0_0 .net "EX_ReadData1", 31 0, v0x5556c90d0700_0;  1 drivers
v0x5556c90d63e0_0 .net "EX_ReadData2", 31 0, v0x5556c90d07d0_0;  1 drivers
v0x5556c90d64a0_0 .net "EX_RegDst", 0 0, v0x5556c90d0870_0;  1 drivers
v0x5556c90d6590_0 .net "EX_RegWrite", 0 0, v0x5556c90d0910_0;  1 drivers
v0x5556c90d6680_0 .net "EX_Saida_Ext_Sinal", 31 0, v0x5556c90d09e0_0;  1 drivers
v0x5556c90d6790_0 .net "ForwardA", 1 0, v0x5556c90c9420_0;  1 drivers
v0x5556c90d68a0_0 .net "ForwardB", 1 0, v0x5556c90c9500_0;  1 drivers
v0x5556c90d69b0_0 .net "ID_Instruction", 31 0, v0x5556c90d1970_0;  1 drivers
v0x5556c90d6a70_0 .net "ID_PC", 31 0, v0x5556c90d1aa0_0;  1 drivers
v0x5556c90d6b30_0 .net "IF_ID_Stall_Write", 0 0, v0x5556c90ca1f0_0;  1 drivers
v0x5556c90d6c20_0 .net "Index_WriteReg", 4 0, L_0x5556c90e9000;  1 drivers
v0x5556c90d6d30_0 .net "Instruction", 31 0, v0x5556c90ca9a0_0;  1 drivers
v0x5556c90d6e40_0 .net "MEM_ALUresult", 31 0, v0x5556c90ceb60_0;  1 drivers
v0x5556c90d6f00_0 .net "MEM_Branch", 1 0, v0x5556c90cec20_0;  1 drivers
v0x5556c90d7010_0 .net "MEM_Index_WriteReg", 4 0, v0x5556c90cf180_0;  1 drivers
v0x5556c90d70d0_0 .net "MEM_MemRead", 0 0, v0x5556c90ceda0_0;  1 drivers
v0x5556c90d71c0_0 .net "MEM_MemWrite", 0 0, v0x5556c90cee70_0;  1 drivers
v0x5556c90d72b0_0 .net "MEM_MemtoReg", 0 0, v0x5556c90cef40_0;  1 drivers
v0x5556c90d73a0_0 .net "MEM_RegWrite", 0 0, v0x5556c90cf0b0_0;  1 drivers
v0x5556c90d7440_0 .net "MEM_Zero", 0 0, v0x5556c90cf250_0;  1 drivers
v0x5556c90d7530_0 .net "MEM_readData2", 31 0, v0x5556c90cefe0_0;  1 drivers
v0x5556c90d7640_0 .net "MemRead", 0 0, v0x5556c90c7a60_0;  1 drivers
v0x5556c90d7730_0 .net "MemWrite", 0 0, v0x5556c90c7b70_0;  1 drivers
v0x5556c90d7820_0 .net "MemtoReg", 0 0, v0x5556c90c7c30_0;  1 drivers
v0x5556c90d7910_0 .net "PC_Freeze", 0 0, v0x5556c90ca300_0;  1 drivers
v0x5556c90d7a00_0 .net "PC_IN", 31 0, L_0x5556c90ea950;  1 drivers
v0x5556c90d7b10_0 .net "PC_Out", 31 0, v0x5556c90ce000_0;  1 drivers
v0x5556c90d7bd0_0 .net "PC_Out_Mais_4", 31 0, L_0x5556c90ea410;  1 drivers
v0x5556c90d7c90_0 .net "ReadData1", 31 0, L_0x5556c90d2270;  1 drivers
v0x5556c90d7da0_0 .net "ReadData2", 31 0, L_0x5556c90e9720;  1 drivers
v0x5556c90d7eb0_0 .net "RegDst", 0 0, v0x5556c90c7dd0_0;  1 drivers
v0x5556c90d7fa0_0 .net "RegWrite", 0 0, v0x5556c90c7e90_0;  1 drivers
v0x5556c90d8090_0 .net "Saida_Ext_Sinal", 31 0, L_0x5556c90e9f60;  1 drivers
v0x5556c90d8150_0 .net "Saida_Memory_ReadData", 31 0, v0x5556c90c87f0_0;  1 drivers
v0x5556c90d8260_0 .net "Saida_Mux_ForwardA", 31 0, v0x5556c90cce00_0;  1 drivers
v0x5556c90d8370_0 .net "Saida_Mux_ForwardB", 31 0, v0x5556c90cbc50_0;  1 drivers
v0x5556c90d8480_0 .net "Saida_Shift_Left2", 31 0, v0x5556c90d4520_0;  1 drivers
v0x5556c90d8590_0 .net "Saida_Somador", 31 0, L_0x5556c90ea640;  1 drivers
v0x5556c90d86a0_0 .net "WB_ALUresult", 31 0, v0x5556c90d28c0_0;  1 drivers
v0x5556c90d87b0_0 .net "WB_Index_WriteReg", 4 0, v0x5556c90d2960_0;  1 drivers
v0x5556c90d8870_0 .net "WB_MemtoReg", 0 0, v0x5556c90d2a00_0;  1 drivers
v0x5556c90d8960_0 .net "WB_RegWrite_Enable", 0 0, v0x5556c90d2ad0_0;  1 drivers
v0x5556c90d8a00_0 .net "WB_WriteData", 31 0, L_0x5556c90eacb0;  1 drivers
v0x5556c90d8ac0_0 .net "WB_readData", 31 0, v0x5556c90d2c30_0;  1 drivers
v0x5556c90d8b80_0 .net "Zero", 0 0, L_0x5556c90ea770;  1 drivers
v0x5556c90d8c70_0 .var "reset", 0 0;
L_0x5556c90d8d10 .part v0x5556c90d1970_0, 26, 6;
L_0x5556c90e90f0 .part v0x5556c90d0340_0, 16, 5;
L_0x5556c90e9270 .part v0x5556c90d0340_0, 11, 5;
L_0x5556c90e97e0 .part v0x5556c90d1970_0, 21, 5;
L_0x5556c90e98d0 .part v0x5556c90d1970_0, 16, 5;
L_0x5556c90ea170 .part v0x5556c90d1970_0, 0, 16;
L_0x5556c90ea2e0 .part v0x5556c90d0340_0, 0, 6;
S_0x5556c90861a0 .scope module, "ADD_PC" "Somador4" 2 127, 3 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "saida"
L_0x7f5d9bdb4258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5556c909f940_0 .net/2u *"_s0", 31 0, L_0x7f5d9bdb4258;  1 drivers
v0x5556c90a1bc0_0 .net "a", 31 0, v0x5556c90ce000_0;  alias, 1 drivers
v0x5556c90a1cc0_0 .net "saida", 31 0, L_0x5556c90ea410;  alias, 1 drivers
L_0x5556c90ea410 .arith/sum 32, v0x5556c90ce000_0, L_0x7f5d9bdb4258;
S_0x5556c90c61c0 .scope module, "ALU1" "ALU" 2 134, 4 9 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controle"
    .port_info 1 /INPUT 32 "ALUIN_A"
    .port_info 2 /INPUT 32 "ALUIN_B"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "saida"
v0x5556c90a3b90_0 .net "ALUIN_A", 31 0, v0x5556c90cce00_0;  alias, 1 drivers
v0x5556c90a3c90_0 .net "ALUIN_B", 31 0, v0x5556c90cbc50_0;  alias, 1 drivers
L_0x7f5d9bdb42a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c907b660_0 .net/2u *"_s0", 31 0, L_0x7f5d9bdb42a0;  1 drivers
v0x5556c907b760_0 .net "controle", 3 0, v0x5556c90c6980_0;  alias, 1 drivers
v0x5556c90c64e0_0 .var "saida", 31 0;
v0x5556c90c65c0_0 .net "zero", 0 0, L_0x5556c90ea770;  alias, 1 drivers
E_0x5556c8fea730 .event edge, v0x5556c907b760_0, v0x5556c90a3b90_0, v0x5556c90a3c90_0;
L_0x5556c90ea770 .cmp/eq 32, v0x5556c90c64e0_0, L_0x7f5d9bdb42a0;
S_0x5556c90c6720 .scope module, "ALUcontrol" "ControleALU" 2 103, 5 9 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "OpCode_ALU"
    .port_info 1 /INPUT 6 "Func_Code"
    .port_info 2 /OUTPUT 4 "Controle_ALU"
v0x5556c90c6980_0 .var "Controle_ALU", 3 0;
v0x5556c90c6a60_0 .net "Func_Code", 5 0, L_0x5556c90ea2e0;  1 drivers
v0x5556c90c6b20_0 .net "OpCode_ALU", 1 0, v0x5556c90d00b0_0;  alias, 1 drivers
E_0x5556c8feae80 .event edge, v0x5556c90c6a60_0, v0x5556c90c6b20_0;
S_0x5556c90c6c60 .scope module, "AddALU" "Somador" 2 129, 6 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "saida"
v0x5556c90c6e80_0 .net "a", 31 0, v0x5556c90d1aa0_0;  alias, 1 drivers
v0x5556c90c6f80_0 .net "b", 31 0, v0x5556c90d4520_0;  alias, 1 drivers
v0x5556c90c7060_0 .net "saida", 31 0, L_0x5556c90ea640;  alias, 1 drivers
L_0x5556c90ea640 .arith/sum 32, v0x5556c90d1aa0_0, v0x5556c90d4520_0;
S_0x5556c90c71d0 .scope module, "CLK" "Clock" 2 279, 7 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLOCK"
v0x5556c90c7410_0 .var "CLOCK", 0 0;
S_0x5556c90c7530 .scope module, "Control" "Controller" 2 67, 8 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "Opcode"
    .port_info 2 /INPUT 1 "Controller_Write"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 2 "Branch"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemtoReg"
    .port_info 7 /OUTPUT 2 "ALUOp"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x5556c90c7720_0 .var "ALUOp", 1 0;
v0x5556c90c7820_0 .var "ALUSrc", 0 0;
v0x5556c90c78e0_0 .var "Branch", 1 0;
v0x5556c90c79a0_0 .net "Controller_Write", 0 0, v0x5556c90c9ed0_0;  alias, 1 drivers
v0x5556c90c7a60_0 .var "MemRead", 0 0;
v0x5556c90c7b70_0 .var "MemWrite", 0 0;
v0x5556c90c7c30_0 .var "MemtoReg", 0 0;
v0x5556c90c7cf0_0 .net "Opcode", 5 0, L_0x5556c90d8d10;  1 drivers
v0x5556c90c7dd0_0 .var "RegDst", 0 0;
v0x5556c90c7e90_0 .var "RegWrite", 0 0;
v0x5556c90c7f50_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
E_0x5556c8feaff0/0 .event edge, v0x5556c90c7cf0_0;
E_0x5556c8feaff0/1 .event negedge, v0x5556c90c7410_0;
E_0x5556c8feaff0 .event/or E_0x5556c8feaff0/0, E_0x5556c8feaff0/1;
S_0x5556c90c8130 .scope module, "DataMemory" "Data_Memory" 2 160, 9 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /OUTPUT 32 "ReadData"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x5556c90c8390_0 .net "Address", 31 0, v0x5556c90ceb60_0;  alias, 1 drivers
v0x5556c90c8490_0 .net "Clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90c85a0 .array "MemData", 31 0, 31 0;
v0x5556c90c8640_0 .net "MemRead", 0 0, v0x5556c90ceda0_0;  alias, 1 drivers
v0x5556c90c86e0_0 .net "MemWrite", 0 0, v0x5556c90cee70_0;  alias, 1 drivers
v0x5556c90c87f0_0 .var "ReadData", 31 0;
v0x5556c90c88d0_0 .net "WriteData", 31 0, v0x5556c90cefe0_0;  alias, 1 drivers
E_0x5556c90aed40 .event negedge, v0x5556c90c7410_0;
S_0x5556c90c8ab0 .scope module, "DoorAND" "Door_BNE_BEQ" 2 147, 10 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "branch"
    .port_info 1 /INPUT 1 "flag"
    .port_info 2 /OUTPUT 1 "out"
v0x5556c90c8d30_0 .net "branch", 1 0, v0x5556c90cec20_0;  alias, 1 drivers
v0x5556c90c8e30_0 .net "flag", 0 0, v0x5556c90cf250_0;  alias, 1 drivers
v0x5556c90c8ef0_0 .var "out", 0 0;
E_0x5556c90ae630 .event edge, v0x5556c90c8d30_0, v0x5556c90c8e30_0;
S_0x5556c90c9010 .scope module, "Forward_Module" "Forwarding" 2 266, 11 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MEM_WriteRegister_In"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "WB_WriteRegister_In"
    .port_info 3 /INPUT 1 "MEM_RegWrite_In"
    .port_info 4 /INPUT 1 "WB_RegWrite_In"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 32 "EX_Instruction_In"
    .port_info 7 /OUTPUT 2 "ForwardA_Out"
    .port_info 8 /OUTPUT 2 "ForwardB_Out"
v0x5556c90c9320_0 .net "EX_Instruction_In", 31 0, v0x5556c90d0340_0;  alias, 1 drivers
v0x5556c90c9420_0 .var "ForwardA_Out", 1 0;
v0x5556c90c9500_0 .var "ForwardB_Out", 1 0;
v0x5556c90c95f0_0 .net "MEM_RegWrite_In", 0 0, v0x5556c90cf0b0_0;  alias, 1 drivers
v0x5556c90c96b0_0 .net "MEM_WriteRegister_In", 4 0, v0x5556c90cf180_0;  alias, 1 drivers
v0x5556c90c97e0_0 .net "WB_RegWrite_In", 0 0, v0x5556c90d2ad0_0;  alias, 1 drivers
v0x5556c90c98a0_0 .net "WB_WriteRegister_In", 4 0, v0x5556c90d2960_0;  alias, 1 drivers
v0x5556c90c9980_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90c9a20_0 .net "reset", 0 0, v0x5556c90d8c70_0;  1 drivers
E_0x5556c90c92c0/0 .event edge, v0x5556c90c9a20_0;
E_0x5556c90c92c0/1 .event posedge, v0x5556c90c7410_0;
E_0x5556c90c92c0 .event/or E_0x5556c90c92c0/0, E_0x5556c90c92c0/1;
S_0x5556c90c9c90 .scope module, "Hazard_Module" "Harzard" 2 256, 12 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_Instruction_In"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "EX_Instruction_In"
    .port_info 3 /INPUT 1 "EX_MemRead_In"
    .port_info 4 /OUTPUT 1 "PC_Freeze_Out"
    .port_info 5 /OUTPUT 1 "Controller_Write_Out"
    .port_info 6 /OUTPUT 1 "IF_ID_Stall_Write_Out"
v0x5556c90c9ed0_0 .var "Controller_Write_Out", 0 0;
v0x5556c90c9f90_0 .net "EX_Instruction_In", 31 0, v0x5556c90d0340_0;  alias, 1 drivers
v0x5556c90ca060_0 .net "EX_MemRead_In", 0 0, v0x5556c90d0430_0;  alias, 1 drivers
v0x5556c90ca130_0 .net "ID_Instruction_In", 31 0, v0x5556c90d1970_0;  alias, 1 drivers
v0x5556c90ca1f0_0 .var "IF_ID_Stall_Write_Out", 0 0;
v0x5556c90ca300_0 .var "PC_Freeze_Out", 0 0;
v0x5556c90ca3c0_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
E_0x5556c90c9e50 .event edge, v0x5556c90c9a20_0, v0x5556c90ca130_0;
S_0x5556c90ca560 .scope module, "IMemory" "Memoria_instrucoes" 2 65, 13 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucao"
v0x5556c90ca7d0 .array "I_Mem", 31 0, 31 0;
v0x5556c90ca8b0_0 .net "endereco", 31 0, v0x5556c90ce000_0;  alias, 1 drivers
v0x5556c90ca9a0_0 .var "instrucao", 31 0;
E_0x5556c90ca750 .event edge, v0x5556c90a1bc0_0;
S_0x5556c90caad0 .scope module, "MUX_MemtoReg" "MUX_32b" 2 170, 14 2 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x5556c90cacd0_0 .net *"_s0", 31 0, L_0x5556c90eaad0;  1 drivers
L_0x7f5d9bdb4378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cadb0_0 .net *"_s3", 30 0, L_0x7f5d9bdb4378;  1 drivers
L_0x7f5d9bdb43c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cae90_0 .net/2u *"_s4", 31 0, L_0x7f5d9bdb43c0;  1 drivers
v0x5556c90caf80_0 .net *"_s6", 0 0, L_0x5556c90eab70;  1 drivers
v0x5556c90cb040_0 .net "controle", 0 0, v0x5556c90d2a00_0;  alias, 1 drivers
v0x5556c90cb150_0 .net "entrada1", 31 0, v0x5556c90d28c0_0;  alias, 1 drivers
v0x5556c90cb230_0 .net "entrada2", 31 0, v0x5556c90d2c30_0;  alias, 1 drivers
v0x5556c90cb310_0 .net "saida", 31 0, L_0x5556c90eacb0;  alias, 1 drivers
L_0x5556c90eaad0 .concat [ 1 31 0 0], v0x5556c90d2a00_0, L_0x7f5d9bdb4378;
L_0x5556c90eab70 .cmp/eq 32, L_0x5556c90eaad0, L_0x7f5d9bdb43c0;
L_0x5556c90eacb0 .functor MUXZ 32, v0x5556c90d2c30_0, v0x5556c90d28c0_0, L_0x5556c90eab70, C4<>;
S_0x5556c90cb470 .scope module, "MuxALUSrcFWDB" "MUX_ALUSRC_FWDB" 2 109, 14 19 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_ALUSrc_In"
    .port_info 1 /INPUT 2 "Saida_ForwardB_In"
    .port_info 2 /INPUT 32 "EX_ReadData2_In"
    .port_info 3 /INPUT 32 "EX_Saida_Ext_Sinal_In"
    .port_info 4 /INPUT 32 "WB_WriteData_In"
    .port_info 5 /INPUT 32 "MEM_ALUresult_In"
    .port_info 6 /OUTPUT 32 "Saida_Mux_FWRB_ALUSrc_Out"
    .port_info 7 /NODIR 0 ""
v0x5556c90cb7f0_0 .net "EX_ALUSrc_In", 0 0, v0x5556c90d0180_0;  alias, 1 drivers
v0x5556c90cb8d0_0 .net "EX_ReadData2_In", 31 0, v0x5556c90d07d0_0;  alias, 1 drivers
v0x5556c90cb9b0_0 .net "EX_Saida_Ext_Sinal_In", 31 0, v0x5556c90d09e0_0;  alias, 1 drivers
v0x5556c90cba70_0 .net "MEM_ALUresult_In", 31 0, v0x5556c90ceb60_0;  alias, 1 drivers
v0x5556c90cbb60_0 .net "Saida_ForwardB_In", 1 0, v0x5556c90c9500_0;  alias, 1 drivers
v0x5556c90cbc50_0 .var "Saida_Mux_FWRB_ALUSrc_Out", 31 0;
v0x5556c90cbd20_0 .net "WB_WriteData_In", 31 0, L_0x5556c90eacb0;  alias, 1 drivers
E_0x5556c90cb750/0 .event edge, v0x5556c90c9500_0, v0x5556c90cb7f0_0, v0x5556c90cb8d0_0, v0x5556c90cb9b0_0;
E_0x5556c90cb750/1 .event edge, v0x5556c90c8390_0, v0x5556c90cb310_0;
E_0x5556c90cb750 .event/or E_0x5556c90cb750/0, E_0x5556c90cb750/1;
S_0x5556c90cbef0 .scope module, "MuxBranch" "MUX_32b" 2 153, 14 2 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x5556c90cc0f0_0 .net *"_s0", 31 0, L_0x5556c90ea810;  1 drivers
L_0x7f5d9bdb42e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cc1f0_0 .net *"_s3", 30 0, L_0x7f5d9bdb42e8;  1 drivers
L_0x7f5d9bdb4330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cc2d0_0 .net/2u *"_s4", 31 0, L_0x7f5d9bdb4330;  1 drivers
v0x5556c90cc3c0_0 .net *"_s6", 0 0, L_0x5556c90ea8b0;  1 drivers
v0x5556c90cc480_0 .net "controle", 0 0, v0x5556c90c8ef0_0;  alias, 1 drivers
v0x5556c90cc570_0 .net "entrada1", 31 0, L_0x5556c90ea410;  alias, 1 drivers
v0x5556c90cc640_0 .net "entrada2", 31 0, L_0x5556c90ea640;  alias, 1 drivers
v0x5556c90cc710_0 .net "saida", 31 0, L_0x5556c90ea950;  alias, 1 drivers
L_0x5556c90ea810 .concat [ 1 31 0 0], v0x5556c90c8ef0_0, L_0x7f5d9bdb42e8;
L_0x5556c90ea8b0 .cmp/eq 32, L_0x5556c90ea810, L_0x7f5d9bdb4330;
L_0x5556c90ea950 .functor MUXZ 32, L_0x5556c90ea640, L_0x5556c90ea410, L_0x5556c90ea8b0, C4<>;
S_0x5556c90cc880 .scope module, "MuxFwdA" "MUX_FWDA" 2 119, 14 41 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ReadData1_In"
    .port_info 1 /INPUT 32 "WB_WriteData_In"
    .port_info 2 /INPUT 32 "MEM_ALUresult_In"
    .port_info 3 /INPUT 2 "Saida_ForwardA_In"
    .port_info 4 /OUTPUT 32 "Saida_Mux_FWRBA_Out"
v0x5556c90ccb20_0 .net "EX_ReadData1_In", 31 0, v0x5556c90d0700_0;  alias, 1 drivers
v0x5556c90ccc20_0 .net "MEM_ALUresult_In", 31 0, v0x5556c90ceb60_0;  alias, 1 drivers
v0x5556c90ccd30_0 .net "Saida_ForwardA_In", 1 0, v0x5556c90c9420_0;  alias, 1 drivers
v0x5556c90cce00_0 .var "Saida_Mux_FWRBA_Out", 31 0;
v0x5556c90cced0_0 .net "WB_WriteData_In", 31 0, L_0x5556c90eacb0;  alias, 1 drivers
E_0x5556c90cb640 .event edge, v0x5556c90c9420_0, v0x5556c90ccb20_0, v0x5556c90c8390_0, v0x5556c90cb310_0;
S_0x5556c90cd0b0 .scope module, "MuxRegDst" "MUX_5b" 2 81, 14 11 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 5 "entrada1"
    .port_info 2 /INPUT 5 "entrada2"
    .port_info 3 /OUTPUT 5 "saida"
v0x5556c90cd2f0_0 .net *"_s0", 31 0, L_0x5556c90d8e40;  1 drivers
L_0x7f5d9bdb4018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cd3f0_0 .net *"_s3", 30 0, L_0x7f5d9bdb4018;  1 drivers
L_0x7f5d9bdb4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90cd4d0_0 .net/2u *"_s4", 31 0, L_0x7f5d9bdb4060;  1 drivers
v0x5556c90cd590_0 .net *"_s6", 0 0, L_0x5556c90e8f10;  1 drivers
v0x5556c90cd650_0 .net "controle", 0 0, v0x5556c90d0870_0;  alias, 1 drivers
v0x5556c90cd760_0 .net "entrada1", 4 0, L_0x5556c90e90f0;  1 drivers
v0x5556c90cd840_0 .net "entrada2", 4 0, L_0x5556c90e9270;  1 drivers
v0x5556c90cd920_0 .net "saida", 4 0, L_0x5556c90e9000;  alias, 1 drivers
L_0x5556c90d8e40 .concat [ 1 31 0 0], v0x5556c90d0870_0, L_0x7f5d9bdb4018;
L_0x5556c90e8f10 .cmp/eq 32, L_0x5556c90d8e40, L_0x7f5d9bdb4060;
L_0x5556c90e9000 .functor MUXZ 5, L_0x5556c90e9270, L_0x5556c90e90f0, L_0x5556c90e8f10, C4<>;
S_0x5556c90cda80 .scope module, "PC" "Pipeline_PC" 2 57, 15 10 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "PC_Freeze"
v0x5556c90cdcd0_0 .net "PC_Freeze", 0 0, v0x5556c90ca300_0;  alias, 1 drivers
v0x5556c90cddc0_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90cde60_0 .net "entrada", 31 0, L_0x5556c90ea950;  alias, 1 drivers
v0x5556c90cdf60_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
v0x5556c90ce000_0 .var "saida", 31 0;
S_0x5556c90ce1c0 .scope module, "REG_EXE_MEM" "EXE_MEM" 2 218, 16 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "EX_MemWrite_In"
    .port_info 3 /INPUT 1 "EX_MemRead_In"
    .port_info 4 /INPUT 1 "EX_MemtoReg_In"
    .port_info 5 /INPUT 1 "EX_RegWrite_In"
    .port_info 6 /INPUT 1 "zero"
    .port_info 7 /INPUT 2 "EX_Branch_In"
    .port_info 8 /INPUT 32 "ALUresult_In"
    .port_info 9 /INPUT 32 "EX_ReadData2_In"
    .port_info 10 /INPUT 5 "WriteRegister_In"
    .port_info 11 /OUTPUT 1 "MEM_MemWrite_Out"
    .port_info 12 /OUTPUT 1 "MEM_MemRead_Out"
    .port_info 13 /OUTPUT 1 "MEM_MemtoReg_Out"
    .port_info 14 /OUTPUT 1 "MEM_RegWrite_Out"
    .port_info 15 /OUTPUT 1 "MEM_Zero_Out"
    .port_info 16 /OUTPUT 2 "MEM_Branch_Out"
    .port_info 17 /OUTPUT 32 "MEM_ALUresult_Out"
    .port_info 18 /OUTPUT 32 "MEM_ReadData2_Out"
    .port_info 19 /OUTPUT 5 "MEM_WriteRegister_Out"
v0x5556c90ce630_0 .net "ALUresult_In", 31 0, v0x5556c90c64e0_0;  alias, 1 drivers
v0x5556c90ce710_0 .net "EX_Branch_In", 1 0, v0x5556c90d0270_0;  alias, 1 drivers
v0x5556c90ce7d0_0 .net "EX_MemRead_In", 0 0, v0x5556c90d0430_0;  alias, 1 drivers
v0x5556c90ce870_0 .net "EX_MemWrite_In", 0 0, v0x5556c90d0520_0;  alias, 1 drivers
v0x5556c90ce910_0 .net "EX_MemtoReg_In", 0 0, v0x5556c90d05c0_0;  alias, 1 drivers
v0x5556c90cea00_0 .net "EX_ReadData2_In", 31 0, v0x5556c90d07d0_0;  alias, 1 drivers
v0x5556c90ceac0_0 .net "EX_RegWrite_In", 0 0, v0x5556c90d0910_0;  alias, 1 drivers
v0x5556c90ceb60_0 .var "MEM_ALUresult_Out", 31 0;
v0x5556c90cec20_0 .var "MEM_Branch_Out", 1 0;
v0x5556c90ceda0_0 .var "MEM_MemRead_Out", 0 0;
v0x5556c90cee70_0 .var "MEM_MemWrite_Out", 0 0;
v0x5556c90cef40_0 .var "MEM_MemtoReg_Out", 0 0;
v0x5556c90cefe0_0 .var "MEM_ReadData2_Out", 31 0;
v0x5556c90cf0b0_0 .var "MEM_RegWrite_Out", 0 0;
v0x5556c90cf180_0 .var "MEM_WriteRegister_Out", 4 0;
v0x5556c90cf250_0 .var "MEM_Zero_Out", 0 0;
v0x5556c90cf320_0 .net "WriteRegister_In", 4 0, L_0x5556c90e9000;  alias, 1 drivers
v0x5556c90cf500_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90cf5a0_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
v0x5556c90cf640_0 .net "zero", 0 0, L_0x5556c90ea770;  alias, 1 drivers
S_0x5556c90cf9a0 .scope module, "REG_ID_EXE" "ID_EXE" 2 187, 17 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ALUSrc_In"
    .port_info 3 /OUTPUT 32 "EX_ReadData1_Out"
    .port_info 4 /OUTPUT 32 "EX_ReadData2_Out"
    .port_info 5 /OUTPUT 32 "EX_Saida_Ext_Sinal_Out"
    .port_info 6 /OUTPUT 32 "EX_Instruction_Out"
    .port_info 7 /OUTPUT 32 "EX_PC_Out"
    .port_info 8 /INPUT 1 "RegDst_In"
    .port_info 9 /INPUT 1 "MemWrite_In"
    .port_info 10 /INPUT 1 "MemRead_In"
    .port_info 11 /INPUT 1 "MemtoReg_In"
    .port_info 12 /INPUT 1 "RegWrite_In"
    .port_info 13 /INPUT 2 "Branch_In"
    .port_info 14 /INPUT 2 "ALUOp_In"
    .port_info 15 /INPUT 32 "ReadData1_In"
    .port_info 16 /OUTPUT 2 "EX_ALUOp_Out"
    .port_info 17 /INPUT 32 "ReadData2_In"
    .port_info 18 /INPUT 32 "Saida_Ext_Sinal_In"
    .port_info 19 /INPUT 32 "ID_Instruction_In"
    .port_info 20 /INPUT 32 "ID_PC_In"
    .port_info 21 /OUTPUT 1 "EX_ALUSrc_Out"
    .port_info 22 /OUTPUT 1 "EX_RegDst_Out"
    .port_info 23 /OUTPUT 1 "EX_MemWrite_Out"
    .port_info 24 /OUTPUT 1 "EX_MemRead_Out"
    .port_info 25 /OUTPUT 1 "EX_MemtoReg_Out"
    .port_info 26 /OUTPUT 1 "EX_RegWrite_Out"
    .port_info 27 /OUTPUT 2 "EX_Branch_Out"
v0x5556c90cfdd0_0 .net "ALUOp_In", 1 0, v0x5556c90c7720_0;  alias, 1 drivers
v0x5556c90cfee0_0 .net "ALUSrc_In", 0 0, v0x5556c90c7820_0;  alias, 1 drivers
v0x5556c90cffb0_0 .net "Branch_In", 1 0, v0x5556c90c78e0_0;  alias, 1 drivers
v0x5556c90d00b0_0 .var "EX_ALUOp_Out", 1 0;
v0x5556c90d0180_0 .var "EX_ALUSrc_Out", 0 0;
v0x5556c90d0270_0 .var "EX_Branch_Out", 1 0;
v0x5556c90d0340_0 .var "EX_Instruction_Out", 31 0;
v0x5556c90d0430_0 .var "EX_MemRead_Out", 0 0;
v0x5556c90d0520_0 .var "EX_MemWrite_Out", 0 0;
v0x5556c90d05c0_0 .var "EX_MemtoReg_Out", 0 0;
v0x5556c90d0660_0 .var "EX_PC_Out", 31 0;
v0x5556c90d0700_0 .var "EX_ReadData1_Out", 31 0;
v0x5556c90d07d0_0 .var "EX_ReadData2_Out", 31 0;
v0x5556c90d0870_0 .var "EX_RegDst_Out", 0 0;
v0x5556c90d0910_0 .var "EX_RegWrite_Out", 0 0;
v0x5556c90d09e0_0 .var "EX_Saida_Ext_Sinal_Out", 31 0;
v0x5556c90d0ab0_0 .net "ID_Instruction_In", 31 0, v0x5556c90d1970_0;  alias, 1 drivers
v0x5556c90d0c90_0 .net "ID_PC_In", 31 0, v0x5556c90d1aa0_0;  alias, 1 drivers
v0x5556c90d0d60_0 .net "MemRead_In", 0 0, v0x5556c90c7a60_0;  alias, 1 drivers
v0x5556c90d0e30_0 .net "MemWrite_In", 0 0, v0x5556c90c7b70_0;  alias, 1 drivers
v0x5556c90d0f00_0 .net "MemtoReg_In", 0 0, v0x5556c90c7c30_0;  alias, 1 drivers
v0x5556c90d0fd0_0 .net "ReadData1_In", 31 0, L_0x5556c90d2270;  alias, 1 drivers
v0x5556c90d1070_0 .net "ReadData2_In", 31 0, L_0x5556c90e9720;  alias, 1 drivers
v0x5556c90d1110_0 .net "RegDst_In", 0 0, v0x5556c90c7dd0_0;  alias, 1 drivers
v0x5556c90d11e0_0 .net "RegWrite_In", 0 0, v0x5556c90c7e90_0;  alias, 1 drivers
v0x5556c90d12b0_0 .net "Saida_Ext_Sinal_In", 31 0, L_0x5556c90e9f60;  alias, 1 drivers
v0x5556c90d1350_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90d13f0_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
S_0x5556c90d17b0 .scope module, "REG_IF_ID" "IF_ID" 2 177, 18 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "IF_IDWrite_In"
    .port_info 3 /INPUT 32 "Instruction_In"
    .port_info 4 /INPUT 32 "SaidaSOMA4_In"
    .port_info 5 /OUTPUT 32 "ID_Instruction_Out"
    .port_info 6 /OUTPUT 32 "ID_PC_Out"
v0x5556c90d1970_0 .var "ID_Instruction_Out", 31 0;
v0x5556c90d1aa0_0 .var "ID_PC_Out", 31 0;
v0x5556c90d1bb0_0 .net "IF_IDWrite_In", 0 0, v0x5556c90ca1f0_0;  alias, 1 drivers
v0x5556c90d1c50_0 .net "Instruction_In", 31 0, v0x5556c90ca9a0_0;  alias, 1 drivers
v0x5556c90d1d20_0 .net "SaidaSOMA4_In", 31 0, L_0x5556c90ea410;  alias, 1 drivers
v0x5556c90d1e60_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90d1f00_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
S_0x5556c90d20a0 .scope module, "REG_MEM_WB" "MEM_WB" 2 241, 19 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MEM_RegWrite_In"
    .port_info 3 /INPUT 1 "MEM_MemtoReg_In"
    .port_info 4 /INPUT 32 "ReadData_In"
    .port_info 5 /INPUT 32 "MEM_ALUresult_In"
    .port_info 6 /INPUT 5 "MEM_Index_WriteReg_In"
    .port_info 7 /OUTPUT 1 "WB_RegWrite_Out"
    .port_info 8 /OUTPUT 1 "WB_MemtoReg_Out"
    .port_info 9 /OUTPUT 32 "WB_readData_Out"
    .port_info 10 /OUTPUT 32 "WB_ALUresult_Out"
    .port_info 11 /OUTPUT 5 "WB_Index_WriteReg_Out"
v0x5556c90d2410_0 .net "MEM_ALUresult_In", 31 0, v0x5556c90ceb60_0;  alias, 1 drivers
v0x5556c90d2580_0 .net "MEM_Index_WriteReg_In", 4 0, v0x5556c90cf180_0;  alias, 1 drivers
v0x5556c90d2640_0 .net "MEM_MemtoReg_In", 0 0, v0x5556c90cef40_0;  alias, 1 drivers
v0x5556c90d26e0_0 .net "MEM_RegWrite_In", 0 0, v0x5556c90cf0b0_0;  alias, 1 drivers
v0x5556c90d27d0_0 .net "ReadData_In", 31 0, v0x5556c90c87f0_0;  alias, 1 drivers
v0x5556c90d28c0_0 .var "WB_ALUresult_Out", 31 0;
v0x5556c90d2960_0 .var "WB_Index_WriteReg_Out", 4 0;
v0x5556c90d2a00_0 .var "WB_MemtoReg_Out", 0 0;
v0x5556c90d2ad0_0 .var "WB_RegWrite_Out", 0 0;
v0x5556c90d2c30_0 .var "WB_readData_Out", 31 0;
v0x5556c90d2d00_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
v0x5556c90d2eb0_0 .net "reset", 0 0, v0x5556c90d8c70_0;  alias, 1 drivers
S_0x5556c90d30c0 .scope module, "Regs" "Registradores" 2 87, 20 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadReg1"
    .port_info 3 /INPUT 5 "ReadReg2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
L_0x5556c90d2270 .functor BUFZ 32, L_0x5556c90e9310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c90e9720 .functor BUFZ 32, L_0x5556c90e9540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5556c90d33a0_0 .net "ReadData1", 31 0, L_0x5556c90d2270;  alias, 1 drivers
v0x5556c90d34b0_0 .net "ReadData2", 31 0, L_0x5556c90e9720;  alias, 1 drivers
v0x5556c90d3580_0 .net "ReadReg1", 4 0, L_0x5556c90e97e0;  1 drivers
v0x5556c90d3650_0 .net "ReadReg2", 4 0, L_0x5556c90e98d0;  1 drivers
v0x5556c90d3730_0 .net "RegWrite", 0 0, v0x5556c90d2ad0_0;  alias, 1 drivers
v0x5556c90d3870 .array "Regs", 31 0, 31 0;
v0x5556c90d3930_0 .net "WriteData", 31 0, L_0x5556c90eacb0;  alias, 1 drivers
v0x5556c90d39f0_0 .net "WriteReg", 4 0, v0x5556c90d2960_0;  alias, 1 drivers
v0x5556c90d3b00_0 .net *"_s0", 31 0, L_0x5556c90e9310;  1 drivers
v0x5556c90d3be0_0 .net *"_s10", 6 0, L_0x5556c90e95e0;  1 drivers
L_0x7f5d9bdb40f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c90d3cc0_0 .net *"_s13", 1 0, L_0x7f5d9bdb40f0;  1 drivers
v0x5556c90d3da0_0 .net *"_s2", 6 0, L_0x5556c90e93b0;  1 drivers
L_0x7f5d9bdb40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c90d3e80_0 .net *"_s5", 1 0, L_0x7f5d9bdb40a8;  1 drivers
v0x5556c90d3f60_0 .net *"_s8", 31 0, L_0x5556c90e9540;  1 drivers
v0x5556c90d4040_0 .net "clk", 0 0, v0x5556c90c7410_0;  alias, 1 drivers
E_0x5556c90d1930/0 .event edge, v0x5556c90c97e0_0;
E_0x5556c90d1930/1 .event posedge, v0x5556c90c7410_0;
E_0x5556c90d1930 .event/or E_0x5556c90d1930/0, E_0x5556c90d1930/1;
L_0x5556c90e9310 .array/port v0x5556c90d3870, L_0x5556c90e93b0;
L_0x5556c90e93b0 .concat [ 5 2 0 0], L_0x5556c90e97e0, L_0x7f5d9bdb40a8;
L_0x5556c90e9540 .array/port v0x5556c90d3870, L_0x5556c90e95e0;
L_0x5556c90e95e0 .concat [ 5 2 0 0], L_0x5556c90e98d0, L_0x7f5d9bdb40f0;
S_0x5556c90d41e0 .scope module, "Shift2" "LeftShift2" 2 142, 21 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x5556c90d4440_0 .net "entrada", 31 0, L_0x5556c90e9f60;  alias, 1 drivers
v0x5556c90d4520_0 .var "saida", 31 0;
E_0x5556c90d43c0 .event edge, v0x5556c90d12b0_0;
S_0x5556c90d4600 .scope module, "SignExt" "Ext_Sinal" 2 98, 22 1 0, S_0x5556c908fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x5556c90d4810_0 .net *"_s1", 0 0, L_0x5556c90e99c0;  1 drivers
L_0x7f5d9bdb41c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90d4910_0 .net/2u *"_s10", 15 0, L_0x7f5d9bdb41c8;  1 drivers
v0x5556c90d49f0_0 .net *"_s12", 31 0, L_0x5556c90e9d30;  1 drivers
L_0x7f5d9bdb4210 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5556c90d4ab0_0 .net/2u *"_s14", 15 0, L_0x7f5d9bdb4210;  1 drivers
v0x5556c90d4b90_0 .net *"_s16", 31 0, L_0x5556c90e9e70;  1 drivers
v0x5556c90d4cc0_0 .net *"_s2", 31 0, L_0x5556c90e9a60;  1 drivers
L_0x7f5d9bdb4138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90d4da0_0 .net *"_s5", 30 0, L_0x7f5d9bdb4138;  1 drivers
L_0x7f5d9bdb4180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c90d4e80_0 .net/2u *"_s6", 31 0, L_0x7f5d9bdb4180;  1 drivers
v0x5556c90d4f60_0 .net *"_s8", 0 0, L_0x5556c90e9bf0;  1 drivers
v0x5556c90d50b0_0 .net "entrada", 15 0, L_0x5556c90ea170;  1 drivers
v0x5556c90d5190_0 .net "saida", 31 0, L_0x5556c90e9f60;  alias, 1 drivers
L_0x5556c90e99c0 .part L_0x5556c90ea170, 15, 1;
L_0x5556c90e9a60 .concat [ 1 31 0 0], L_0x5556c90e99c0, L_0x7f5d9bdb4138;
L_0x5556c90e9bf0 .cmp/eq 32, L_0x5556c90e9a60, L_0x7f5d9bdb4180;
L_0x5556c90e9d30 .concat [ 16 16 0 0], L_0x5556c90ea170, L_0x7f5d9bdb41c8;
L_0x5556c90e9e70 .concat [ 16 16 0 0], L_0x5556c90ea170, L_0x7f5d9bdb4210;
L_0x5556c90e9f60 .functor MUXZ 32, L_0x5556c90e9e70, L_0x5556c90e9d30, L_0x5556c90e9bf0, C4<>;
    .scope S_0x5556c90cda80;
T_0 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90cdf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90ce000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5556c90cdcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x5556c90cde60_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x5556c90ce000_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x5556c90ce000_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5556c90ca560;
T_1 ;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 43231266, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 22376485, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 38645797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 25913378, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 38647844, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 22378532, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 38617127, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 22380583, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 30230570, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 28215338, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 2387214340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 2385182728, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 2924216324, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 2922184712, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 38617126, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 22380582, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %pushi/vec4 305528816, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90ca7d0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5556c90ca560;
T_2 ;
    %wait E_0x5556c90ca750;
    %load/vec4 v0x5556c90ca8b0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5556c90ca7d0, 4;
    %assign/vec4 v0x5556c90ca9a0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5556c90c7530;
T_3 ;
    %wait E_0x5556c8feaff0;
    %load/vec4 v0x5556c90c79a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c90c7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90c7b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c90c78e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5556c90c7cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c78e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7c30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5556c90c7720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7e90_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7dd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5556c90c78e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7a60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c90c7720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7e90_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7dd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c90c78e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7a60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7c30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c90c7720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7e90_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c78e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c7720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7e90_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c78e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7a60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5556c90c7c30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c7720_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7e90_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5556c90d30c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90d3870, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5556c90d30c0;
T_5 ;
    %wait E_0x5556c90d1930;
    %load/vec4 v0x5556c90d3730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5556c90d3930_0;
    %load/vec4 v0x5556c90d39f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5556c90d3870, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5556c90c6720;
T_6 ;
    %wait E_0x5556c8feae80;
    %load/vec4 v0x5556c90c6b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5556c90c6a60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c90c6980_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5556c90cb470;
T_7 ;
    %wait E_0x5556c90cb750;
    %load/vec4 v0x5556c90cbb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5556c90cb7f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5556c90cb8d0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x5556c90cb9b0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x5556c90cbc50_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5556c90cba70_0;
    %store/vec4 v0x5556c90cbc50_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5556c90cbd20_0;
    %store/vec4 v0x5556c90cbc50_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5556c90cc880;
T_8 ;
    %wait E_0x5556c90cb640;
    %load/vec4 v0x5556c90ccd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5556c90ccb20_0;
    %store/vec4 v0x5556c90cce00_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5556c90ccc20_0;
    %store/vec4 v0x5556c90cce00_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5556c90cced0_0;
    %store/vec4 v0x5556c90cce00_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5556c90c61c0;
T_9 ;
    %wait E_0x5556c8fea730;
    %load/vec4 v0x5556c907b760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %add;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %sub;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %and;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %or;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %or;
    %inv;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %xor;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x5556c90a3b90_0;
    %load/vec4 v0x5556c90a3c90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v0x5556c90c64e0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5556c90d41e0;
T_10 ;
    %wait E_0x5556c90d43c0;
    %load/vec4 v0x5556c90d4440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556c90d4520_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5556c90c8ab0;
T_11 ;
    %wait E_0x5556c90ae630;
    %load/vec4 v0x5556c90c8d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c8ef0_0, 0, 1;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c8ef0_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5556c90c8e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.6, 8;
T_11.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.6, 8;
 ; End of false expr.
    %blend;
T_11.6;
    %pad/s 1;
    %store/vec4 v0x5556c90c8ef0_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5556c90c8e30_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %pad/s 1;
    %store/vec4 v0x5556c90c8ef0_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5556c90c8130;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 666, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 555, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c90c85a0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x5556c90c8130;
T_13 ;
    %wait E_0x5556c90aed40;
    %load/vec4 v0x5556c90c86e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5556c90c88d0_0;
    %ix/getv 3, v0x5556c90c8390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556c90c85a0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5556c90c8640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %ix/getv 4, v0x5556c90c8390_0;
    %load/vec4a v0x5556c90c85a0, 4;
    %assign/vec4 v0x5556c90c87f0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5556c90d17b0;
T_14 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90d1f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d1aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d1970_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5556c90d1bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x5556c90d1d20_0;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x5556c90d1aa0_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x5556c90d1aa0_0, 0;
    %load/vec4 v0x5556c90d1bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.4, 8;
    %load/vec4 v0x5556c90d1c50_0;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x5556c90d1970_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5556c90cf9a0;
T_15 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90d13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d0660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d0700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d07d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d09e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d0340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d0180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c90d00b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d0520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d0430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d05c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d0910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c90d0270_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5556c90d0c90_0;
    %assign/vec4 v0x5556c90d0660_0, 0;
    %load/vec4 v0x5556c90d0fd0_0;
    %assign/vec4 v0x5556c90d0700_0, 0;
    %load/vec4 v0x5556c90d1070_0;
    %assign/vec4 v0x5556c90d07d0_0, 0;
    %load/vec4 v0x5556c90d12b0_0;
    %assign/vec4 v0x5556c90d09e0_0, 0;
    %load/vec4 v0x5556c90d0ab0_0;
    %assign/vec4 v0x5556c90d0340_0, 0;
    %load/vec4 v0x5556c90d0f00_0;
    %assign/vec4 v0x5556c90d05c0_0, 0;
    %load/vec4 v0x5556c90d11e0_0;
    %assign/vec4 v0x5556c90d0910_0, 0;
    %load/vec4 v0x5556c90cffb0_0;
    %assign/vec4 v0x5556c90d0270_0, 0;
    %load/vec4 v0x5556c90cfee0_0;
    %assign/vec4 v0x5556c90d0180_0, 0;
    %load/vec4 v0x5556c90cfdd0_0;
    %assign/vec4 v0x5556c90d00b0_0, 0;
    %load/vec4 v0x5556c90d1110_0;
    %assign/vec4 v0x5556c90d0870_0, 0;
    %load/vec4 v0x5556c90d0e30_0;
    %assign/vec4 v0x5556c90d0520_0, 0;
    %load/vec4 v0x5556c90d0d60_0;
    %assign/vec4 v0x5556c90d0430_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5556c90ce1c0;
T_16 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90cf5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c90cec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90ceb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90cefe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c90cf180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90cee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90ceda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90cef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90cf0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90cf250_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5556c90ce710_0;
    %assign/vec4 v0x5556c90cec20_0, 0;
    %load/vec4 v0x5556c90cf320_0;
    %assign/vec4 v0x5556c90cf180_0, 0;
    %load/vec4 v0x5556c90ceac0_0;
    %assign/vec4 v0x5556c90cf0b0_0, 0;
    %load/vec4 v0x5556c90cf640_0;
    %assign/vec4 v0x5556c90cf250_0, 0;
    %load/vec4 v0x5556c90ce630_0;
    %assign/vec4 v0x5556c90ceb60_0, 0;
    %load/vec4 v0x5556c90ce910_0;
    %assign/vec4 v0x5556c90cef40_0, 0;
    %load/vec4 v0x5556c90ce7d0_0;
    %assign/vec4 v0x5556c90ceda0_0, 0;
    %load/vec4 v0x5556c90ce870_0;
    %assign/vec4 v0x5556c90cee70_0, 0;
    %load/vec4 v0x5556c90cea00_0;
    %assign/vec4 v0x5556c90cefe0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5556c90d20a0;
T_17 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90d2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d2c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c90d28c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c90d2960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d2ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c90d2a00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5556c90d27d0_0;
    %assign/vec4 v0x5556c90d2c30_0, 0;
    %load/vec4 v0x5556c90d2410_0;
    %assign/vec4 v0x5556c90d28c0_0, 0;
    %load/vec4 v0x5556c90d2580_0;
    %assign/vec4 v0x5556c90d2960_0, 0;
    %load/vec4 v0x5556c90d26e0_0;
    %assign/vec4 v0x5556c90d2ad0_0, 0;
    %load/vec4 v0x5556c90d2640_0;
    %assign/vec4 v0x5556c90d2a00_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5556c90c9c90;
T_18 ;
    %wait E_0x5556c90c9e50;
    %load/vec4 v0x5556c90ca3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c9ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90ca1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90ca300_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5556c90ca060_0;
    %load/vec4 v0x5556c90c9f90_0;
    %parti/s 5, 16, 6;
    %load/vec4 v0x5556c90ca130_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c90c9f90_0;
    %parti/s 5, 16, 6;
    %load/vec4 v0x5556c90ca130_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c9ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90ca1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90ca300_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c9ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90ca1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90ca300_0, 0, 1;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5556c90c9010;
T_19 ;
    %wait E_0x5556c90c92c0;
    %load/vec4 v0x5556c90c9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c9420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c9500_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5556c90c95f0_0;
    %load/vec4 v0x5556c90c96b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5556c90c96b0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5556c90c9420_0, 0, 2;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5556c90c95f0_0;
    %load/vec4 v0x5556c90c96b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5556c90c96b0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %load/vec4 v0x5556c90c97e0_0;
    %and;
    %load/vec4 v0x5556c90c98a0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c90c98a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5556c90c9420_0, 0, 2;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c9420_0, 0, 2;
T_19.5 ;
T_19.3 ;
    %load/vec4 v0x5556c90c95f0_0;
    %load/vec4 v0x5556c90c96b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5556c90c96b0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5556c90c9500_0, 0, 2;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5556c90c95f0_0;
    %load/vec4 v0x5556c90c96b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5556c90c96b0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %nor/r;
    %load/vec4 v0x5556c90c97e0_0;
    %and;
    %load/vec4 v0x5556c90c98a0_0;
    %load/vec4 v0x5556c90c9320_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c90c98a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5556c90c9500_0, 0, 2;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c90c9500_0, 0, 2;
T_19.9 ;
T_19.7 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5556c90c71d0;
T_20 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90c7410_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5556c908fa00;
T_21 ;
    %vpi_call 2 291 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 292 "$dumpvars" {0 0 0};
    %delay 60, 0;
    %vpi_call 2 293 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5556c908fa00;
T_22 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c90d8c70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c90d8c70_0, 0, 1;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "TopLevelSimulation.v";
    "./Modulos/Somador4.v";
    "./Modulos/ALU.v";
    "./Modulos/ControleALU.v";
    "./Modulos/Somador.v";
    "./Modulos/Clock.v";
    "./Modulos/Controller.v";
    "./Modulos/Data_Memory.v";
    "./Modulos/AND.v";
    "./Pipeline/Hazard_Forwarding/Forwarding.v";
    "./Pipeline/Hazard_Forwarding/Harzard.v";
    "./Modulos/Memoria_instrucoes.v";
    "./Modulos/MUX.v";
    "./Modulos/PC.v";
    "./Pipeline/Regs_Pipeline/EXE_MEM.v";
    "./Pipeline/Regs_Pipeline/ID_EXE.v";
    "./Pipeline/Regs_Pipeline/IF_ID.v";
    "./Pipeline/Regs_Pipeline/MEM_WB.v";
    "./Modulos/Registradores.v";
    "./Modulos/LeftShift2.v";
    "./Modulos/Ext_Sinal.v";
