================================================================================ 
Commit: 0381d582a89878488568370b2ef4712f40be0127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 207a633ed0133991cd0206aaa758a7b35684dde9
Original commit date: Thu May 3 11:06:41 2018 +0800
Change-Id: I6f29532844829f1ba7eda52608bde38df83e8443
[NO_HSD] Update BIOS version to v142.2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7b3dc85e321a09458040c6ddcb7a9f732b19cd82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 28f138d66f2042cdf66744ca41e606fd5c6e5ad7
Original commit date: Wed May 2 17:37:06 2018 -0700
[TeamCity] Auto-Commit FSP
Wed May 2 17:37:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: dda4b2f925aeba7b9eef3474f569769efcef3eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 58cc3dc4f0aff989b10c6409336b364a379b2be7
Original commit date: Wed May 2 16:43:36 2018 -0700
Change-Id: If2e95ebb0e44287126c0c682a568214b95cf6cc9
[NO_HSD] Update BIOS version to v142.1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: eaa0af1e61730195982a6585f026803071ebbc33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 816d776693ee9f7ffec09e3785ba7d7cac445956
Original commit date: Fri Apr 13 17:54:26 2018 -0700
Change-Id: Ib117ec43a632fd298f4e1427d2e0dc1ae23f6496
CNP-H B1 Integrate Chipsetinit Version 8
Hsd-es-id: 2202753620

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

================================================================================ 
Commit: 25f06c474c3295883458ec4f114931531ba42bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a6a08910997dc7d8c6446c2f4bd1eceb7894338e
Original commit date: Fri Apr 27 11:31:39 2018 -0700
Change-Id: I06dcc291ef43961c1b63d7b9a89ab33eb796e419
Integrate CFL U0 Patch 0x94
Update CFL U0 with Patch 0x94

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2a86538afc395135663fdff6d017b8aa252bb63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 978cb737f8e866c0517f6e1d78960b011379d99d
Original commit date: Wed Apr 25 13:06:03 2018 -0700
Change-Id: I2d0e7becf27cee591a1149ca195f20790ceb45bb
[CNL] v16 BIOS Guide Updates for CNP-LP/H Programs (rev 16) - [60us tPollingSCDLFPSTimeout issue]
Hsd-es-id: 1407042596

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
CannonLakeSiliconPkg/Include/Register/RegsUsb.h
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: ce0464dceddf00697bb5023df418757b4a50850b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c478a84edf9108b4e89975ee514480745ce8f7ae
Original commit date: Wed May 2 15:20:23 2018 -0700
Change-Id: I7b789692b75df1efcc82c53631bd45fc1301c48f
Revert "CannonLakeSiliconPkg: SiScheduleReset is ignoring "skip system resets" setting"
This reverts commit 76b1b43990cf809e214b4bd8c8b67a00f181dac9.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: d4dfed5fff8118e8343bb3ea8f132a3e278bb757 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 76b1b43990cf809e214b4bd8c8b67a00f181dac9
Original commit date: Wed May 2 12:30:12 2018 -0700
Change-Id: Ief469a9e99be997eb4a437d32c8a798d747c3261
CannonLakeSiliconPkg: SiScheduleReset is ignoring "skip system resets" setting
Setting "skip system resets" knob does not disable SiScheduleReset
Hsd-es-id: 2202773024

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: 5ffaaf8a98df0a24dfb411ce9ef08826bf6c2f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 57248500f7ef69be51935c89208998776d2d35e2
Original commit date: Wed May 2 11:35:42 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed May 2 11:35:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 60721d5b1cdccb7902ee10cd7a4c45821af011e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0904ec8c3efb9e2fe5537d3fae0c3a2d62fde8e4
Original commit date: Tue Apr 24 12:53:22 2018 +0530
Change-Id: Icaae0f4cb51997e08acab93ddf8f0a13921270f1
Integrate latest available CFL+CNP GOP V1079
Impacted platforms : CFL all
Hsd-es-id: 1504872398

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: ccc8f8cd97eed2d144536e7b69b6c511a8fb5667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:15:00 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 37813ca94478b7050258bb1063df0c0a4fdaf819
Original commit date: Wed May 2 20:26:53 2018 +0800
Change-Id: I37bd2caccf771dcec600d68c2ed873a4f43dc84b
Revert "CannonLakeSiliconPkg: [MRC] Update MrcDebugPrint to use MrcCall functions" - part II
This reverts commit 21547b8e4ebd17e5631ef58c62947f80e14ee3e7.
It causes Debug BIOS hangs at post code DD20.
Impacted Platform: All CFL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 27ebaedf6b1b713929d8f5bacae42225dc46bb5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:58 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bb5e2ddd827918815ee5d29e1c79feee5eb82978
Original commit date: Wed May 2 20:13:31 2018 +0800
Change-Id: If4d6c751e44f66d623d889fb6ed9d8222548ca51
Revert "CannonLakeSiliconPkg: [MRC] Update MrcDebugPrint to use MrcCall functions" - part I
This reverts commit c9328624c27293450876d3d162b927f044b64848.
It causes Debug BIOS hangs at post code DD20.
Impacted Platform: All CFL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9243e1ad7053a0bb4ea79796ec13aa168b326102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5d37821ee1e530340d36cd7f42e0c21762a1b090
Original commit date: Wed May 2 14:44:27 2018 +0800
Change-Id: Id97f97aa1b03f93ff32a5a21f10fd567e4a735e5
Revert "[Merge from ICL]  Update CreateFvBootOption to search always in all FV"
This reverts commit 8c64a32758c692bb397e5c586b1675315e740487.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b978ebbb9d7862b5d6ac44daacf0fdada31c5232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:56 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b0b3f37710df6e41739b9351926c874cfeb63b1d
Original commit date: Tue May 1 23:31:43 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue May 1 23:31:43 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: be479e3e976e90801d877d989e0531af88292d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:55 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8c64a32758c692bb397e5c586b1675315e740487
Original commit date: Fri Apr 20 17:34:39 2018 -0500
Change-Id: Ica4bcc258625dd2079eca8c721d244c4facad765
[Merge from ICL]  Update CreateFvBootOption to search always in all FV
MerlinX.efi need to be loaded in FV Validation

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5ab46c63cc97c1122c972d72905a04305f6cd5d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:54 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6a5573998b1db0d1b65edb3af61c98ce4fa92dd9
Original commit date: Tue May 1 23:10:42 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Tue May 1 23:10:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dbcd9a77876fdac5845d8e937e5776d50a58ffc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:53 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4bdc326d640bd3d60965b3e9d8bdc5c5bf9a148d
Original commit date: Tue May 1 11:34:59 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue May 1 11:34:59 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e720890adbc6a91b0eea9ec7c9fb22ea15620e37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cd74d4150cbd9c4759089a5517b8c9d6d07a1908
Original commit date: Wed Apr 18 15:58:45 2018 -0700
Change-Id: I1ad7816528a311175561db84bb4ed2d1334a4dea
[CFL][CNL] Align default values for HFR setup, Config block and UPD for MRC Input Policies
Issue:
Default values for MRC Input Policies across HFR Setup, Memory Config Block, and FPSM UPD are inconsistent
Solution:
Align all defaults across these three interfaces, and ensure that proper controls are implemented for each so that across all builds, the MRC Input parameters are the same.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.uni
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 0ff19c8120d17297c80fb2fb87fc2e6ca46d502c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:51 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: aa4d7a2b8707c9c90dd46fc5d352585395c4c3fd
Original commit date: Sun Apr 15 11:40:50 2018 +0300
Change-Id: I822430c863d2393db052e8c532393593a1e0059e
*CannonlakeSiliconPkg [CNL][MRC] DIMM Ron training - looks only on margin from byte0
Issue:
DIMM Ron training - looks only on margin from byte0.
In TrainDDROptParam (MrcCrosser.c) function there is some code duplication, MinEye should be stored to byte0 results and should not be overridden again.
Root Cause:
Change:
Please HSD-ES comments for details.
Perform the following changes, compared with 0,5,1,73 version:
1st: deleted duplicated code
2nd: we don't need to check for each edge if (Param != CmdT), changed if statement location
3rd: need to check if we look on margin per channel or not, added if statement

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1197af80e26a7ab3a1a2d615570df4450ef1f40c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:49 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 68561244b27f1c42f7edfca5758858e4181e0148
Original commit date: Mon Apr 30 11:34:10 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 30 11:34:10 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 56ad70c7c8b278eb2eab94b236475b2d2c94a5d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:14:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c9328624c27293450876d3d162b927f044b64848
Original commit date: Fri Apr 27 16:36:32 2018 -0700
Change-Id: If2ec82e63d1eaee4e54bbc9553a65a189d3e5996
CannonLakeSiliconPkg: [MRC] Update MrcDebugPrint to use MrcCall functions
Change: Continuation of check-in MRC version 75. Removed IoLib.h include file in MrcDebugPrint.c file.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71b8aa57ecd2fbdbe8d0387ab1767a209b985213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1ed609b60242782eeed62d9531045367cf39e9e7
Original commit date: Thu Apr 26 15:45:55 2018 -0700
Change-Id: Ib77b792384e1cb696ca09f85078648180b29ef32
Change: Removed the files in LibraryPrivate\PeiMemoryInitLib\Source\StaticConfig

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McStaticConfig.S

================================================================================ 
Commit: 6a3f5e98cfc2c89623776846114a3553d5e5eb51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 21547b8e4ebd17e5631ef58c62947f80e14ee3e7
Original commit date: Thu Apr 26 11:51:13 2018 -0700
Change-Id: I4d089d209424112102596e5baf0bcd2615dc1b99
CannonLakeSiliconPkg: [MRC] Update MrcDebugPrint to use MrcCall functions
Change: Removed the MrcOemInPort, MrcOemOutPort functions and Modifed DebugPrint related function calls to start using MRC call table functions

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 63ca7d9f82916720a2a682d8682661534b0573f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e579f2bf08758a1396bcb2aa218802a8c09cde24
Original commit date: Fri Apr 27 11:34:52 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Apr 27 11:34:52 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b7d4ca4800ff2361a86bf2ca3191cc41da1f5653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4b2469788029b55b1b54e04c1c0b07da929d84c0
Original commit date: Fri Apr 20 16:13:36 2018 +0800
Change-Id: Ieb9e5e836619082d7c9d35df2065d4c2ad3c5db5
[CFL][WHL]Set DMAG flag bit2 always when TBT VTD base security is enabled.
RS4 is asking to set this flag in order to trigger TBT OS native security.
 Impacts:
  - No legacy support. Various add-on cards will not be useable in pre-boot, even VGA.
  - Need to turn on CSM with the flag off if want to use legacy devices.
  - If incompatible UEFI device card installed, bug check reported then we will not fix. Just turn off switch by user manually.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c

================================================================================ 
Commit: de2b10cd0b1a39bf18076d572a3b1a7144b75984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7a32e7b2df4c2506e1b714b7de768382cc68a239
Original commit date: Tue Apr 24 17:13:37 2018 +0800
Change-Id: I0ffca6077ae1534056e83a19e7f93f14b0ee5718
[CFL-S/ICL-U Linux]: Set BIOS System Agent: Above 4GB MMIO  Enabled, linux kernel failed to boot up
Restore the GMADR from WC to UC in ReadyToBoot Event

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c

================================================================================ 
Commit: 79d5991df1f167db9908de66247fb29ce14e8257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cc9b6b68457a1ce84bbdf6046a6235146c5f4b34
Original commit date: Thu Apr 19 18:32:10 2018 +0800
Change-Id: I9204c2d15ca6e4276be3f3d8aa0e66d9189befd6
[WPV_AUTOMATION][CFL_Automation][TC-48]Bios knob value is none for DeepSx Power Policies, Tpm and UQID String could not be found in EPCS Log file
The BiosConf tool cannot recognize and parse one of the opcodes in HII.
The solution is to analyze the present of Cnvi in order to grayout the setup option.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 76feea15b5b453d0040e538384acecb5da9e98a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fe2a6d0cbf2e22d3e6dca72ac22753329d77a9c5
Original commit date: Thu Apr 26 16:23:20 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Apr 26 16:23:20 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9cf57a59f6acc4884ccefd43e6851a0c472c871a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5b2acea7731479554d6daa4da1589a4d8efa592c
Original commit date: Thu Apr 26 11:58:48 2018 -0700
Change-Id: I612597622455e0b0d81c9d1fb13cdc8159ab7d47
Revert "[CNL][FSP]VMX detecting code behavior in case of SkipMpinit"
This reverts commit 2d4824f52e6afb0f0a1c6ab7f34481b59096d327.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: c4abd36ed36c5e2b2f1604dea6128817df6756ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:37 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2d4824f52e6afb0f0a1c6ab7f34481b59096d327
Original commit date: Tue Apr 17 13:24:06 2018 -0700
Change-Id: I82eb476bd72fb6d94f41f795a73aedc5a281d6a9
[CNL][FSP]VMX detecting code behavior in case of SkipMpinit
VMX enable code should be skipped when SkipMpinit is set, however VmxCheckResetRequired still executed regardless of SkipMpInit causing extra cold reboot.  Also, due to these changes are needed during pre-mem, SkipMpInit has been moved from post-mem to pre-mem.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 1c1d8ea934413ebcfdf81f3cdbfe6ddcd3634118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a2bafba5ea787cd6e6cbd075b24b3a0ebcbffa5b
Original commit date: Tue Apr 24 18:17:04 2018 +0800
Change-Id: I6e50b79d394b818116edde451825ec4bab169b43
Update PCH for RC 7.0.2F.4x API Review

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Include/Private/Library/UsbInitLib.h

================================================================================ 
Commit: 657196e4c219b914465dc1e61d95f58692157f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a6dc3521adf2c9373a81e446044a3b60f0d3cdb4
Original commit date: Mon Apr 23 18:47:57 2018 +0800
Change-Id: I0e21d59965e51127e7095df36da2b427d65d16fe
CannonLakePlatSamplePkg: CNVi bluetooth device will hide under OS when it didn't install bluetooth Driver
Change to toggle W_DISABLE2#(RF-KILL) in RTD3 PowerResource

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h

================================================================================ 
Commit: f5759dc0978b7092884054d3eacdb11d426fb1c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 85cc3799aae1b71feb8d3d5335599eb2623652ec
Original commit date: Tue Apr 24 14:09:33 2018 -0700
Change-Id: Id4fc93a176f5f735032a778de3dcf7f3a688a393
[CNL-FSP] Need to make changes in FSP AP function to incorporate external PPI call
Wrap debug statments in BSP checks.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/SoftwareGuardLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: efb93b7a1defd060371cb338f2b7e1ddec1f5f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 10c5ebb0f738f3bb30e607470f4238d0b6c75b53
Original commit date: Mon Apr 23 11:36:06 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 23 11:36:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e85a0f0e33bdbfa5da6608e8d0694a4a5001ba27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 56e4e3aa81f5fba400438a13d2c510f47718fdbb
Original commit date: Sun Apr 22 12:08:23 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Apr 22 12:08:23 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 30697ab81605adbc46dcbbf93e76d7e7a3cd3c85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e6f5748abc2d231ce3a918c7300117f232c8332f
Original commit date: Sun Apr 22 11:36:01 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Apr 22 11:36:01 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b444f0a3493c9b0bbe240990ed3533cd1590e0b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b2e693a5ae29d0ce87aa712f805560928e3a47f3
Original commit date: Sat Apr 21 11:37:24 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Apr 21 11:37:24 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a06a98f724cd60e343309226805242b7dda5ea09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 740fa7af78564a15ae0053b3a286e3c2af7c8dda
Original commit date: Fri Apr 20 11:35:18 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Apr 20 11:35:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 67c46b2bcdbe7bafdd4665620ac16c9fc00ff359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9fe74e155658ddad6d2868f178dd916ad4a4d839
Original commit date: Thu Apr 12 12:52:31 2018 -0700
Change-Id: I9403b9400ee40e009c62846f85b209053be2b3f1
CannonLakeSiliconPkg: CNL-U Alias check issue with certain type of x8 and x16 mixed dimms
Change: FIxed the logical and physical bank mapping registers.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 56059ba04c6537774dbbb850a018e75b24f399e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1cb721b734d3890f32411e2a0f9bc69b8175849f
Original commit date: Thu Apr 19 11:35:04 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Apr 19 11:35:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb4f7db7c2ee6221b40e67a6c86480e209c2600d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ed25d6a987cb14431a26ea4e2daa0cdf5a874318
Original commit date: Fri Apr 20 00:11:01 2018 +0800
Change-Id: I822e4351597ded96937bcc6e31271364d4086c72
CannonLakePlatSamplePkg: [CNL/CFL] Update year number in Copyright
Update Copyright for files modified in 2018

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableDefault.h
CannonLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 330ce43651f1b7ac7e0a0408393d29a497431f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 128b185be60384fe87021dbfdae34e62ef948971
Original commit date: Wed Apr 18 23:08:25 2018 -0700
[TeamCity] Auto-Commit NVS
Wed Apr 18 23:08:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 0b6ed974155f5b89254ecb367dc2134987d566f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 66a443a3a370fe514bdccdabec1369ee2205ecd2
Original commit date: Wed Apr 18 22:55:57 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Apr 18 22:55:57 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 287bd46cdcfb670a658a5992add4cb14d3f79e0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 13e20f43e6473045fa88fa9d9d4a79867c6c5ef0
Original commit date: Thu Apr 19 13:18:59 2018 +0800
Change-Id: Ia200117ae856119e512557ffcb4fd0e562d36c98
[WHL] WWAN PCI setting is not restored after _RST and subsequent FW update is failing - take#2
Fixing build errors.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl

================================================================================ 
Commit: e82854546640f86aba6d175eeea58e957d38dd10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8d3567f7703acc0e7d0e7f9b437a7a396713fbe0
Original commit date: Wed Apr 18 22:07:11 2018 -0700
Change-Id: I180cdee0b50e711d4b1ef9092129e83a1ee02f61
Fix build errors in BoardInitLib.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: f1db488112abd84361d3092a352cec4932f73ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:24 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cb7e41a076bd106bc6882dc5887dd4dddb5646cd
Original commit date: Wed Apr 18 21:25:49 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Apr 18 21:25:49 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 1d1121caf3bb32160803437e96233eb6c9efd27b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:23 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7cead5cf92ee33ed6e7f69fb250f89fb844e5233
Original commit date: Wed Apr 18 21:09:18 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Apr 18 21:09:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 080b2eadec862147bc63a124e0fb99e1fe502b21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:22 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9188ab85c1b9b6b162da71ae031ae2fa80d95cf9
Original commit date: Thu Apr 19 11:32:50 2018 +0800
Change-Id: I5573f80b439757526a4f636f9c7efcd55a1c94ce
Update ME/PCH for RC 7.0.2E.5x API Review

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5bcfc62aeb21a4286a86239eaf4a91a8ed7678a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: db87392e611e933f1e66a697420919b016f57e7d
Original commit date: Tue Apr 3 14:55:38 2018 +0800
Change-Id: Ib889ef46ce826b281ec49afb090dd0edbe670a9b
[CNLY][TBT] Add _DSD for RS4 support
CNL-Y TBT supports TBT RTD3, so _DSD should be implemented in order to satisfy RS4 requirement.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpTbtRtd3.asl

================================================================================ 
Commit: 134a042def05731a039ac174d6fb470f17c90e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3f9c41052368249a91e105397786f7c684c892bd
Original commit date: Wed Apr 18 15:48:10 2018 -0700
Change-Id: I933711f5499ed506b747d48e3db6bd0c92a9642a
Chipsetinit API corrections
Chipsetinit API needs to be backward compatible for customer support with earlier implementation.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/BupMsgs.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f9ff72515dd85b1926ef9dbd04f20f58c3a7830e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a5fb94f6a81595fdc97cd9f0d1d8d27f621d9bc1
Original commit date: Thu Apr 12 16:24:57 2018 +0800
Change-Id: I1e967bb76d0ab39163c86e110629d65785a995c7
[CNL-H] System is not entering into SLP_S0
Apply eDbc chipset init table only when PDC is USB2 DbC or Dbc probe is connected.
Hsd-es-id: 1604837134

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDci.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: d973590c8710e70ce096001010e8d04c92298e99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 01789f5c406e016cb73bde299f2f5bec5d68b22a
Original commit date: Thu Apr 5 16:06:50 2018 -0700
Change-Id: I1f2fe6f9d87f61509788d913714982440430ef5d
Title: Firmware BIOS Lockdown
Resolution: Ensure that F7 Boot Menu is password protected when BIOS password is
installed.
Impacted Platform: CFL, CNL, and all future platforms

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuAppExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuStrings.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 74d2156ac17e71acaf1a352ae14aedec626bc06d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f611c32ba91e64702c7635e26ad82602c1817998
Original commit date: Fri Apr 13 14:42:09 2018 +0800
Change-Id: I882c0a3a4b49830e4ac6c165893b65caa15d4c28
FSP should support external EFI_PEI_MP_SERVICES_PPI stack
CannonLakeFspPkg\
Check CpuMpPpi and CpuInitMpLibHob in UPD.
Create MP service if CpuMpPpi is not NULL, otherwise execute CpuMpPei.efi in FSP.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/FspInit/Pei/FspInit.h
CannonLakeFspPkg/FspInit/Pei/FspInit.inf
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.c
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.inf
CannonLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 6d2edaabefd54c67f1b48d59722cb12aca6786a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 74365fc401228a31add93824f97c5c5072f5e922
Original commit date: Mon Apr 2 19:23:44 2018 +0800
Change-Id: Ic472abaea525d439291ae82a91e6634fdbb29ffa
Title:[CFL][ICL][TCSS] TBT Setup change disable didn't correct response the root port setting
Update the root port setting to disable in callback function.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: db686f324417340b0d60531029fc95855137e6ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 645f41045157222712bc0d7de34a094072196338
Original commit date: Mon Apr 9 13:51:39 2018 +0800
Change-Id: Idb92ed52effb083a801870c9a0e4da0cf7faafeb
[CFL-S][CNP][OC]: After system hang PL2 is set to 1W in BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c

================================================================================ 
Commit: e5b368902fad84007bbe5d3e42fc65f186ab9768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8ffc7abfbd11c575c771a9c97026dd67f22fec8d
Original commit date: Wed Apr 11 15:32:26 2018 +0800
Change-Id: I309fa07282f61ba3e0763b3ba1d9106663a98486
Title:[CNL] Platform GPIO init tables should not enable native pins
There are multiple GPIO board tables in CNL-U/CNL-Y BIOS.
Starting from CNL the decision was that Native pins are enabled by RC,
because silicon code is responsible for enabling silicon features.
Unfortunately many GPIO tables do not follow this guideline:

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlYDdr4.h

================================================================================ 
Commit: 41a27e232785117ef2e4ecf59400aa4b66b201da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 770a8a5ad2eae0add212b5ea70f1349a6cbeb415
Original commit date: Tue Apr 10 15:16:06 2018 +0800
Change-Id: I498ff92a632873aecbad06fb50f35133e6f85b7f
[CNL H82 LP4] Putting system to sleep and waking from sleep using LID switch is not working
Resolution: 1. Disable PchIshEnable to prevent overwrite GPIO A21 and ISH is not supported on CNL-H Lpddr4 board.
            2. Enable Tier2 GPIO Sci wake capability.
            3. To correct GPIO A21 setting and Pad Reset Configuration of GPIO F11, F12.
Impacted Platform: CNL-H Lpddr4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h

================================================================================ 
Commit: decbfc0b9d1c0b0ae4ef695f50f772bbcb18491a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 233ae72893dec58fbb4e214663f9eb702874a112
Original commit date: Fri Apr 13 15:29:27 2018 +0800
Change-Id: I5e70515dde2016b69b8cb643fe68daea218ed50c
Title: Keyboard Lock AMT Boot Capability fails to lock keyboard during boot  up(i.e., BIOS) and in Host OS.
Resolution: Override ConPlatform driver to support platform keyboard locking feature.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxeExtra.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 483b88bbbb77cd8661a4d142c070836e3adc9da2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c6ba215dc18e9f4c52fce835c9bf5880e2ab4e03
Original commit date: Mon Apr 16 15:59:47 2018 +0800
Change-Id: I16956a37e6885304157478ee1c3c59666f2d0c6f
[FM_Compliance][CFL-H PV RVP Results] : Keyboard Lock AMT Boot Capability fails to lock keyboard during boot  up(i.e., BIOS) and in Host OS.
HSD: 1406773998
 Resolution: Along with EDK II patch, in platform side, need to get active ConsoleIn handle from SystemTable.
            Register hot key event in every TxtIn handle will no be able to block Ctrl+P and Ctrl+Alt+F1.
Impacted Platform: Corporate platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: a4fbf76100533753b6793d4b20bfd7ce7e565e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0ca9032c1e6f5f4fec1701020fd41756b37799f4
Original commit date: Wed Mar 14 10:52:54 2018 -0700
Change-Id: I6f40518881a48bd86ed7a8b6c366c0b894129cc5
[CFL-S] Please add to BIOS _DSD support for PCI root ports
implementing fundamental device reset
Adding the _DSD snippet under PCI root ports
supporting fundamental device reset
Hsd-es-id: 2202281202
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxPowerBudgeting.asl

================================================================================ 
Commit: ad3207dcbae33258ba262ecc92e4f866bb32d22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f06bf20ed69693bc69304196e29c4acb04423736
Original commit date: Mon Apr 2 13:08:02 2018 +0800
Change-Id: I80a92bbd01f4f18835bd73791dbfa2020d2fb33c
System getting hung with post code d67f with combination of both CPU trace and TBT bios settings
Make Dynamic TOULD workable with TBT enabled

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: a34b69e93d601db803aa391b23e6138d7f813b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 89a2fe17e441bc9b00f6c92baeecbe86b42c87de
Original commit date: Wed Apr 11 21:34:01 2018 +0800
Change-Id: If53036194cbcec973a6ea04a16c47d7953f71820
WHL/CNL/CFL-Security: ME FW is not getting updated after capsule upgrade performed with combination capsule
1. Integrate the latest ME FwUpdate library from ME12.0 FWUpdate API Library Kit (PV)
2. Move FwUpdate related files to CapsuleUpdate features folder.
3. Remove unnecessary include file in Setup.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Build.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Fwu_Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_def.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_types.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/me_status.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/mkhi_hdrs.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/typedef.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ver.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FWUpdateLib.lib
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Library/FwUpdateLib/FWUpdateLib.lib
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: c564629bc7774903ae0d42dbb94fa64bc4f3a72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 15d0f91761479445c606b79b4281871ee2c1b000
Original commit date: Mon Apr 9 17:34:23 2018 +0800
Change-Id: I3bdb6b068850c93352d1a3bacf19b01d3639960a
[CNL] Observed SUT is not waking from S3/ S4 Using WOWLAN with THP Non vpro SRA Module
Enable GPIO Tier2 SCI if CNVd is present.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 1c9b201d86f02feaaded125e7cbf06f65e1e2544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6e7fb413e213a15f0f4ceb7540def30b2c1654c4
Original commit date: Fri Apr 13 10:36:27 2018 +0200
Change-Id: Ic125bc1233dcc5bdb1c90e9797a7fb843a1557a2
XHCI Access Control Lock before Program Interrupt Pin Issue
Moved xHCI lock function call after the ITSS is informed about the interrupts

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: ea8b716e4860ac48cb25af5a637ce4327b812d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 30401e1a5cf37be50372604d64bf6a42c8eb72b5
Original commit date: Mon Apr 9 16:45:13 2018 +0800
Change-Id: Ia1d636ecdd6387752594a7969e5a4a44d4045e84
[WHL] WWAN PCI setting is not restored after _RST and subsequent FW update is failing
Merging KBL-R CL #557178 & #557191 to WHL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7a9651119b85fe28bc0fb9b3045e350bc3f38fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71e1fe66438ae8833beca20ffa1dcc2594a0f742
Original commit date: Tue Apr 3 16:46:02 2018 -0700
Change-Id: Ic5fa6925b3bee69334f63771656448d25d1731d6
CFL [CNP-PCH] New CFL Platform VR POR file WW13'18
Update the VR parameters according to VR POR spec ww13'18.
WHL BIOS Load line values

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 839f3717cee02ca38d7bfb6318ef4768838a29ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b2ba9edac627e51393567f49cd8a04668e741f86
Original commit date: Mon Apr 9 12:08:53 2018 +0800
Change-Id: Ic34d68623646ae87a9ca837437dff6ebcd7d4729
[CFL][WHL]V137 WHL CPU show incorrect CPU information as "CoffeeLake" , whose CPU ID "0X806EB" & QDF "QQAU" should be "WhiskeyLake".

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 0d39bc87b8a6f8e0e6a2b4c1f3eeb52bfc1d54dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4e7f6ad2b49f7f2cbc5b2dabad6155681edcf1e6
Original commit date: Tue Apr 17 14:36:53 2018 +0800
Change-Id: Id349518b0b258e71f86212492c3784c8c3378792
[CNL] Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR
AcpiPtr->Len should be length of this descriptor in bytes, not including the first two fields.
Resolution: subtract -3 for the AcpiPtr->Len.
Impacted Platform: CNL/CFL All SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: fd90f701c6ab801bce49eaf41a76473199aa65cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6f93a73ca181fe935edde3022a3dab2470ee03e5
Original commit date: Fri Apr 13 16:57:51 2018 +0800
Change-Id: I7046a4e5f868a937d6eac8ed54cf9d55e78a4f6d
Change subject: Cannot enter RST Legacy OROM UI using USB keyboard on CNL and CFL platforms
---
Add KbcEmul drivers to provide keyboard service during Legacy OpRom
---

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 35be3fa450aeeeb4864ad0c52ad0ad30b2dc2e83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f55ddbc87f34f1bdd4d9123221b684d86fde938a
Original commit date: Mon Apr 9 14:36:15 2018 +0800
Change-Id: I445bcdcdafeda6e9e029b285f60d475fe618e474
[CFL/CNL] Update GPIO setting of BIOS Recovery and PCD
hsd: 2201691584

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: fece484784bfbfcded3d305c7f5e02d451b07a64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 65f504505ae7665959980469e8df9ca9b4d97d6b
Original commit date: Mon Apr 16 14:25:28 2018 -0700
Change-Id: If23d03989d90e494ac9be3bda6c0b3f81199065c
CNL BIOS: Remove IRTL menu suppression logic for desktop/Halo
This allows for configuring C8/C9/C10 IRTL menu items for desktop/halo skus. These items were incorrectly suppressed from the HSW time when some desktop parts did not support deep c-states.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: e47739980ef4334426f5cd17d3f15cc3bc85dab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b5c688ad44ce15baa1b5229f5182b63fd9e3a0bd
Original commit date: Thu Apr 12 09:18:48 2018 -0700
Change-Id: I4cd160367ad2bda60a2a711f3e42d2b09a92e4c5
CannonLakeSiliconPkg: KC reports possible debug print in MRC code
Change: Pinting the bytes with zero eye margin across all VREF points.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 93c76d862339ce482a96c8836f70e793c17403bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7adbc0d6bfe7ba35c89929459991d824d73ae20f
Original commit date: Tue Apr 3 14:06:10 2018 +0800
Change-Id: Idb3caa71b76978946159d7ae73580d870c34c75e
[CFL] Possible out-of-bounds memory writes in platform code
Revised code make memory use safety

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 9e475b3f071fdc97da0bc7f3d73a4565c531a1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:12:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8842504822ad262e3ba3b4513b17007f33ab97e4
Original commit date: Mon Apr 16 13:13:41 2018 +0800
Change-Id: I4be70aaf022d968e186de5ac7284bc9f79945bfa
Change the thermal cattrip setting to 120 degree Celcius
This is to request BIOS to change the thermal cattrip setting from 115 degree C to 120 degree C.
The register is located at TR MMIO register offset 0x10h (CTT) bit 8:0 - change from existing 14Ah to 154h
This change should be applied for future PCH as well (from CNP onwards)

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

================================================================================ 
Commit: 5c04ee867c57d97202e27732fc39b386dc1d2a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 3 17:10:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4565638e413fb8c5dbb66ab5b0156eb3ba3c272b
Original commit date: Tue Apr 10 14:26:20 2018 +0800
Change-Id: I19a8a72a1f67a0b9dec10871b78721ea5abe6f6f
Add BIOS w/a to override CNL PCH DTS BGTC setting
CNL PCH DTS temperature not being shown correct value.
It's root caused to the BGTC (TBAR 0xC4[4:1]) value with wrong value 3. It's expected to be value 7.
Need BIOS w/a to override the BGTC value if it's not 7.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/ThermalConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

================================================================================ 
Commit: d03f02f2f0fbf4f30d70232a0f9698c40bf7c193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a89e798172209ccbc5fb5b2fae984d39a96979b3
Original commit date: Tue Apr 17 22:28:59 2018 +0800
Change-Id: I9814ea3ac37f82ac00ab1c48336ca73b6305f505
CannonLakePlatSamplePkg: Patch copyright in external build.
External FspBinPkg may be open source and customer
requested to have BSD license in those header files.
Also fixed tailing space in generated UPD header.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Include/FspInfoHob.h
CannonLakeFspBinPkg/Include/GpioSampleDef.h
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: a08bedc27d93a10fe6fec78b6038e578f89560e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:21:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 51b07ceceac11ad1ed63463d085d20086c3c907a
Original commit date: Thu Apr 12 14:34:35 2018 -0700
Change-Id: Id722aa2b9019b5b94dc10e63685e325776fee6d2
[WHL] [POC] [LPDDR3] Add WHL AEP Platform Support
HSD: 1406945033
Updating DQS Byte Mapping to latest mapping doc. recommendation.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 7e2cb45be422cc95ea8c986025c0fb1822420808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:32:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1c2745b52a0dd809ea2d8bf9070a4d683bfde5e6
Original commit date: Thu Apr 12 12:00:00 2018 +0800
Change-Id: If743cb0a40120411294431043f56932930ba6b9d
CNL-IFWI-H: CPU Stepping showing "Q0" instead of "G0" in bios menu.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 3fa822c812a3c0a2c2a88bf7ec28b7131a2003ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:32:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ef90d2f9a289c09d452aab12b9e84eabcaeb973a
Original commit date: Tue Apr 17 23:43:47 2018 +0530
Change-Id: I4906feaf3f492a6c31471aea9d5c07e63a137632
System auto-wake from Sx when System is put to Sx with PCIe RP being in D3 with UWD Driver for CFL-H Part-2.
Plug Event Should not be triggered by CIO Plug Event GPIO if TBT-RTD3 is Enable. TBT FW should takecare. Correction of GPIO no for CFL-H.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 70c879fc811eed5cb924cd2c73fc38424d79e848 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:59 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e921411d61d4fdd9eecb1d697f448aae3070d678
Original commit date: Tue Apr 17 15:56:24 2018 -0700
Change-Id: Ic0758b7efbfe73858ee46ef10fc268ef8d3ae4a7
Update <b></b> tags in PCH PmConfig.h

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

================================================================================ 
Commit: d39dad81761744c45c510d50f834a25a5fe97668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e99cf69b27841959eaee0fefbb3e4a42bc1b755f
Original commit date: Wed Apr 18 11:35:30 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Apr 18 11:35:30 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 07c2b387c7b34b3332fd0f7a8aeea4e07b7a3b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 28823b8e0ba101aeedf7003d3762a10fae965aeb
Original commit date: Tue Apr 17 11:36:07 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Apr 17 11:36:07 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ef8c29184d3eb5eb84610e80f5bb66ae69e765d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 25e61514587e4cd399fd72c55651f539b51764e5
Original commit date: Tue Apr 17 10:04:05 2018 +0530
Change-Id: I802404389d63b5b5c54098b933dcf31edb8b005a
[CNL-H G0] PEG IMR mask value programming  in the controller is wrong by BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.uni
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c

================================================================================ 
Commit: 20f176963b147f852166dcce09b3f16f6dcfaa8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c105c3a96fa08b6be54c1804b898ec5e1c20e278
Original commit date: Mon Apr 16 11:36:04 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 16 11:36:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 034073349e976f2a10bb93af591bf41397c73581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8e5b2af72151c2caf84c726c848bf684c24c6015
Original commit date: Thu Apr 12 10:21:18 2018 -0700
Change-Id: I4ccc02f86bce763f0766e32d0e15d6b6c4523ba2
Integrate CNL D0 Patch 0x28
Update CNL D0 with Patch 0x28

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 76fcb1b3117190613eca885b7c9e466920c0ace9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2ca0e1f81ad5c914d2f3978e84cb897a3e89bdaa
Original commit date: Sun Apr 15 12:08:06 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Apr 15 12:08:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c1c7ef45e0ad978df49a07bcd4520eaa385e8f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a501715637da4f7214c873ae753429a0bd99b7c5
Original commit date: Sun Apr 15 11:35:28 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Apr 15 11:35:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4f83b402e1e2aa6de905f3b36e634d7a74b9ff06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fec6f109f5490fb8f5c72eb24e57c1e07552f0c4
Original commit date: Sat Apr 14 11:37:30 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Apr 14 11:37:30 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
