Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 15:44:01 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing -file final_slack.rpt
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.248ns  (required time - arrival time)
  Source:                 ifm_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[104].mac_i/mul_out_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.259ns (12.527%)  route 1.809ns (87.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6950, unset)         0.508     0.508    clk
    SLICE_X81Y25         FDRE                                         r  ifm_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y25         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  ifm_5_reg[1]/Q
                         net (fo=12, routed)          0.977     1.701    genblk1[110].mac_i/mul_out_reg_1[1]
    SLICE_X95Y50         LUT3 (Prop_lut3_I1_O)        0.043     1.744 r  genblk1[110].mac_i/mul_out_reg_i_30_replica_2/O
                         net (fo=18, routed)          0.831     2.576    genblk1[104].mac_i/A[1]_repN_2_alias
    DSP48_X7Y26          DSP48E1                                      r  genblk1[104].mac_i/mul_out_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=6950, unset)         0.483     3.683    genblk1[104].mac_i/clk
    DSP48_X7Y26          DSP48E1                                      r  genblk1[104].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X7Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.320     1.327    genblk1[104].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.327    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 -1.248    




