

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Nov 20 09:15:46 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 05/12/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4520 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000FE0                     bsr             equ	4064
    52   000FE9                     fsr0            equ	4073
    53   000FEA                     fsr0h           equ	4074
    54   000FE9                     fsr0l           equ	4073
    55   000FE1                     fsr1            equ	4065
    56   000FE2                     fsr1h           equ	4066
    57   000FE1                     fsr1l           equ	4065
    58   000FD9                     fsr2            equ	4057
    59   000FDA                     fsr2h           equ	4058
    60   000FD9                     fsr2l           equ	4057
    61   000FEF                     indf0           equ	4079
    62   000FE7                     indf1           equ	4071
    63   000FDF                     indf2           equ	4063
    64   000FF2                     intcon          equ	4082
    65   000000                     nvmcon          equ	0
    66   000FF9                     pcl             equ	4089
    67   000FFA                     pclath          equ	4090
    68   000FFB                     pclatu          equ	4091
    69   000FEB                     plusw0          equ	4075
    70   000FE3                     plusw1          equ	4067
    71   000FDB                     plusw2          equ	4059
    72   000FED                     postdec0        equ	4077
    73   000FE5                     postdec1        equ	4069
    74   000FDD                     postdec2        equ	4061
    75   000FEE                     postinc0        equ	4078
    76   000FE6                     postinc1        equ	4070
    77   000FDE                     postinc2        equ	4062
    78   000FEC                     preinc0         equ	4076
    79   000FE4                     preinc1         equ	4068
    80   000FDC                     preinc2         equ	4060
    81   000FF3                     prod            equ	4083
    82   000FF4                     prodh           equ	4084
    83   000FF3                     prodl           equ	4083
    84   000FD8                     status          equ	4056
    85   000FF5                     tablat          equ	4085
    86   000FF6                     tblptr          equ	4086
    87   000FF7                     tblptrh         equ	4087
    88   000FF6                     tblptrl         equ	4086
    89   000FF8                     tblptru         equ	4088
    90   000FFD                     tosl            equ	4093
    91   000FE8                     wreg            equ	4072
    92   000F80                     PORTA           equ	3968	;# 
    93   000F81                     PORTB           equ	3969	;# 
    94   000F82                     PORTC           equ	3970	;# 
    95   000F83                     PORTD           equ	3971	;# 
    96   000F84                     PORTE           equ	3972	;# 
    97   000F89                     LATA            equ	3977	;# 
    98   000F8A                     LATB            equ	3978	;# 
    99   000F8B                     LATC            equ	3979	;# 
   100   000F8C                     LATD            equ	3980	;# 
   101   000F8D                     LATE            equ	3981	;# 
   102   000F92                     TRISA           equ	3986	;# 
   103   000F92                     DDRA            equ	3986	;# 
   104   000F93                     TRISB           equ	3987	;# 
   105   000F93                     DDRB            equ	3987	;# 
   106   000F94                     TRISC           equ	3988	;# 
   107   000F94                     DDRC            equ	3988	;# 
   108   000F95                     TRISD           equ	3989	;# 
   109   000F95                     DDRD            equ	3989	;# 
   110   000F96                     TRISE           equ	3990	;# 
   111   000F96                     DDRE            equ	3990	;# 
   112   000F9B                     OSCTUNE         equ	3995	;# 
   113   000F9D                     PIE1            equ	3997	;# 
   114   000F9E                     PIR1            equ	3998	;# 
   115   000F9F                     IPR1            equ	3999	;# 
   116   000FA0                     PIE2            equ	4000	;# 
   117   000FA1                     PIR2            equ	4001	;# 
   118   000FA2                     IPR2            equ	4002	;# 
   119   000FA6                     EECON1          equ	4006	;# 
   120   000FA7                     EECON2          equ	4007	;# 
   121   000FA8                     EEDATA          equ	4008	;# 
   122   000FA9                     EEADR           equ	4009	;# 
   123   000FAB                     RCSTA           equ	4011	;# 
   124   000FAB                     RCSTA1          equ	4011	;# 
   125   000FAC                     TXSTA           equ	4012	;# 
   126   000FAC                     TXSTA1          equ	4012	;# 
   127   000FAD                     TXREG           equ	4013	;# 
   128   000FAD                     TXREG1          equ	4013	;# 
   129   000FAE                     RCREG           equ	4014	;# 
   130   000FAE                     RCREG1          equ	4014	;# 
   131   000FAF                     SPBRG           equ	4015	;# 
   132   000FAF                     SPBRG1          equ	4015	;# 
   133   000FB0                     SPBRGH          equ	4016	;# 
   134   000FB1                     T3CON           equ	4017	;# 
   135   000FB2                     TMR3            equ	4018	;# 
   136   000FB2                     TMR3L           equ	4018	;# 
   137   000FB3                     TMR3H           equ	4019	;# 
   138   000FB4                     CMCON           equ	4020	;# 
   139   000FB5                     CVRCON          equ	4021	;# 
   140   000FB6                     ECCP1AS         equ	4022	;# 
   141   000FB6                     ECCPAS          equ	4022	;# 
   142   000FB7                     PWM1CON         equ	4023	;# 
   143   000FB7                     ECCP1DEL        equ	4023	;# 
   144   000FB8                     BAUDCON         equ	4024	;# 
   145   000FB8                     BAUDCTL         equ	4024	;# 
   146   000FBA                     CCP2CON         equ	4026	;# 
   147   000FBB                     CCPR2           equ	4027	;# 
   148   000FBB                     CCPR2L          equ	4027	;# 
   149   000FBC                     CCPR2H          equ	4028	;# 
   150   000FBD                     CCP1CON         equ	4029	;# 
   151   000FBE                     CCPR1           equ	4030	;# 
   152   000FBE                     CCPR1L          equ	4030	;# 
   153   000FBF                     CCPR1H          equ	4031	;# 
   154   000FC0                     ADCON2          equ	4032	;# 
   155   000FC1                     ADCON1          equ	4033	;# 
   156   000FC2                     ADCON0          equ	4034	;# 
   157   000FC3                     ADRES           equ	4035	;# 
   158   000FC3                     ADRESL          equ	4035	;# 
   159   000FC4                     ADRESH          equ	4036	;# 
   160   000FC5                     SSPCON2         equ	4037	;# 
   161   000FC6                     SSPCON1         equ	4038	;# 
   162   000FC7                     SSPSTAT         equ	4039	;# 
   163   000FC8                     SSPADD          equ	4040	;# 
   164   000FC9                     SSPBUF          equ	4041	;# 
   165   000FCA                     T2CON           equ	4042	;# 
   166   000FCB                     PR2             equ	4043	;# 
   167   000FCB                     MEMCON          equ	4043	;# 
   168   000FCC                     TMR2            equ	4044	;# 
   169   000FCD                     T1CON           equ	4045	;# 
   170   000FCE                     TMR1            equ	4046	;# 
   171   000FCE                     TMR1L           equ	4046	;# 
   172   000FCF                     TMR1H           equ	4047	;# 
   173   000FD0                     RCON            equ	4048	;# 
   174   000FD1                     WDTCON          equ	4049	;# 
   175   000FD2                     HLVDCON         equ	4050	;# 
   176   000FD2                     LVDCON          equ	4050	;# 
   177   000FD3                     OSCCON          equ	4051	;# 
   178   000FD5                     T0CON           equ	4053	;# 
   179   000FD6                     TMR0            equ	4054	;# 
   180   000FD6                     TMR0L           equ	4054	;# 
   181   000FD7                     TMR0H           equ	4055	;# 
   182   000FD8                     STATUS          equ	4056	;# 
   183   000FD9                     FSR2            equ	4057	;# 
   184   000FD9                     FSR2L           equ	4057	;# 
   185   000FDA                     FSR2H           equ	4058	;# 
   186   000FDB                     PLUSW2          equ	4059	;# 
   187   000FDC                     PREINC2         equ	4060	;# 
   188   000FDD                     POSTDEC2        equ	4061	;# 
   189   000FDE                     POSTINC2        equ	4062	;# 
   190   000FDF                     INDF2           equ	4063	;# 
   191   000FE0                     BSR             equ	4064	;# 
   192   000FE1                     FSR1            equ	4065	;# 
   193   000FE1                     FSR1L           equ	4065	;# 
   194   000FE2                     FSR1H           equ	4066	;# 
   195   000FE3                     PLUSW1          equ	4067	;# 
   196   000FE4                     PREINC1         equ	4068	;# 
   197   000FE5                     POSTDEC1        equ	4069	;# 
   198   000FE6                     POSTINC1        equ	4070	;# 
   199   000FE7                     INDF1           equ	4071	;# 
   200   000FE8                     WREG            equ	4072	;# 
   201   000FE9                     FSR0            equ	4073	;# 
   202   000FE9                     FSR0L           equ	4073	;# 
   203   000FEA                     FSR0H           equ	4074	;# 
   204   000FEB                     PLUSW0          equ	4075	;# 
   205   000FEC                     PREINC0         equ	4076	;# 
   206   000FED                     POSTDEC0        equ	4077	;# 
   207   000FEE                     POSTINC0        equ	4078	;# 
   208   000FEF                     INDF0           equ	4079	;# 
   209   000FF0                     INTCON3         equ	4080	;# 
   210   000FF1                     INTCON2         equ	4081	;# 
   211   000FF2                     INTCON          equ	4082	;# 
   212   000FF3                     PROD            equ	4083	;# 
   213   000FF3                     PRODL           equ	4083	;# 
   214   000FF4                     PRODH           equ	4084	;# 
   215   000FF5                     TABLAT          equ	4085	;# 
   216   000FF6                     TBLPTR          equ	4086	;# 
   217   000FF6                     TBLPTRL         equ	4086	;# 
   218   000FF7                     TBLPTRH         equ	4087	;# 
   219   000FF8                     TBLPTRU         equ	4088	;# 
   220   000FF9                     PCLAT           equ	4089	;# 
   221   000FF9                     PC              equ	4089	;# 
   222   000FF9                     PCL             equ	4089	;# 
   223   000FFA                     PCLATH          equ	4090	;# 
   224   000FFB                     PCLATU          equ	4091	;# 
   225   000FFC                     STKPTR          equ	4092	;# 
   226   000FFD                     TOS             equ	4093	;# 
   227   000FFD                     TOSL            equ	4093	;# 
   228   000FFE                     TOSH            equ	4094	;# 
   229   000FFF                     TOSU            equ	4095	;# 
   230   000F94                     _TRISCbits      set	3988
   231   000F92                     _TRISAbits      set	3986
   232   000F9D                     _PIE1bits       set	3997
   233   000FCA                     _T2CONbits      set	4042
   234   000FCB                     _PR2            set	4043
   235   000FC0                     _ADCON2bits     set	4032
   236   000FC1                     _ADCON1bits     set	4033
   237   000FD3                     _OSCCONbits     set	4051
   238   000FC2                     _ADCON0bits     set	4034
   239   000F9E                     _PIR1bits       set	3998
   240   000FBD                     _CCP1CONbits    set	4029
   241   000FBE                     _CCPR1L         set	4030
   242   000FC3                     _ADRESL         set	4035
   243   000FC4                     _ADRESH         set	4036
   244   000FF2                     _INTCONbits     set	4082
   245                           
   246                           ; #config settings
   247                           
   248                           	psect	cinit
   249   0006A4                     __pcinit:
   250                           	callstack 0
   251   0006A4                     start_initialization:
   252                           	callstack 0
   253   0006A4                     __initialization:
   254                           	callstack 0
   255   0006A4                     end_of_initialization:
   256                           	callstack 0
   257   0006A4                     __end_of__initialization:
   258                           	callstack 0
   259   0006A4  9007               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   260   0006A6  9207               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   261   0006A8  0100               	movlb	0
   262   0006AA  EF01  F003         	goto	_main	;jump to C main() function
   263                           
   264                           	psect	cstackCOMRAM
   265   000001                     __pcstackCOMRAM:
   266                           	callstack 0
   267   000001                     ??_H_ISR:
   268                           
   269                           ; 1 bytes @ 0x0
   270   000001                     	ds	2
   271   000003                     H_ISR@adc_val:
   272                           	callstack 0
   273                           
   274                           ; 2 bytes @ 0x2
   275   000003                     	ds	2
   276   000005                     H_ISR@pwm_duty:
   277                           	callstack 0
   278                           
   279                           ; 2 bytes @ 0x4
   280   000005                     	ds	2
   281   000007                     
   282                           ; 1 bytes @ 0x6
   283 ;;
   284 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   285 ;;
   286 ;; *************** function _main *****************
   287 ;; Defined at:
   288 ;;		line 27 in file "hard.c"
   289 ;; Parameters:    Size  Location     Type
   290 ;;		None
   291 ;; Auto vars:     Size  Location     Type
   292 ;;		None
   293 ;; Return value:  Size  Location     Type
   294 ;;                  1    wreg      void 
   295 ;; Registers used:
   296 ;;		wreg, status,2
   297 ;; Tracked objects:
   298 ;;		On entry : 0/0
   299 ;;		On exit  : 0/0
   300 ;;		Unchanged: 0/0
   301 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   302 ;;      Params:         0       0       0       0       0       0       0
   303 ;;      Locals:         0       0       0       0       0       0       0
   304 ;;      Temps:          0       0       0       0       0       0       0
   305 ;;      Totals:         0       0       0       0       0       0       0
   306 ;;Total ram usage:        0 bytes
   307 ;; Hardware stack levels required when called: 1
   308 ;; This function calls:
   309 ;;		Nothing
   310 ;; This function is called by:
   311 ;;		Startup code after reset
   312 ;; This function uses a non-reentrant model
   313 ;;
   314                           
   315                           	psect	text0
   316   000602                     __ptext0:
   317                           	callstack 0
   318   000602                     _main:
   319                           	callstack 30
   320   000602                     
   321                           ;hard.c: 29:     ADCON1bits.VCFG1 = 0;
   322   000602  50D3               	movf	211,w,c	;volatile
   323   000604  0B8F               	andlw	-113
   324   000606  0940               	iorlw	64
   325   000608  6ED3               	movwf	211,c	;volatile
   326   00060A                     
   327                           ;hard.c: 30:     ADCON1bits.PCFG = 0b1110;
   328   00060A  8092               	bsf	146,0,c	;volatile
   329   00060C                     
   330                           ;hard.c: 31:     ADCON0bits.CHS = 0b0000;
   331   00060C  9494               	bcf	148,2,c	;volatile
   332   00060E                     
   333                           ;hard.c: 34:     ADCON2bits.ACQT = 0b001;
   334   00060E  98C1               	bcf	193,4,c	;volatile
   335   000610                     
   336                           ;hard.c: 35:     ADCON2bits.ADFM = 1;
   337   000610  9AC1               	bcf	193,5,c	;volatile
   338                           
   339                           ;hard.c: 36:     ADCON0bits.ADON = 1;
   340   000612  50C1               	movf	193,w,c	;volatile
   341   000614  0BF0               	andlw	-16
   342   000616  090E               	iorlw	14
   343   000618  6EC1               	movwf	193,c	;volatile
   344                           
   345                           ;hard.c: 37: 
   346   00061A  0EC3               	movlw	-61
   347   00061C  16C2               	andwf	194,f,c	;volatile
   348                           
   349                           ;hard.c: 39: 
   350   00061E  0EF8               	movlw	-8
   351   000620  16C0               	andwf	192,f,c	;volatile
   352                           
   353                           ;hard.c: 40: 
   354   000622  50C0               	movf	192,w,c	;volatile
   355   000624  0BC7               	andlw	-57
   356   000626  0908               	iorlw	8
   357   000628  6EC0               	movwf	192,c	;volatile
   358   00062A                     
   359                           ;hard.c: 41: 
   360   00062A  8EC0               	bsf	192,7,c	;volatile
   361   00062C                     
   362                           ;hard.c: 42:     PR2 = 0xFF;
   363   00062C  80C2               	bsf	194,0,c	;volatile
   364   00062E                     
   365                           ;hard.c: 48:     T2CONbits.T2CKPS = 0b01;
   366   00062E  68CB               	setf	203,c	;volatile
   367                           
   368                           ;hard.c: 51: 
   369   000630  50BD               	movf	189,w,c	;volatile
   370   000632  0BF0               	andlw	-16
   371   000634  090C               	iorlw	12
   372   000636  6EBD               	movwf	189,c	;volatile
   373                           
   374                           ;hard.c: 54:     INTCONbits.PEIE = 1;
   375   000638  50CA               	movf	202,w,c	;volatile
   376   00063A  0BFC               	andlw	-4
   377   00063C  0901               	iorlw	1
   378   00063E  6ECA               	movwf	202,c	;volatile
   379   000640                     
   380                           ;hard.c: 55:     INTCONbits.GIE = 1;
   381   000640  84CA               	bsf	202,2,c	;volatile
   382   000642                     
   383                           ;hard.c: 58:     ADCON0bits.GO = 1;
   384   000642  8C9D               	bsf	157,6,c	;volatile
   385   000644                     
   386                           ;hard.c: 59: 
   387   000644  9C9E               	bcf	158,6,c	;volatile
   388   000646                     
   389                           ;hard.c: 60:     while(1);
   390   000646  8CF2               	bsf	242,6,c	;volatile
   391   000648                     
   392                           ;hard.c: 61:     return;
   393   000648  8EF2               	bsf	242,7,c	;volatile
   394   00064A  82C2               	bsf	194,1,c	;volatile
   395   00064C                     l40:
   396   00064C  EF26  F003         	goto	l40
   397   000650  EF07  F000         	goto	start
   398   000654                     __end_of_main:
   399                           	callstack 0
   400                           
   401 ;; *************** function _H_ISR *****************
   402 ;; Defined at:
   403 ;;		line 6 in file "hard.c"
   404 ;; Parameters:    Size  Location     Type
   405 ;;		None
   406 ;; Auto vars:     Size  Location     Type
   407 ;;  pwm_duty        2    4[COMRAM] int 
   408 ;;  adc_val         2    2[COMRAM] int 
   409 ;; Return value:  Size  Location     Type
   410 ;;                  1    wreg      void 
   411 ;; Registers used:
   412 ;;		wreg, status,2, status,0
   413 ;; Tracked objects:
   414 ;;		On entry : 0/0
   415 ;;		On exit  : 0/0
   416 ;;		Unchanged: 0/0
   417 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   418 ;;      Params:         0       0       0       0       0       0       0
   419 ;;      Locals:         4       0       0       0       0       0       0
   420 ;;      Temps:          2       0       0       0       0       0       0
   421 ;;      Totals:         6       0       0       0       0       0       0
   422 ;;Total ram usage:        6 bytes
   423 ;; Hardware stack levels used: 1
   424 ;; This function calls:
   425 ;;		Nothing
   426 ;; This function is called by:
   427 ;;		Interrupt level 2
   428 ;; This function uses a non-reentrant model
   429 ;;
   430                           
   431                           	psect	intcode
   432   000008                     __pintcode:
   433                           	callstack 0
   434   000008                     _H_ISR:
   435                           	callstack 30
   436                           
   437                           ;incstack = 0
   438   000008  8207               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   439   00000A  ED2A  F003         	call	int_func,f	;refresh shadow registers
   440                           
   441                           	psect	intcode_body
   442   000654                     __pintcode_body:
   443                           	callstack 30
   444   000654                     int_func:
   445                           	callstack 30
   446   000654  0006               	pop		; remove dummy address from shadow register refresh
   447   000656                     
   448                           ;hard.c: 9: 
   449   000656  50C4               	movf	196,w,c	;volatile
   450   000658  6E02               	movwf	(??_H_ISR+1)^0,c
   451   00065A  6A01               	clrf	??_H_ISR^0,c
   452   00065C  50C3               	movf	195,w,c	;volatile
   453   00065E  2401               	addwf	??_H_ISR^0,w,c
   454   000660  6E03               	movwf	H_ISR@adc_val^0,c
   455   000662  0E00               	movlw	0
   456   000664  2002               	addwfc	(??_H_ISR+1)^0,w,c
   457   000666  6E04               	movwf	(H_ISR@adc_val+1)^0,c
   458   000668                     
   459                           ;hard.c: 14: 
   460   000668  C003  F005         	movff	H_ISR@adc_val,H_ISR@pwm_duty
   461   00066C  C004  F006         	movff	H_ISR@adc_val+1,H_ISR@pwm_duty+1
   462                           
   463                           ;hard.c: 18:     return;
   464   000670  C005  F001         	movff	H_ISR@pwm_duty,??_H_ISR
   465   000674  C006  F002         	movff	H_ISR@pwm_duty+1,??_H_ISR+1
   466   000678  3402               	rlcf	(??_H_ISR+1)^0,w,c
   467   00067A  3202               	rrcf	(??_H_ISR+1)^0,f,c
   468   00067C  3201               	rrcf	??_H_ISR^0,f,c
   469   00067E  3402               	rlcf	(??_H_ISR+1)^0,w,c
   470   000680  3202               	rrcf	(??_H_ISR+1)^0,f,c
   471   000682  3201               	rrcf	??_H_ISR^0,f,c
   472   000684  5001               	movf	??_H_ISR^0,w,c
   473   000686  6EBE               	movwf	190,c	;volatile
   474                           
   475                           ;hard.c: 19: }
   476   000688  C005  F001         	movff	H_ISR@pwm_duty,??_H_ISR
   477   00068C  0E03               	movlw	3
   478   00068E  1601               	andwf	??_H_ISR^0,f,c
   479   000690  3A01               	swapf	??_H_ISR^0,f,c
   480   000692  50BD               	movf	189,w,c	;volatile
   481   000694  1801               	xorwf	??_H_ISR^0,w,c
   482   000696  0BCF               	andlw	-49
   483   000698  1801               	xorwf	??_H_ISR^0,w,c
   484   00069A  6EBD               	movwf	189,c	;volatile
   485   00069C                     
   486                           ;hard.c: 21: void main(void)
   487   00069C  9C9E               	bcf	158,6,c	;volatile
   488   00069E                     
   489                           ;hard.c: 22: {
   490   00069E  82C2               	bsf	194,1,c	;volatile
   491   0006A0  9207               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   492   0006A2  0011               	retfie		f
   493   0006A4                     __end_of_H_ISR:
   494                           	callstack 0
   495                           
   496                           	psect	smallconst
   497   000600                     __psmallconst:
   498                           	callstack 0
   499   000600  00                 	db	0
   500   000601  00                 	db	0	; dummy byte at the end
   501   000600                     __smallconst    set	__psmallconst
   502   000600                     __mediumconst   set	__psmallconst
   503   000000                     __activetblptr  equ	0
   504                           
   505                           	psect	rparam
   506   000001                     ___rparam_used  equ	1
   507   000000                     ___param_bank   equ	0
   508   000000                     __Lparam        equ	__Lrparam
   509   000000                     __Hparam        equ	__Hrparam
   510                           
   511                           	psect	temp
   512   000007                     btemp:
   513                           	callstack 0
   514   000007                     	ds	1
   515   000007                     int$flags       set	btemp
   516   000008                     wtemp8          set	btemp+1
   517   000008                     ttemp5          set	btemp+1
   518   00000B                     ttemp6          set	btemp+4
   519   00000F                     ttemp7          set	btemp+8
   520                           
   521                           	psect	idloc
   522                           
   523                           ;Config register IDLOC0 @ 0x200000
   524                           ;	unspecified, using default values
   525   200000                     	org	2097152
   526   200000  FF                 	db	255
   527                           
   528                           ;Config register IDLOC1 @ 0x200001
   529                           ;	unspecified, using default values
   530   200001                     	org	2097153
   531   200001  FF                 	db	255
   532                           
   533                           ;Config register IDLOC2 @ 0x200002
   534                           ;	unspecified, using default values
   535   200002                     	org	2097154
   536   200002  FF                 	db	255
   537                           
   538                           ;Config register IDLOC3 @ 0x200003
   539                           ;	unspecified, using default values
   540   200003                     	org	2097155
   541   200003  FF                 	db	255
   542                           
   543                           ;Config register IDLOC4 @ 0x200004
   544                           ;	unspecified, using default values
   545   200004                     	org	2097156
   546   200004  FF                 	db	255
   547                           
   548                           ;Config register IDLOC5 @ 0x200005
   549                           ;	unspecified, using default values
   550   200005                     	org	2097157
   551   200005  FF                 	db	255
   552                           
   553                           ;Config register IDLOC6 @ 0x200006
   554                           ;	unspecified, using default values
   555   200006                     	org	2097158
   556   200006  FF                 	db	255
   557                           
   558                           ;Config register IDLOC7 @ 0x200007
   559                           ;	unspecified, using default values
   560   200007                     	org	2097159
   561   200007  FF                 	db	255
   562                           
   563                           	psect	config
   564                           
   565                           ; Padding undefined space
   566   300000                     	org	3145728
   567   300000  FF                 	db	255
   568                           
   569                           ;Config register CONFIG1H @ 0x300001
   570                           ;	Oscillator Selection bits
   571                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   572                           ;	Fail-Safe Clock Monitor Enable bit
   573                           ;	FCMEN = 0x0, unprogrammed default
   574                           ;	Internal/External Oscillator Switchover bit
   575                           ;	IESO = 0x0, unprogrammed default
   576   300001                     	org	3145729
   577   300001  08                 	db	8
   578                           
   579                           ;Config register CONFIG2L @ 0x300002
   580                           ;	Power-up Timer Enable bit
   581                           ;	PWRT = OFF, PWRT disabled
   582                           ;	Brown-out Reset Enable bits
   583                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   584                           ;	Brown Out Reset Voltage bits
   585                           ;	BORV = 0x3, unprogrammed default
   586   300002                     	org	3145730
   587   300002  1B                 	db	27
   588                           
   589                           ;Config register CONFIG2H @ 0x300003
   590                           ;	Watchdog Timer Enable bit
   591                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   592                           ;	Watchdog Timer Postscale Select bits
   593                           ;	WDTPS = 0xF, unprogrammed default
   594   300003                     	org	3145731
   595   300003  1E                 	db	30
   596                           
   597                           ; Padding undefined space
   598   300004                     	org	3145732
   599   300004  FF                 	db	255
   600                           
   601                           ;Config register CONFIG3H @ 0x300005
   602                           ;	CCP2 MUX bit
   603                           ;	CCP2MX = 0x1, unprogrammed default
   604                           ;	PORTB A/D Enable bit
   605                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   606                           ;	Low-Power Timer1 Oscillator Enable bit
   607                           ;	LPT1OSC = 0x0, unprogrammed default
   608                           ;	MCLR Pin Enable bit
   609                           ;	MCLRE = 0x1, unprogrammed default
   610   300005                     	org	3145733
   611   300005  81                 	db	129
   612                           
   613                           ;Config register CONFIG4L @ 0x300006
   614                           ;	Stack Full/Underflow Reset Enable bit
   615                           ;	STVREN = 0x1, unprogrammed default
   616                           ;	Single-Supply ICSP Enable bit
   617                           ;	LVP = OFF, Single-Supply ICSP disabled
   618                           ;	Extended Instruction Set Enable bit
   619                           ;	XINST = 0x0, unprogrammed default
   620                           ;	Background Debugger Enable bit
   621                           ;	DEBUG = 0x1, unprogrammed default
   622   300006                     	org	3145734
   623   300006  81                 	db	129
   624                           
   625                           ; Padding undefined space
   626   300007                     	org	3145735
   627   300007  FF                 	db	255
   628                           
   629                           ;Config register CONFIG5L @ 0x300008
   630                           ;	unspecified, using default values
   631                           ;	Code Protection bit
   632                           ;	CP0 = 0x1, unprogrammed default
   633                           ;	Code Protection bit
   634                           ;	CP1 = 0x1, unprogrammed default
   635                           ;	Code Protection bit
   636                           ;	CP2 = 0x1, unprogrammed default
   637                           ;	Code Protection bit
   638                           ;	CP3 = 0x1, unprogrammed default
   639   300008                     	org	3145736
   640   300008  0F                 	db	15
   641                           
   642                           ;Config register CONFIG5H @ 0x300009
   643                           ;	Boot Block Code Protection bit
   644                           ;	CPB = 0x1, unprogrammed default
   645                           ;	Data EEPROM Code Protection bit
   646                           ;	CPD = OFF, Data EEPROM not code-protected
   647   300009                     	org	3145737
   648   300009  C0                 	db	192
   649                           
   650                           ;Config register CONFIG6L @ 0x30000A
   651                           ;	unspecified, using default values
   652                           ;	Write Protection bit
   653                           ;	WRT0 = 0x1, unprogrammed default
   654                           ;	Write Protection bit
   655                           ;	WRT1 = 0x1, unprogrammed default
   656                           ;	Write Protection bit
   657                           ;	WRT2 = 0x1, unprogrammed default
   658                           ;	Write Protection bit
   659                           ;	WRT3 = 0x1, unprogrammed default
   660   30000A                     	org	3145738
   661   30000A  0F                 	db	15
   662                           
   663                           ;Config register CONFIG6H @ 0x30000B
   664                           ;	unspecified, using default values
   665                           ;	Configuration Register Write Protection bit
   666                           ;	WRTC = 0x1, unprogrammed default
   667                           ;	Boot Block Write Protection bit
   668                           ;	WRTB = 0x1, unprogrammed default
   669                           ;	Data EEPROM Write Protection bit
   670                           ;	WRTD = 0x1, unprogrammed default
   671   30000B                     	org	3145739
   672   30000B  E0                 	db	224
   673                           
   674                           ;Config register CONFIG7L @ 0x30000C
   675                           ;	unspecified, using default values
   676                           ;	Table Read Protection bit
   677                           ;	EBTR0 = 0x1, unprogrammed default
   678                           ;	Table Read Protection bit
   679                           ;	EBTR1 = 0x1, unprogrammed default
   680                           ;	Table Read Protection bit
   681                           ;	EBTR2 = 0x1, unprogrammed default
   682                           ;	Table Read Protection bit
   683                           ;	EBTR3 = 0x1, unprogrammed default
   684   30000C                     	org	3145740
   685   30000C  0F                 	db	15
   686                           
   687                           ;Config register CONFIG7H @ 0x30000D
   688                           ;	unspecified, using default values
   689                           ;	Boot Block Table Read Protection bit
   690                           ;	EBTRB = 0x1, unprogrammed default
   691   30000D                     	org	3145741
   692   30000D  40                 	db	64
   693                           tosu	equ	0xFFF
   694                           tosh	equ	0xFFE
   695                           tosl	equ	0xFFD
   696                           stkptr	equ	0xFFC
   697                           pclatu	equ	0xFFB
   698                           pclath	equ	0xFFA
   699                           pcl	equ	0xFF9
   700                           tblptru	equ	0xFF8
   701                           tblptrh	equ	0xFF7
   702                           tblptrl	equ	0xFF6
   703                           tablat	equ	0xFF5
   704                           prodh	equ	0xFF4
   705                           prodl	equ	0xFF3
   706                           indf0	equ	0xFEF
   707                           postinc0	equ	0xFEE
   708                           postdec0	equ	0xFED
   709                           preinc0	equ	0xFEC
   710                           plusw0	equ	0xFEB
   711                           fsr0h	equ	0xFEA
   712                           fsr0l	equ	0xFE9
   713                           wreg	equ	0xFE8
   714                           indf1	equ	0xFE7
   715                           postinc1	equ	0xFE6
   716                           postdec1	equ	0xFE5
   717                           preinc1	equ	0xFE4
   718                           plusw1	equ	0xFE3
   719                           fsr1h	equ	0xFE2
   720                           fsr1l	equ	0xFE1
   721                           bsr	equ	0xFE0
   722                           indf2	equ	0xFDF
   723                           postinc2	equ	0xFDE
   724                           postdec2	equ	0xFDD
   725                           preinc2	equ	0xFDC
   726                           plusw2	equ	0xFDB
   727                           fsr2h	equ	0xFDA
   728                           fsr2l	equ	0xFD9
   729                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      6       6
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _H_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _H_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _H_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _H_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _H_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _H_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _H_ISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _H_ISR                                                6     6      0      45
                                              0 COMRAM     6     6      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _H_ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          126      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           244      0       0      0.0%
BITBIGSFR_1lh       30      0       0      0.0%
BITBIGSFR_1h        22      0       0      0.0%
BITBIGSFRll         18      0       0      0.0%
BITBIGSFR_5h        10      0       0      0.0%
BITBIGSFRh           7      0       0      0.0%
BITBIGSFR_2          6      0       0      0.0%
BITBIGSFR_3          3      0       0      0.0%
BITBIGSFR_4          3      0       0      0.0%
BITBIGSFR_5l         2      0       0      0.0%
BITBIGSFRlh          1      0       0      0.0%
COMRAM             126      6       6      4.8%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              244      0       0      0.0%
BIGRAM            1523      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Nov 20 09:15:46 2025

                     l40 064C                       l41 064C                      l731 060A  
                    l741 062C                      l733 060C                      l751 0646  
                    l743 062E                      l735 060E                      l753 0648  
                    l745 0640                      l737 0610                      l729 0602  
                    l755 064A                      l747 0642                      l739 062A  
                    l749 0644                      _PR2 0FCB                     i2l35 06A0  
                   _main 0602                     btemp 0007                     start 000E  
           ___param_bank 0000                    ?_main 0001                    i2l721 0668  
                  i2l723 069C                    i2l725 069E                    i2l719 0656  
                  _H_ISR 0008                    ttemp5 0008                    ttemp6 000B  
                  ttemp7 000F                    wtemp8 0008          __initialization 06A4  
           __end_of_main 0654                   ??_main 0007            __activetblptr 0000  
                 ?_H_ISR 0001                   _ADRESH 0FC4                   _ADRESL 0FC3  
                 _CCPR1L 0FBE                   isa$std 0001             __mediumconst 0600  
             __accesstop 0080  __end_of__initialization 06A4            ___rparam_used 0001  
          __end_of_H_ISR 06A4           __pcstackCOMRAM 0001                  ??_H_ISR 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 06A4                  __ramtop 0600                  __ptext0 0602  
              _T2CONbits 0FCA           __pintcode_body 0654     end_of_initialization 06A4  
                int_func 0654            H_ISR@pwm_duty 0005                _TRISAbits 0F92  
              _TRISCbits 0F94              _CCP1CONbits 0FBD      start_initialization 06A4  
              __pintcode 0008              __smallconst 0600             H_ISR@adc_val 0003  
               _PIE1bits 0F9D                 _PIR1bits 0F9E               _ADCON0bits 0FC2  
             _ADCON1bits 0FC1               _ADCON2bits 0FC0                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 0007  
             _INTCONbits 0FF2                 intlevel2 0000               _OSCCONbits 0FD3  
