 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 01:05:03 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/U71/Y (OAI22X1M)                 0.09       0.45 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (DFFRX1M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/U69/Y (OAI22X1M)                 0.09       0.45 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (DFFRX1M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_SYS_CTRL/U0_CTRL_RX/U68/Y (OAI22X1M)                 0.09       0.45 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (DFFRX1M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U1_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U1_RST_SYNC/sync_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U1_RST_SYNC/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_bit_sync/sync_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_bit_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_ref_sync/sync_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_ref_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_bit_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_bit_sync/sync_flop_reg/Q (DFFRQX2M)                  0.42       0.42 r
  U0_bit_sync/sync_bit (BIT_SYNC)                         0.00       0.42 r
  U0_SYS_CTRL/UART_TX_Busy (SYS_CTRL)                     0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_TX/UART_TX_Busy (CTRL_TX)           0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_TX/U12/Y (NOR3X2M)                  0.06       0.48 f
  U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_ref_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ref_sync/sync_flop_reg/Q (DFFRQX2M)                  0.48       0.48 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX2M)                0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/QN (DFFRX1M)
                                                          0.39       0.39 r
  U0_SYS_CTRL/U0_CTRL_RX/U70/Y (OAI22X1M)                 0.11       0.50 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D (DFFRX1M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (DFFRX1M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_bit_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_bit_sync/sync_flop_reg/Q (DFFRQX2M)                  0.42       0.42 r
  U0_bit_sync/sync_bit (BIT_SYNC)                         0.00       0.42 r
  U0_SYS_CTRL/UART_TX_Busy (SYS_CTRL)                     0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_TX/UART_TX_Busy (CTRL_TX)           0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_TX/U10/Y (OAI2B11X2M)               0.11       0.52 f
  U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/RdData_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_VLD_reg/Q (DFFRQX2M)                  0.42       0.42 r
  U0_RegFile/RdData_VLD (RegFile)                         0.00       0.42 r
  U0_SYS_CTRL/RF_RdData_VLD (SYS_CTRL)                    0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_RdData_VLD (CTRL_RX)          0.00       0.42 r
  U0_SYS_CTRL/U0_CTRL_RX/U73/Y (OAI2B11X2M)               0.11       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/regArr_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][5]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][5]/Q (DFFSQX2M)                0.45       0.45 r
  U0_RegFile/U236/Y (OAI2BB2X1M)                          0.15       0.60 r
  U0_RegFile/regArr_reg[2][5]/D (DFFSQX2M)                0.00       0.60 r
  data arrival time                                                  0.60

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_RegFile/regArr_reg[2][5]/CK (DFFSQX2M)               0.00       0.20 r
  library hold time                                      -0.05       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[7] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[7] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[7] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U94/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[6] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[6] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[6] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[5] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[5] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[5] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U92/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[4] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[4] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[4] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U91/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[3] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[3] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[3] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U90/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[2] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[2] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[2] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U89/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[1] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[1] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[1] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U88/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[0] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[0] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_OUT[0] (CTRL_RX)             0.00       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U87/Y (AO22X1M)                  0.13       0.48 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.17       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI21X2M)
                                                          0.08       0.45 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U0_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_RST_SYNC/sync_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_RST_SYNC/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U25/Y (OAI21X2M)         0.08       0.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (NOR2X2M)
                                                          0.06       0.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.41 r
  U0_UART/U0_UART_RX/U0_stp_chk/sampled_bit (stp_chk)     0.00       0.41 r
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.10       0.51 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRHQX8M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.20 r
  library hold time                                      -0.06       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.11       0.58 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_data_sampling/U19/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_data_sampling/U17/Y (AOI21X2M)
                                                          0.06       0.61 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (INVX2M)       0.07       0.57 r
  U0_UART/U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (INVX2M)       0.07       0.57 r
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)      0.06       0.62 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/U0_data_sampling/U10/Y (INVX2M)      0.06       0.56 r
  U0_UART/U0_UART_RX/U0_data_sampling/U9/Y (OAI32X1M)     0.07       0.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/U0_data_sampling/U14/Y (INVX2M)      0.06       0.56 r
  U0_UART/U0_UART_RX/U0_data_sampling/U13/Y (OAI32X1M)
                                                          0.07       0.63 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (OAI2BB2X1M)
                                                          0.09       0.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (INVX2M)       0.07       0.56 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI2BB2X1M)
                                                          0.09       0.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U9/Y (AOI32X1M)
                                                          0.12       0.62 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U8/Y (INVX2M)
                                                          0.04       0.66 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.01       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.19       0.67 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_data_sampling/U20/Y (OAI2BB2X1M)
                                                          0.19       0.67 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.20 r
  library hold time                                      -0.02       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (DFFRQX2M)                 0.45       0.45 f
  U1_uart_sync/sync_flop_reg/D (DFFRQX2M)                 0.00       0.45 f
  data arrival time                                                  0.45

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U1_uart_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (DFFRQX2M)                 0.46       0.46 f
  U1_uart_sync/enable_flop_reg/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_flop_reg/CK (DFFRQX2M)              0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.39       0.39 r
  U0_ClkDiv/U22/Y (OAI22X1M)                              0.08       0.48 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.48 f
  data arrival time                                                  0.48

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.07       0.49 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U12/Y (OAI32X1M)                              0.10       0.51 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.51 f
  data arrival time                                                  0.51

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.42       0.42 r
  U0_ClkDiv/U15/Y (OAI32X1M)                              0.10       0.52 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.52 f
  data arrival time                                                  0.52

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U13/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NOR3X2M)                0.08       0.55 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_Serializer/U9/Y (INVX2M)          0.05       0.43 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (NAND2X2M)        0.06       0.49 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.07       0.56 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (OAI21X2M)              0.09       0.56 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (DFFRQX2M)         0.00       0.56 f
  data arrival time                                                  0.56

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)        0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_div (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U0_ClkDiv/U31/Y (CLKXOR2X2M)             0.20       0.58 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock clk_div (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity (parity_calc)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/IN_2 (mux)                    0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)               0.08       0.44 f
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.14       0.58 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRHQX8M)         0.00       0.58 r
  data arrival time                                                  0.58

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.43       0.43 r
  U0_ClkDiv/U23/Y (CLKXOR2X2M)                            0.15       0.58 r
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by clk_div)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)       0.10       0.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)     0.06       0.62 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock clk_div (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/U0_TLATNCAX12M
            (gating element for clock clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_SYS_CTRL/U0_CTRL_RX/U67/Y (NOR2X2M)                  0.09       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (NAND2X2M)                 0.13       0.66 r
  U0_SYS_CTRL/U0_CTRL_RX/U31/Y (OAI21X2M)                 0.14       0.80 f
  U0_SYS_CTRL/U0_CTRL_RX/CLKG_EN (CTRL_RX)                0.00       0.80 f
  U0_SYS_CTRL/CLKG_EN (SYS_CTRL)                          0.00       0.80 f
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       0.80 f
  U0_CLK_GATE/U0_TLATNCAX12M/E (TLATNCAX12M)              0.00       0.80 f
  data arrival time                                                  0.80

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_GATE/U0_TLATNCAX12M/CK (TLATNCAX12M)             0.00       0.00 r
  clock gating hold time                                  0.06       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.74 f
  data arrival time                                                  0.74

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRQX2M)                0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/U126/Y (OAI21X2M)                                0.10       0.60 f
  U0_ALU/U46/Y (AOI211X2M)                                0.14       0.74 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX2M)                0.53       0.53 r
  U0_RegFile/REG1[0] (RegFile)                            0.00       0.53 r
  U0_ALU/B[0] (ALU)                                       0.00       0.53 r
  U0_ALU/U122/Y (OAI21X2M)                                0.11       0.64 f
  U0_ALU/U42/Y (AOI211X2M)                                0.14       0.78 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.11       0.89 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       0.89 f
  data arrival time                                                  0.89

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U4/Y (OAI2BB1X2M)                                0.07       0.96 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.07       0.96 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.07       0.96 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.07       0.96 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.07       0.96 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.07       0.96 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.15       0.89 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.07       0.96 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       0.96 f
  data arrival time                                                  0.96

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRQX2M)                0.49       0.49 r
  U0_RegFile/REG1[3] (RegFile)                            0.00       0.49 r
  U0_ALU/B[3] (ALU)                                       0.00       0.49 r
  U0_ALU/U104/Y (OAI222X1M)                               0.16       0.65 f
  U0_ALU/U54/Y (AOI221XLM)                                0.20       0.84 r
  U0_ALU/U52/Y (AOI31X2M)                                 0.12       0.97 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRQX2M)                0.49       0.49 r
  U0_RegFile/REG1[2] (RegFile)                            0.00       0.49 r
  U0_ALU/B[2] (ALU)                                       0.00       0.49 r
  U0_ALU/U101/Y (OAI222X1M)                               0.16       0.65 f
  U0_ALU/U50/Y (AOI221XLM)                                0.20       0.84 r
  U0_ALU/U48/Y (AOI31X2M)                                 0.12       0.97 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (DFFRQX2M)                0.51       0.51 r
  U0_RegFile/REG1[4] (RegFile)                            0.00       0.51 r
  U0_ALU/B[4] (ALU)                                       0.00       0.51 r
  U0_ALU/U107/Y (OAI222X1M)                               0.17       0.67 f
  U0_ALU/U58/Y (AOI221XLM)                                0.20       0.87 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.12       0.99 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       0.99 f
  data arrival time                                                  0.99

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.51       0.51 r
  U0_RegFile/REG1[5] (RegFile)                            0.00       0.51 r
  U0_ALU/B[5] (ALU)                                       0.00       0.51 r
  U0_ALU/U111/Y (OAI222X1M)                               0.17       0.67 f
  U0_ALU/U62/Y (AOI221XLM)                                0.20       0.87 r
  U0_ALU/U60/Y (AOI31X2M)                                 0.12       0.99 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.99 f
  data arrival time                                                  0.99

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U39/Y (INVX2M)                                   0.21       0.95 r
  U0_ALU/U68/Y (AOI21X2M)                                 0.06       1.02 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U39/Y (INVX2M)                                   0.21       0.95 r
  U0_ALU/U64/Y (AOI31X2M)                                 0.06       1.02 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.55       0.55 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.55 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.55 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (INVX2M)                   0.12       0.67 r
  U0_SYS_CTRL/U0_CTRL_RX/U22/Y (NOR2X2M)                  0.08       0.74 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.74 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.74 f
  U0_ALU/EN (ALU)                                         0.00       0.74 f
  U0_ALU/U39/Y (INVX2M)                                   0.21       0.95 r
  U0_ALU/U75/Y (AOI31X2M)                                 0.06       1.02 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.02 f
  data arrival time                                                  1.02

  clock clk_gating (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


1
