<def f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='151' ll='155' type='bool llvm::MachineDominatorTree::properlyDominates(const llvm::MachineBasicBlock * A, const llvm::MachineBasicBlock * B) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='799' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='504' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion16matchFlowPatternEPN4llvm17MachineBasicBlockEPNS1_11MachineLoopERNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion16matchFlowPatternEPN4llvm17MachineBasicBlockEPNS1_11MachineLoopERNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='699' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='709' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1110' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
