Implementation of both paraller & serial generation of Cyclic Redundancy Check (CRC) for given generator polynomial in Verilog
