<root><simulation><result_generated_time />2023-05-16 18:37:49<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />26214400<total_data_size_element />{'W': 262144, 'I': 102400, 'O': 25600}<total_data_reuse />{'W': 100, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />51/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [256, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 8), ('K', 4)], [('C', 8)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 8)], [('C', 8)]], [[('K', 4)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('K', 4), ('OY', 5), ('OX', 5)], [('K', 4), ('K', 4), ('C', 8)], []]<I />[[('C', 2), ('K', 4), ('OY', 5), ('OX', 5), ('K', 4), ('K', 4)], [('C', 8)], []]<O />[[('C', 2), ('K', 4)], [('OY', 5), ('OX', 5), ('K', 4), ('K', 4), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 25, 1, 1], 'I': [4.0, 64.0, 1.0, 1.0], 'O': [64.0, 2, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2097152, 2097152], 'I': [400, 819200, 819200], 'O': [32, 204800, 204800], 'O_partial': [32, 204800, 0], 'O_final': [0, 0, 204800]}<actual_mem_utilization_individual />{'W': [0.12, 0.06, 0.0], 'I': [0.78, 0.02, 0.0], 'O': [0.06, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.09, 0.0], 'I': [0.78, 0.09, 0.0], 'O': [0.06, 0.09, 0.0]}<effective_mem_size_bit />{'W': [64, 524288, 2097152], 'I': [400, 102400, 819200], 'O': [8, 204800, 204800], 'O_partial': [8, 204800, 0], 'O_final': [0, 0, 204800]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [256, 256, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6553600, 262144], [262144, 262144], [262144, 0]]<I />[[6553600, 102400], [102400, 102400], [102400, 0]]<O />[[(384000, 409600), (204800, 179200)], [(179200, 204800), (25600, 0)], [(0, 25600), (0, 0)]]<O_partial />[[(384000, 409600), (204800, 179200)], [(179200, 204800), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25600, 0)], [(0, 25600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[819200, 32768], [4096, 4096], [1024, 0]]<I />[[819200, 12800], [1600, 1600], [400, 0]]<O />[[(48000, 51200), (25600, 22400)], [(2800, 3200), (400, 0)], [(0, 100), (0, 0)]]<O_partial />[([48000, 51200], [25600, 22400]), ([2800, 3200], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [400, 0]), ([0, 100], [0, 0])]</mem_access_count_word><mac_count><active />26214400<idle />0</mac_count></basic_info><energy><total_energy />57309089.9<mem_energy_breakdown><W />[287.2, 811.8, 1363.8]<I />[279.9, 317.1, 532.7]<O />[51.6, 634.2, 133.2]</mem_energy_breakdown><MAC_energy><active_MAC />57304678.4<idle_MAC />0.0<total />57304678.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8172<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8172<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />31328<latency_cycle_without_data_loading />25600<ideal_computing_cycle />25600<data_loading><load_cycle_total />5728<load_cycle_individual />{'W': [32, 4096, 0], 'I': [200, 1600, 0]}<load_cycle_combined />{'W': 4096, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-25599], [-25273, -21336], [-25600, -25600]], 'I': [[-25599], [-1358, 0], [-25600, -25600]], 'O': [[-25600], [-25600, -22400], [-25200, -25500]]}<mem_stall_cycle_shared />{'W': [[-25599], [-25273, 0], [0, 0]], 'I': [[-25599], [-1358, 0], [0, 0]], 'O': [[-25600], [-25600, -22400], [-25200, -25500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2097152, 2097152], 'I': [400, 819200, 819200], 'O': [32, 204800, 204800], 'O_partial': [32, 204800, 0], 'O_final': [0, 0, 204800]}<data_size_each_level_total />{'W': [16384, 2097152, 2097152], 'I': [102400, 819200, 819200], 'O': [512, 204800, 204800]}<loop_cycles_each_level />{'W': [200, 25600, 25600], 'I': [3200, 25600, 25600], 'O': [8, 25600, 25600]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [16, 1, 1], 'O': [1, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [81.9, 81.9], [81.9, 81.9]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 4.0], [64.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 81.9], [81.9, 81.9]], 'I': [[8.0, 2.0], [512.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 4.0], [64.0, 64.0], [64.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [81.9, 81.9], [81.9, 0]], 'I': [[8.0, 2.0], [512.0, 32.0], [32.0, 0]], 'O': [[8.0, 4.0], [64.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [665.9, 177.9], [113.9, 8.0]], 'I': [[8.0, 2.0], [665.9, 177.9], [113.9, 8.0]], 'O': [[8.0, 4.0], [665.9, 177.9], [113.9, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25600], [200, 200, 128], [25600, 25600, 1]], 'I': [[1, 1, 25600], [200, 3200, 8], [25600, 25600, 1]], 'O': [[1, 1, 25600], [8, 8, 3200], [25600, 25600, 1]]}<trans_time_real />{'W': [[0, 1, 25600], [[1, 200, 128], [32, 200, 128]], [[4096, 25600, 1], [1024, 25600, 1]]], 'I': [[0, 1, 25600], [[6, 3200, 8], [200, 3200, 8]], [[1600, 25600, 1], [400, 25600, 1]]], 'O': [[0, 1, 25600], [[0, 8, 3200], [1, 8, 3200]], [[400, 25600, 1], [100, 25600, 1]]]}<single_stall_cycle />{'W': [[-1], [-199, -168], [-21504, -24576]], 'I': [[-1], [-194, 0], [-24000, -25200]], 'O': [[-1], [-8, -7], [-25200, -25500]]}<single_stall_count />{'W': [25599, 127, 0], 'I': [25599, 7, 0], 'O': [25600, 3200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [400, 0]}, 1: {'W': [4064, 0], 'I': [1400, 0], 'O': [3200, 400]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25600, -25600], [-25200, -25600]], 1: [[-16936, -25600], [-22400, -25200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>