// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Wed May 14 11:22:39 2025
// Host        : 5CD322B22T running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/DevWorks/pooling_min_max/pooling_min_max.gen/sources_1/bd/design_1/ip/design_1_image_pooling_0_0/design_1_image_pooling_0_0_sim_netlist.v
// Design      : design_1_image_pooling_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_image_pooling_0_0,image_pooling,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "image_pooling,Vivado 2024.1" *) 
(* NotValidForBitStream *)
module design_1_image_pooling_0_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  design_1_image_pooling_0_0_image_pooling U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_U0_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_U0_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_U0_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_U0_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_U0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_U0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
(* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* ORIG_REF_NAME = "image_pooling" *) 
module design_1_image_pooling_0_0_image_pooling
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_CH0_ARVALID;
  wire I_CH0_RREADY;
  wire [0:0]add_ln689_fu_124;
  wire add_ln689_fu_1240;
  wire [15:0]add_ln68_1_fu_388_p2;
  wire [15:0]add_ln68_1_reg_691;
  wire \add_ln68_1_reg_691_reg[12]_i_1_n_0 ;
  wire \add_ln68_1_reg_691_reg[12]_i_1_n_1 ;
  wire \add_ln68_1_reg_691_reg[12]_i_1_n_2 ;
  wire \add_ln68_1_reg_691_reg[12]_i_1_n_3 ;
  wire \add_ln68_1_reg_691_reg[15]_i_1_n_2 ;
  wire \add_ln68_1_reg_691_reg[15]_i_1_n_3 ;
  wire \add_ln68_1_reg_691_reg[4]_i_1_n_0 ;
  wire \add_ln68_1_reg_691_reg[4]_i_1_n_1 ;
  wire \add_ln68_1_reg_691_reg[4]_i_1_n_2 ;
  wire \add_ln68_1_reg_691_reg[4]_i_1_n_3 ;
  wire \add_ln68_1_reg_691_reg[8]_i_1_n_0 ;
  wire \add_ln68_1_reg_691_reg[8]_i_1_n_1 ;
  wire \add_ln68_1_reg_691_reg[8]_i_1_n_2 ;
  wire \add_ln68_1_reg_691_reg[8]_i_1_n_3 ;
  wire [0:0]add_ln68_fu_534_p2;
  wire [63:0]add_ln84_fu_459_p2;
  wire [63:0]add_ln85_fu_470_p2;
  wire and_ln77_reg_687;
  wire and_ln82_reg_716;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state9;
  wire [22:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0;
  wire ce1;
  wire [8:0]col5_fu_120;
  wire \col5_fu_120[2]_i_1_n_0 ;
  wire \col5_fu_120[3]_i_1_n_0 ;
  wire \col5_fu_120[4]_i_1_n_0 ;
  wire \col5_fu_120[5]_i_1_n_0 ;
  wire [8:0]col_fu_523_p2;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_6;
  wire dst_col_17_fu_132;
  wire \dst_col_17_fu_132_reg_n_0_[0] ;
  wire \dst_col_17_fu_132_reg_n_0_[1] ;
  wire \dst_col_17_fu_132_reg_n_0_[2] ;
  wire \dst_col_17_fu_132_reg_n_0_[3] ;
  wire \dst_col_17_fu_132_reg_n_0_[4] ;
  wire \dst_col_17_fu_132_reg_n_0_[5] ;
  wire \dst_col_17_fu_132_reg_n_0_[6] ;
  wire [31:0]dst_col_1_fu_451_p2;
  wire [31:0]dst_col_1_reg_725;
  wire \dst_col_1_reg_725_reg[12]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[12]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[12]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[12]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[16]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[16]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[16]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[16]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[20]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[20]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[20]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[20]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[24]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[24]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[24]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[24]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[28]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[28]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[28]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[28]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[31]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[31]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[4]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[4]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[4]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[4]_i_1_n_3 ;
  wire \dst_col_1_reg_725_reg[8]_i_1_n_0 ;
  wire \dst_col_1_reg_725_reg[8]_i_1_n_1 ;
  wire \dst_col_1_reg_725_reg[8]_i_1_n_2 ;
  wire \dst_col_1_reg_725_reg[8]_i_1_n_3 ;
  wire [63:0]dst_max;
  wire [63:0]dst_max_read_reg_605;
  wire [63:0]dst_min;
  wire [63:0]dst_min_read_reg_610;
  wire \dst_row_16_fu_128[0]_i_6_n_0 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_0 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_1 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_2 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_3 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_4 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_5 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_6 ;
  wire \dst_row_16_fu_128_reg[0]_i_2_n_7 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[12]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[16]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[20]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[24]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[28]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[4]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_0 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_1 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_2 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_3 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_4 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_5 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_6 ;
  wire \dst_row_16_fu_128_reg[8]_i_1_n_7 ;
  wire \dst_row_16_fu_128_reg_n_0_[0] ;
  wire \dst_row_16_fu_128_reg_n_0_[1] ;
  wire \dst_row_16_fu_128_reg_n_0_[2] ;
  wire \dst_row_16_fu_128_reg_n_0_[3] ;
  wire \dst_row_16_fu_128_reg_n_0_[4] ;
  wire \dst_row_16_fu_128_reg_n_0_[5] ;
  wire \dst_row_16_fu_128_reg_n_0_[6] ;
  wire first_iter_0_reg_260;
  wire [7:0]gmem_RDATA;
  wire [63:0]gmem_addr_1_reg_731;
  wire \gmem_addr_1_reg_731[11]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[11]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[11]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[11]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[15]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[15]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[15]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[15]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[19]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[19]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[19]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[19]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[23]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[23]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[23]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[23]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[27]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[27]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[27]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[27]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[31]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[31]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[31]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[31]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[31]_i_6_n_0 ;
  wire \gmem_addr_1_reg_731[35]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[35]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[35]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[35]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[39]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[39]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[39]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[39]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[3]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[3]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[3]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[3]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[43]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[43]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[43]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[43]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[47]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[47]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[47]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[47]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[51]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[51]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[51]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[51]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[55]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[55]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[55]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[55]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[59]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[59]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[59]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[59]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[63]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[63]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[63]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[63]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731[7]_i_2_n_0 ;
  wire \gmem_addr_1_reg_731[7]_i_3_n_0 ;
  wire \gmem_addr_1_reg_731[7]_i_4_n_0 ;
  wire \gmem_addr_1_reg_731[7]_i_5_n_0 ;
  wire \gmem_addr_1_reg_731_reg[11]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[11]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[11]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[15]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[15]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[15]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[19]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[19]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[19]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[23]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[23]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[23]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[27]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[27]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[27]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[31]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[31]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[31]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[31]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[35]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[35]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[35]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[35]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[39]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[39]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[39]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[39]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[3]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[3]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[3]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[3]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[43]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[43]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[43]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[43]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[47]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[47]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[47]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[47]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[51]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[51]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[51]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[51]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[55]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[55]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[55]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[55]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[59]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[59]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[59]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[59]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[63]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[63]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[63]_i_1_n_3 ;
  wire \gmem_addr_1_reg_731_reg[7]_i_1_n_0 ;
  wire \gmem_addr_1_reg_731_reg[7]_i_1_n_1 ;
  wire \gmem_addr_1_reg_731_reg[7]_i_1_n_2 ;
  wire \gmem_addr_1_reg_731_reg[7]_i_1_n_3 ;
  wire [63:0]gmem_addr_2_reg_737;
  wire \gmem_addr_2_reg_737[11]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[11]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[11]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[11]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[15]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[15]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[15]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[15]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[19]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[19]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[19]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[19]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[23]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[23]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[23]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[23]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[27]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[27]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[27]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[27]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[31]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[31]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[31]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[31]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[31]_i_6_n_0 ;
  wire \gmem_addr_2_reg_737[35]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[35]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[35]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[35]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[39]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[39]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[39]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[39]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[3]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[3]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[3]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[3]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[43]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[43]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[43]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[43]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[47]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[47]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[47]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[47]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[51]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[51]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[51]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[51]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[55]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[55]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[55]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[55]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[59]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[59]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[59]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[59]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[63]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[63]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[63]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[63]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737[7]_i_2_n_0 ;
  wire \gmem_addr_2_reg_737[7]_i_3_n_0 ;
  wire \gmem_addr_2_reg_737[7]_i_4_n_0 ;
  wire \gmem_addr_2_reg_737[7]_i_5_n_0 ;
  wire \gmem_addr_2_reg_737_reg[11]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[11]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[11]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[11]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[15]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[15]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[15]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[15]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[19]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[19]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[19]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[19]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[23]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[23]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[23]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[23]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[27]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[27]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[27]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[27]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[31]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[31]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[31]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[31]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[35]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[35]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[35]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[35]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[39]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[39]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[39]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[39]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[3]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[3]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[3]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[3]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[43]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[43]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[43]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[43]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[47]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[47]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[47]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[47]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[51]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[51]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[51]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[51]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[55]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[55]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[55]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[55]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[59]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[59]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[59]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[59]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[63]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[63]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[63]_i_1_n_3 ;
  wire \gmem_addr_2_reg_737_reg[7]_i_1_n_0 ;
  wire \gmem_addr_2_reg_737_reg[7]_i_1_n_1 ;
  wire \gmem_addr_2_reg_737_reg[7]_i_1_n_2 ;
  wire \gmem_addr_2_reg_737_reg[7]_i_1_n_3 ;
  wire [7:0]gmem_addr_read_reg_669;
  wire gmem_m_axi_U_n_0;
  wire gmem_m_axi_U_n_15;
  wire gmem_m_axi_U_n_16;
  wire gmem_m_axi_U_n_19;
  wire grp_pooling_2x2_fu_286_ap_start_reg_reg_n_0;
  wire [7:0]grp_pooling_2x2_fu_286_max_val;
  wire [7:0]grp_pooling_2x2_fu_286_min_val;
  wire grp_pooling_2x2_fu_286_n_4;
  wire grp_pooling_2x2_fu_286_n_6;
  wire grp_pooling_2x2_fu_286_n_7;
  wire icmp_ln23_fu_56_p2;
  wire icmp_ln24_fu_76_p2;
  wire icmp_ln30_fu_96_p2;
  wire icmp_ln31_fu_116_p2;
  wire \icmp_ln708_reg_274_reg_n_0_[0] ;
  wire icmp_ln82_1_fu_429_p2;
  wire icmp_ln82_fu_414_p2;
  wire [15:0]indvar_flatten3_fu_112;
  wire interrupt;
  wire linebuf_1_U_n_12;
  wire linebuf_1_U_n_13;
  wire linebuf_1_U_n_14;
  wire linebuf_1_U_n_15;
  wire linebuf_1_U_n_16;
  wire linebuf_1_U_n_17;
  wire linebuf_1_U_n_18;
  wire linebuf_1_U_n_19;
  wire linebuf_1_U_n_20;
  wire linebuf_1_U_n_21;
  wire linebuf_1_U_n_22;
  wire linebuf_1_U_n_23;
  wire linebuf_1_U_n_24;
  wire linebuf_1_U_n_25;
  wire linebuf_1_U_n_26;
  wire linebuf_1_U_n_27;
  wire linebuf_1_U_n_28;
  wire linebuf_1_U_n_29;
  wire linebuf_1_U_n_30;
  wire linebuf_1_U_n_31;
  wire linebuf_1_U_n_32;
  wire linebuf_1_U_n_33;
  wire linebuf_1_U_n_34;
  wire linebuf_1_U_n_35;
  wire [7:1]linebuf_1_address1;
  wire [7:0]linebuf_1_load_reg_675;
  wire linebuf_U_n_10;
  wire linebuf_U_n_11;
  wire linebuf_U_n_12;
  wire linebuf_U_n_13;
  wire linebuf_U_n_14;
  wire linebuf_U_n_15;
  wire linebuf_U_n_16;
  wire linebuf_U_n_17;
  wire linebuf_U_n_18;
  wire linebuf_U_n_19;
  wire linebuf_U_n_8;
  wire linebuf_U_n_9;
  wire [7:0]linebuf_load_reg_706;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [7:0]max1_fu_68_p3;
  wire [7:0]max2_fu_88_p3;
  wire [7:0]max_val_fu_148;
  wire [7:0]min1_fu_108_p3;
  wire [7:0]min2_fu_128_p3;
  wire [7:0]min_val_fu_144;
  wire min_val_fu_1440;
  wire [31:6]out_idx_fu_446_p2;
  wire [31:0]out_idx_reg_720;
  wire \out_idx_reg_720[13]_i_2_n_0 ;
  wire \out_idx_reg_720[13]_i_3_n_0 ;
  wire \out_idx_reg_720[13]_i_4_n_0 ;
  wire \out_idx_reg_720[13]_i_5_n_0 ;
  wire \out_idx_reg_720[17]_i_2_n_0 ;
  wire \out_idx_reg_720[17]_i_3_n_0 ;
  wire \out_idx_reg_720[17]_i_4_n_0 ;
  wire \out_idx_reg_720[17]_i_5_n_0 ;
  wire \out_idx_reg_720[21]_i_2_n_0 ;
  wire \out_idx_reg_720[21]_i_3_n_0 ;
  wire \out_idx_reg_720[21]_i_4_n_0 ;
  wire \out_idx_reg_720[21]_i_5_n_0 ;
  wire \out_idx_reg_720[25]_i_2_n_0 ;
  wire \out_idx_reg_720[25]_i_3_n_0 ;
  wire \out_idx_reg_720[25]_i_4_n_0 ;
  wire \out_idx_reg_720[25]_i_5_n_0 ;
  wire \out_idx_reg_720[29]_i_2_n_0 ;
  wire \out_idx_reg_720[29]_i_3_n_0 ;
  wire \out_idx_reg_720[29]_i_4_n_0 ;
  wire \out_idx_reg_720[29]_i_5_n_0 ;
  wire \out_idx_reg_720[31]_i_2_n_0 ;
  wire \out_idx_reg_720[31]_i_3_n_0 ;
  wire \out_idx_reg_720[9]_i_2_n_0 ;
  wire \out_idx_reg_720[9]_i_3_n_0 ;
  wire \out_idx_reg_720[9]_i_4_n_0 ;
  wire \out_idx_reg_720_reg[13]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[13]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[13]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[13]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[17]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[17]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[17]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[17]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[21]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[21]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[21]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[21]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[25]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[25]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[25]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[25]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[29]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[29]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[29]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[29]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[31]_i_1_n_3 ;
  wire \out_idx_reg_720_reg[9]_i_1_n_0 ;
  wire \out_idx_reg_720_reg[9]_i_1_n_1 ;
  wire \out_idx_reg_720_reg[9]_i_1_n_2 ;
  wire \out_idx_reg_720_reg[9]_i_1_n_3 ;
  wire p_12_in;
  wire reset;
  wire [0:0]row4_fu_116;
  wire [0:0]row_reg_681;
  wire \row_reg_681[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [8:0]select_ln65_fu_344_p3;
  wire [8:1]select_ln65_reg_644;
  wire [63:0]src;
  wire [63:0]src_read_reg_615;
  wire [24:0]tmp_1_fu_420_p4;
  wire [24:0]tmp_fu_405_p4;
  wire trunc_ln77_reg_664;
  wire [3:2]\NLW_add_ln68_1_reg_691_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_1_reg_691_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_dst_col_1_reg_725_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dst_col_1_reg_725_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_dst_row_16_fu_128_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_731_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_737_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_out_idx_reg_720_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_idx_reg_720_reg[31]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln689_fu_124[0]_i_1 
       (.I0(row_reg_681),
        .O(add_ln68_fu_534_p2));
  FDSE #(
    .INIT(1'b0)) 
    \add_ln689_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_fu_534_p2),
        .Q(add_ln689_fu_124),
        .S(ap_NS_fsm16_out));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_1_reg_691[0]_i_1 
       (.I0(indvar_flatten3_fu_112[0]),
        .O(add_ln68_1_fu_388_p2[0]));
  FDRE \add_ln68_1_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[0]),
        .Q(add_ln68_1_reg_691[0]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[10]),
        .Q(add_ln68_1_reg_691[10]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[11]),
        .Q(add_ln68_1_reg_691[11]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[12]),
        .Q(add_ln68_1_reg_691[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_691_reg[12]_i_1 
       (.CI(\add_ln68_1_reg_691_reg[8]_i_1_n_0 ),
        .CO({\add_ln68_1_reg_691_reg[12]_i_1_n_0 ,\add_ln68_1_reg_691_reg[12]_i_1_n_1 ,\add_ln68_1_reg_691_reg[12]_i_1_n_2 ,\add_ln68_1_reg_691_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_388_p2[12:9]),
        .S(indvar_flatten3_fu_112[12:9]));
  FDRE \add_ln68_1_reg_691_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[13]),
        .Q(add_ln68_1_reg_691[13]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[14]),
        .Q(add_ln68_1_reg_691[14]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[15]),
        .Q(add_ln68_1_reg_691[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_691_reg[15]_i_1 
       (.CI(\add_ln68_1_reg_691_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln68_1_reg_691_reg[15]_i_1_CO_UNCONNECTED [3:2],\add_ln68_1_reg_691_reg[15]_i_1_n_2 ,\add_ln68_1_reg_691_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln68_1_reg_691_reg[15]_i_1_O_UNCONNECTED [3],add_ln68_1_fu_388_p2[15:13]}),
        .S({1'b0,indvar_flatten3_fu_112[15:13]}));
  FDRE \add_ln68_1_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[1]),
        .Q(add_ln68_1_reg_691[1]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[2]),
        .Q(add_ln68_1_reg_691[2]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[3]),
        .Q(add_ln68_1_reg_691[3]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[4]),
        .Q(add_ln68_1_reg_691[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_691_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln68_1_reg_691_reg[4]_i_1_n_0 ,\add_ln68_1_reg_691_reg[4]_i_1_n_1 ,\add_ln68_1_reg_691_reg[4]_i_1_n_2 ,\add_ln68_1_reg_691_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten3_fu_112[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_388_p2[4:1]),
        .S(indvar_flatten3_fu_112[4:1]));
  FDRE \add_ln68_1_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[5]),
        .Q(add_ln68_1_reg_691[5]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[6]),
        .Q(add_ln68_1_reg_691[6]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[7]),
        .Q(add_ln68_1_reg_691[7]),
        .R(1'b0));
  FDRE \add_ln68_1_reg_691_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[8]),
        .Q(add_ln68_1_reg_691[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln68_1_reg_691_reg[8]_i_1 
       (.CI(\add_ln68_1_reg_691_reg[4]_i_1_n_0 ),
        .CO({\add_ln68_1_reg_691_reg[8]_i_1_n_0 ,\add_ln68_1_reg_691_reg[8]_i_1_n_1 ,\add_ln68_1_reg_691_reg[8]_i_1_n_2 ,\add_ln68_1_reg_691_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln68_1_fu_388_p2[8:5]),
        .S(indvar_flatten3_fu_112[8:5]));
  FDRE \add_ln68_1_reg_691_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln68_1_fu_388_p2[9]),
        .Q(add_ln68_1_reg_691[9]),
        .R(1'b0));
  FDRE \and_ln77_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(gmem_m_axi_U_n_15),
        .Q(and_ln77_reg_687),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln82_reg_716[0]_i_1 
       (.I0(icmp_ln82_1_fu_429_p2),
        .I1(icmp_ln82_fu_414_p2),
        .O(p_12_in));
  FDRE \and_ln82_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_12_in),
        .Q(and_ln82_reg_716),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ce1),
        .I1(trunc_ln77_reg_664),
        .I2(add_ln689_fu_124),
        .I3(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .I4(row4_fu_116),
        .O(ap_NS_fsm[11]));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0),
        .I2(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I3(ap_CS_fsm_state14),
        .O(ap_NS_fsm[13]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0),
        .I1(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I2(ap_CS_fsm_state14),
        .I3(icmp_ln82_1_fu_429_p2),
        .I4(icmp_ln82_fu_414_p2),
        .O(ap_NS_fsm[14]));
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(first_iter_0_reg_260),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(I_CH0_RREADY),
        .Q(ce1),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(I_CH0_ARVALID),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(reset));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pooling_2x2_fu_286_n_4),
        .Q(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pooling_2x2_fu_286_n_7),
        .Q(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col5_fu_120[1]_i_1 
       (.I0(trunc_ln77_reg_664),
        .I1(select_ln65_reg_644[1]),
        .O(col_fu_523_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col5_fu_120[2]_i_1 
       (.I0(select_ln65_reg_644[2]),
        .I1(select_ln65_reg_644[1]),
        .I2(trunc_ln77_reg_664),
        .O(\col5_fu_120[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col5_fu_120[3]_i_1 
       (.I0(select_ln65_reg_644[3]),
        .I1(select_ln65_reg_644[2]),
        .I2(trunc_ln77_reg_664),
        .I3(select_ln65_reg_644[1]),
        .O(\col5_fu_120[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col5_fu_120[4]_i_1 
       (.I0(select_ln65_reg_644[4]),
        .I1(select_ln65_reg_644[3]),
        .I2(select_ln65_reg_644[1]),
        .I3(trunc_ln77_reg_664),
        .I4(select_ln65_reg_644[2]),
        .O(\col5_fu_120[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col5_fu_120[5]_i_1 
       (.I0(select_ln65_reg_644[5]),
        .I1(select_ln65_reg_644[4]),
        .I2(select_ln65_reg_644[2]),
        .I3(trunc_ln77_reg_664),
        .I4(select_ln65_reg_644[1]),
        .I5(select_ln65_reg_644[3]),
        .O(\col5_fu_120[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \col5_fu_120[6]_i_1 
       (.I0(select_ln65_reg_644[6]),
        .I1(gmem_m_axi_U_n_19),
        .O(col_fu_523_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \col5_fu_120[7]_i_1 
       (.I0(select_ln65_reg_644[7]),
        .I1(gmem_m_axi_U_n_19),
        .I2(select_ln65_reg_644[6]),
        .O(col_fu_523_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \col5_fu_120[8]_i_3 
       (.I0(select_ln65_reg_644[8]),
        .I1(select_ln65_reg_644[6]),
        .I2(gmem_m_axi_U_n_19),
        .I3(select_ln65_reg_644[7]),
        .O(col_fu_523_p2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(col_fu_523_p2[0]),
        .Q(col5_fu_120[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(col_fu_523_p2[1]),
        .Q(col5_fu_120[1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(\col5_fu_120[2]_i_1_n_0 ),
        .Q(col5_fu_120[2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(\col5_fu_120[3]_i_1_n_0 ),
        .Q(col5_fu_120[3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(\col5_fu_120[4]_i_1_n_0 ),
        .Q(col5_fu_120[4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(\col5_fu_120[5]_i_1_n_0 ),
        .Q(col5_fu_120[5]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(col_fu_523_p2[6]),
        .Q(col5_fu_120[6]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(col_fu_523_p2[7]),
        .Q(col5_fu_120[7]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \col5_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(col_fu_523_p2[8]),
        .Q(col5_fu_120[8]),
        .R(ap_NS_fsm16_out));
  design_1_image_pooling_0_0_image_pooling_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state1}),
        .SR(control_s_axi_U_n_0),
        .\ap_CS_fsm[1]_i_2 (indvar_flatten3_fu_112),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_NS_fsm16_out(ap_NS_fsm16_out),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .dst_col_17_fu_132(dst_col_17_fu_132),
        .dst_max(dst_max),
        .dst_min(dst_min),
        .\dst_row_16_fu_128[0]_i_3_0 (dst_col_1_reg_725),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .\first_iter_0_reg_260_reg[0] (control_s_axi_U_n_6),
        .\indvar_flatten3_fu_112_reg[15] (control_s_axi_U_n_4),
        .int_ap_start_reg_0(gmem_m_axi_U_n_16),
        .int_task_ap_done_reg_0(reset),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .src(src));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[0]),
        .Q(\dst_col_17_fu_132_reg_n_0_[0] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[10]),
        .Q(tmp_1_fu_420_p4[3]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[11]),
        .Q(tmp_1_fu_420_p4[4]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[12]),
        .Q(tmp_1_fu_420_p4[5]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[13]),
        .Q(tmp_1_fu_420_p4[6]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[14]),
        .Q(tmp_1_fu_420_p4[7]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[15]),
        .Q(tmp_1_fu_420_p4[8]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[16]),
        .Q(tmp_1_fu_420_p4[9]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[17]),
        .Q(tmp_1_fu_420_p4[10]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[18]),
        .Q(tmp_1_fu_420_p4[11]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[19]),
        .Q(tmp_1_fu_420_p4[12]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[1]),
        .Q(\dst_col_17_fu_132_reg_n_0_[1] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[20]),
        .Q(tmp_1_fu_420_p4[13]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[21]),
        .Q(tmp_1_fu_420_p4[14]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[22]),
        .Q(tmp_1_fu_420_p4[15]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[23]),
        .Q(tmp_1_fu_420_p4[16]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[24]),
        .Q(tmp_1_fu_420_p4[17]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[25]),
        .Q(tmp_1_fu_420_p4[18]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[26]),
        .Q(tmp_1_fu_420_p4[19]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[27]),
        .Q(tmp_1_fu_420_p4[20]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[28]),
        .Q(tmp_1_fu_420_p4[21]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[29]),
        .Q(tmp_1_fu_420_p4[22]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[2]),
        .Q(\dst_col_17_fu_132_reg_n_0_[2] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[30]),
        .Q(tmp_1_fu_420_p4[23]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[31]),
        .Q(tmp_1_fu_420_p4[24]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[3]),
        .Q(\dst_col_17_fu_132_reg_n_0_[3] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[4]),
        .Q(\dst_col_17_fu_132_reg_n_0_[4] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[5]),
        .Q(\dst_col_17_fu_132_reg_n_0_[5] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[6]),
        .Q(\dst_col_17_fu_132_reg_n_0_[6] ),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[7]),
        .Q(tmp_1_fu_420_p4[0]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[8]),
        .Q(tmp_1_fu_420_p4[1]),
        .R(control_s_axi_U_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dst_col_17_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(dst_col_1_reg_725[9]),
        .Q(tmp_1_fu_420_p4[2]),
        .R(control_s_axi_U_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \dst_col_1_reg_725[0]_i_1 
       (.I0(\dst_col_17_fu_132_reg_n_0_[0] ),
        .O(dst_col_1_fu_451_p2[0]));
  FDRE \dst_col_1_reg_725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[0]),
        .Q(dst_col_1_reg_725[0]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[10]),
        .Q(dst_col_1_reg_725[10]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[11]),
        .Q(dst_col_1_reg_725[11]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[12]),
        .Q(dst_col_1_reg_725[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[12]_i_1 
       (.CI(\dst_col_1_reg_725_reg[8]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[12]_i_1_n_0 ,\dst_col_1_reg_725_reg[12]_i_1_n_1 ,\dst_col_1_reg_725_reg[12]_i_1_n_2 ,\dst_col_1_reg_725_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[12:9]),
        .S(tmp_1_fu_420_p4[5:2]));
  FDRE \dst_col_1_reg_725_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[13]),
        .Q(dst_col_1_reg_725[13]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[14]),
        .Q(dst_col_1_reg_725[14]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[15]),
        .Q(dst_col_1_reg_725[15]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[16]),
        .Q(dst_col_1_reg_725[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[16]_i_1 
       (.CI(\dst_col_1_reg_725_reg[12]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[16]_i_1_n_0 ,\dst_col_1_reg_725_reg[16]_i_1_n_1 ,\dst_col_1_reg_725_reg[16]_i_1_n_2 ,\dst_col_1_reg_725_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[16:13]),
        .S(tmp_1_fu_420_p4[9:6]));
  FDRE \dst_col_1_reg_725_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[17]),
        .Q(dst_col_1_reg_725[17]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[18]),
        .Q(dst_col_1_reg_725[18]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[19]),
        .Q(dst_col_1_reg_725[19]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[1]),
        .Q(dst_col_1_reg_725[1]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[20]),
        .Q(dst_col_1_reg_725[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[20]_i_1 
       (.CI(\dst_col_1_reg_725_reg[16]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[20]_i_1_n_0 ,\dst_col_1_reg_725_reg[20]_i_1_n_1 ,\dst_col_1_reg_725_reg[20]_i_1_n_2 ,\dst_col_1_reg_725_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[20:17]),
        .S(tmp_1_fu_420_p4[13:10]));
  FDRE \dst_col_1_reg_725_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[21]),
        .Q(dst_col_1_reg_725[21]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[22]),
        .Q(dst_col_1_reg_725[22]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[23]),
        .Q(dst_col_1_reg_725[23]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[24]),
        .Q(dst_col_1_reg_725[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[24]_i_1 
       (.CI(\dst_col_1_reg_725_reg[20]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[24]_i_1_n_0 ,\dst_col_1_reg_725_reg[24]_i_1_n_1 ,\dst_col_1_reg_725_reg[24]_i_1_n_2 ,\dst_col_1_reg_725_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[24:21]),
        .S(tmp_1_fu_420_p4[17:14]));
  FDRE \dst_col_1_reg_725_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[25]),
        .Q(dst_col_1_reg_725[25]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[26]),
        .Q(dst_col_1_reg_725[26]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[27]),
        .Q(dst_col_1_reg_725[27]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[28]),
        .Q(dst_col_1_reg_725[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[28]_i_1 
       (.CI(\dst_col_1_reg_725_reg[24]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[28]_i_1_n_0 ,\dst_col_1_reg_725_reg[28]_i_1_n_1 ,\dst_col_1_reg_725_reg[28]_i_1_n_2 ,\dst_col_1_reg_725_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[28:25]),
        .S(tmp_1_fu_420_p4[21:18]));
  FDRE \dst_col_1_reg_725_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[29]),
        .Q(dst_col_1_reg_725[29]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[2]),
        .Q(dst_col_1_reg_725[2]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[30]),
        .Q(dst_col_1_reg_725[30]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[31]),
        .Q(dst_col_1_reg_725[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[31]_i_1 
       (.CI(\dst_col_1_reg_725_reg[28]_i_1_n_0 ),
        .CO({\NLW_dst_col_1_reg_725_reg[31]_i_1_CO_UNCONNECTED [3:2],\dst_col_1_reg_725_reg[31]_i_1_n_2 ,\dst_col_1_reg_725_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dst_col_1_reg_725_reg[31]_i_1_O_UNCONNECTED [3],dst_col_1_fu_451_p2[31:29]}),
        .S({1'b0,tmp_1_fu_420_p4[24:22]}));
  FDRE \dst_col_1_reg_725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[3]),
        .Q(dst_col_1_reg_725[3]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[4]),
        .Q(dst_col_1_reg_725[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dst_col_1_reg_725_reg[4]_i_1_n_0 ,\dst_col_1_reg_725_reg[4]_i_1_n_1 ,\dst_col_1_reg_725_reg[4]_i_1_n_2 ,\dst_col_1_reg_725_reg[4]_i_1_n_3 }),
        .CYINIT(\dst_col_17_fu_132_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[4:1]),
        .S({\dst_col_17_fu_132_reg_n_0_[4] ,\dst_col_17_fu_132_reg_n_0_[3] ,\dst_col_17_fu_132_reg_n_0_[2] ,\dst_col_17_fu_132_reg_n_0_[1] }));
  FDRE \dst_col_1_reg_725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[5]),
        .Q(dst_col_1_reg_725[5]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[6]),
        .Q(dst_col_1_reg_725[6]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[7]),
        .Q(dst_col_1_reg_725[7]),
        .R(1'b0));
  FDRE \dst_col_1_reg_725_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[8]),
        .Q(dst_col_1_reg_725[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dst_col_1_reg_725_reg[8]_i_1 
       (.CI(\dst_col_1_reg_725_reg[4]_i_1_n_0 ),
        .CO({\dst_col_1_reg_725_reg[8]_i_1_n_0 ,\dst_col_1_reg_725_reg[8]_i_1_n_1 ,\dst_col_1_reg_725_reg[8]_i_1_n_2 ,\dst_col_1_reg_725_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dst_col_1_fu_451_p2[8:5]),
        .S({tmp_1_fu_420_p4[1:0],\dst_col_17_fu_132_reg_n_0_[6] ,\dst_col_17_fu_132_reg_n_0_[5] }));
  FDRE \dst_col_1_reg_725_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dst_col_1_fu_451_p2[9]),
        .Q(dst_col_1_reg_725[9]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[0]),
        .Q(dst_max_read_reg_605[0]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[10]),
        .Q(dst_max_read_reg_605[10]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[11]),
        .Q(dst_max_read_reg_605[11]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[12]),
        .Q(dst_max_read_reg_605[12]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[13]),
        .Q(dst_max_read_reg_605[13]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[14]),
        .Q(dst_max_read_reg_605[14]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[15]),
        .Q(dst_max_read_reg_605[15]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[16]),
        .Q(dst_max_read_reg_605[16]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[17]),
        .Q(dst_max_read_reg_605[17]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[18]),
        .Q(dst_max_read_reg_605[18]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[19]),
        .Q(dst_max_read_reg_605[19]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[1]),
        .Q(dst_max_read_reg_605[1]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[20]),
        .Q(dst_max_read_reg_605[20]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[21]),
        .Q(dst_max_read_reg_605[21]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[22]),
        .Q(dst_max_read_reg_605[22]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[23]),
        .Q(dst_max_read_reg_605[23]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[24]),
        .Q(dst_max_read_reg_605[24]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[25]),
        .Q(dst_max_read_reg_605[25]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[26]),
        .Q(dst_max_read_reg_605[26]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[27]),
        .Q(dst_max_read_reg_605[27]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[28]),
        .Q(dst_max_read_reg_605[28]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[29]),
        .Q(dst_max_read_reg_605[29]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[2]),
        .Q(dst_max_read_reg_605[2]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[30]),
        .Q(dst_max_read_reg_605[30]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[31]),
        .Q(dst_max_read_reg_605[31]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[32]),
        .Q(dst_max_read_reg_605[32]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[33]),
        .Q(dst_max_read_reg_605[33]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[34]),
        .Q(dst_max_read_reg_605[34]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[35]),
        .Q(dst_max_read_reg_605[35]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[36]),
        .Q(dst_max_read_reg_605[36]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[37]),
        .Q(dst_max_read_reg_605[37]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[38]),
        .Q(dst_max_read_reg_605[38]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[39]),
        .Q(dst_max_read_reg_605[39]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[3]),
        .Q(dst_max_read_reg_605[3]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[40]),
        .Q(dst_max_read_reg_605[40]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[41]),
        .Q(dst_max_read_reg_605[41]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[42]),
        .Q(dst_max_read_reg_605[42]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[43]),
        .Q(dst_max_read_reg_605[43]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[44]),
        .Q(dst_max_read_reg_605[44]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[45]),
        .Q(dst_max_read_reg_605[45]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[46]),
        .Q(dst_max_read_reg_605[46]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[47]),
        .Q(dst_max_read_reg_605[47]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[48]),
        .Q(dst_max_read_reg_605[48]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[49]),
        .Q(dst_max_read_reg_605[49]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[4]),
        .Q(dst_max_read_reg_605[4]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[50]),
        .Q(dst_max_read_reg_605[50]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[51]),
        .Q(dst_max_read_reg_605[51]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[52]),
        .Q(dst_max_read_reg_605[52]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[53]),
        .Q(dst_max_read_reg_605[53]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[54]),
        .Q(dst_max_read_reg_605[54]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[55]),
        .Q(dst_max_read_reg_605[55]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[56]),
        .Q(dst_max_read_reg_605[56]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[57]),
        .Q(dst_max_read_reg_605[57]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[58]),
        .Q(dst_max_read_reg_605[58]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[59]),
        .Q(dst_max_read_reg_605[59]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[5]),
        .Q(dst_max_read_reg_605[5]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[60]),
        .Q(dst_max_read_reg_605[60]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[61]),
        .Q(dst_max_read_reg_605[61]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[62]),
        .Q(dst_max_read_reg_605[62]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[63]),
        .Q(dst_max_read_reg_605[63]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[6]),
        .Q(dst_max_read_reg_605[6]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[7]),
        .Q(dst_max_read_reg_605[7]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[8]),
        .Q(dst_max_read_reg_605[8]),
        .R(1'b0));
  FDRE \dst_max_read_reg_605_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_max[9]),
        .Q(dst_max_read_reg_605[9]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[0]),
        .Q(dst_min_read_reg_610[0]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[10]),
        .Q(dst_min_read_reg_610[10]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[11]),
        .Q(dst_min_read_reg_610[11]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[12]),
        .Q(dst_min_read_reg_610[12]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[13]),
        .Q(dst_min_read_reg_610[13]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[14]),
        .Q(dst_min_read_reg_610[14]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[15]),
        .Q(dst_min_read_reg_610[15]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[16]),
        .Q(dst_min_read_reg_610[16]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[17]),
        .Q(dst_min_read_reg_610[17]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[18]),
        .Q(dst_min_read_reg_610[18]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[19]),
        .Q(dst_min_read_reg_610[19]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[1]),
        .Q(dst_min_read_reg_610[1]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[20]),
        .Q(dst_min_read_reg_610[20]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[21]),
        .Q(dst_min_read_reg_610[21]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[22]),
        .Q(dst_min_read_reg_610[22]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[23]),
        .Q(dst_min_read_reg_610[23]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[24]),
        .Q(dst_min_read_reg_610[24]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[25]),
        .Q(dst_min_read_reg_610[25]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[26]),
        .Q(dst_min_read_reg_610[26]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[27]),
        .Q(dst_min_read_reg_610[27]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[28]),
        .Q(dst_min_read_reg_610[28]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[29]),
        .Q(dst_min_read_reg_610[29]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[2]),
        .Q(dst_min_read_reg_610[2]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[30]),
        .Q(dst_min_read_reg_610[30]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[31]),
        .Q(dst_min_read_reg_610[31]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[32]),
        .Q(dst_min_read_reg_610[32]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[33]),
        .Q(dst_min_read_reg_610[33]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[34]),
        .Q(dst_min_read_reg_610[34]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[35]),
        .Q(dst_min_read_reg_610[35]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[36]),
        .Q(dst_min_read_reg_610[36]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[37]),
        .Q(dst_min_read_reg_610[37]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[38]),
        .Q(dst_min_read_reg_610[38]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[39]),
        .Q(dst_min_read_reg_610[39]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[3]),
        .Q(dst_min_read_reg_610[3]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[40]),
        .Q(dst_min_read_reg_610[40]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[41]),
        .Q(dst_min_read_reg_610[41]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[42]),
        .Q(dst_min_read_reg_610[42]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[43]),
        .Q(dst_min_read_reg_610[43]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[44]),
        .Q(dst_min_read_reg_610[44]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[45]),
        .Q(dst_min_read_reg_610[45]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[46]),
        .Q(dst_min_read_reg_610[46]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[47]),
        .Q(dst_min_read_reg_610[47]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[48]),
        .Q(dst_min_read_reg_610[48]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[49]),
        .Q(dst_min_read_reg_610[49]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[4]),
        .Q(dst_min_read_reg_610[4]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[50]),
        .Q(dst_min_read_reg_610[50]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[51]),
        .Q(dst_min_read_reg_610[51]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[52]),
        .Q(dst_min_read_reg_610[52]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[53]),
        .Q(dst_min_read_reg_610[53]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[54]),
        .Q(dst_min_read_reg_610[54]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[55]),
        .Q(dst_min_read_reg_610[55]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[56]),
        .Q(dst_min_read_reg_610[56]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[57]),
        .Q(dst_min_read_reg_610[57]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[58]),
        .Q(dst_min_read_reg_610[58]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[59]),
        .Q(dst_min_read_reg_610[59]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[5]),
        .Q(dst_min_read_reg_610[5]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[60]),
        .Q(dst_min_read_reg_610[60]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[61]),
        .Q(dst_min_read_reg_610[61]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[62]),
        .Q(dst_min_read_reg_610[62]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[63]),
        .Q(dst_min_read_reg_610[63]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[6]),
        .Q(dst_min_read_reg_610[6]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[7]),
        .Q(dst_min_read_reg_610[7]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[8]),
        .Q(dst_min_read_reg_610[8]),
        .R(1'b0));
  FDRE \dst_min_read_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dst_min[9]),
        .Q(dst_min_read_reg_610[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dst_row_16_fu_128[0]_i_6 
       (.I0(\dst_row_16_fu_128_reg_n_0_[0] ),
        .O(\dst_row_16_fu_128[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[0]_i_2_n_7 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[0] ),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\dst_row_16_fu_128_reg[0]_i_2_n_0 ,\dst_row_16_fu_128_reg[0]_i_2_n_1 ,\dst_row_16_fu_128_reg[0]_i_2_n_2 ,\dst_row_16_fu_128_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\dst_row_16_fu_128_reg[0]_i_2_n_4 ,\dst_row_16_fu_128_reg[0]_i_2_n_5 ,\dst_row_16_fu_128_reg[0]_i_2_n_6 ,\dst_row_16_fu_128_reg[0]_i_2_n_7 }),
        .S({\dst_row_16_fu_128_reg_n_0_[3] ,\dst_row_16_fu_128_reg_n_0_[2] ,\dst_row_16_fu_128_reg_n_0_[1] ,\dst_row_16_fu_128[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[8]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[8]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[12]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[5]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[12]_i_1 
       (.CI(\dst_row_16_fu_128_reg[8]_i_1_n_0 ),
        .CO({\dst_row_16_fu_128_reg[12]_i_1_n_0 ,\dst_row_16_fu_128_reg[12]_i_1_n_1 ,\dst_row_16_fu_128_reg[12]_i_1_n_2 ,\dst_row_16_fu_128_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[12]_i_1_n_4 ,\dst_row_16_fu_128_reg[12]_i_1_n_5 ,\dst_row_16_fu_128_reg[12]_i_1_n_6 ,\dst_row_16_fu_128_reg[12]_i_1_n_7 }),
        .S(tmp_fu_405_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[12]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[6]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[12]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[7]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[12]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[8]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[16]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[9]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[16]_i_1 
       (.CI(\dst_row_16_fu_128_reg[12]_i_1_n_0 ),
        .CO({\dst_row_16_fu_128_reg[16]_i_1_n_0 ,\dst_row_16_fu_128_reg[16]_i_1_n_1 ,\dst_row_16_fu_128_reg[16]_i_1_n_2 ,\dst_row_16_fu_128_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[16]_i_1_n_4 ,\dst_row_16_fu_128_reg[16]_i_1_n_5 ,\dst_row_16_fu_128_reg[16]_i_1_n_6 ,\dst_row_16_fu_128_reg[16]_i_1_n_7 }),
        .S(tmp_fu_405_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[16]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[10]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[16]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[11]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[16]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[12]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[0]_i_2_n_6 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[1] ),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[20]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[13]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[20]_i_1 
       (.CI(\dst_row_16_fu_128_reg[16]_i_1_n_0 ),
        .CO({\dst_row_16_fu_128_reg[20]_i_1_n_0 ,\dst_row_16_fu_128_reg[20]_i_1_n_1 ,\dst_row_16_fu_128_reg[20]_i_1_n_2 ,\dst_row_16_fu_128_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[20]_i_1_n_4 ,\dst_row_16_fu_128_reg[20]_i_1_n_5 ,\dst_row_16_fu_128_reg[20]_i_1_n_6 ,\dst_row_16_fu_128_reg[20]_i_1_n_7 }),
        .S(tmp_fu_405_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[20]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[14]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[20]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[15]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[20]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[16]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[24] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[24]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[17]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[24]_i_1 
       (.CI(\dst_row_16_fu_128_reg[20]_i_1_n_0 ),
        .CO({\dst_row_16_fu_128_reg[24]_i_1_n_0 ,\dst_row_16_fu_128_reg[24]_i_1_n_1 ,\dst_row_16_fu_128_reg[24]_i_1_n_2 ,\dst_row_16_fu_128_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[24]_i_1_n_4 ,\dst_row_16_fu_128_reg[24]_i_1_n_5 ,\dst_row_16_fu_128_reg[24]_i_1_n_6 ,\dst_row_16_fu_128_reg[24]_i_1_n_7 }),
        .S(tmp_fu_405_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[25] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[24]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[18]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[26] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[24]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[19]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[27] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[24]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[20]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[28] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[28]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[21]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[28]_i_1 
       (.CI(\dst_row_16_fu_128_reg[24]_i_1_n_0 ),
        .CO({\NLW_dst_row_16_fu_128_reg[28]_i_1_CO_UNCONNECTED [3],\dst_row_16_fu_128_reg[28]_i_1_n_1 ,\dst_row_16_fu_128_reg[28]_i_1_n_2 ,\dst_row_16_fu_128_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[28]_i_1_n_4 ,\dst_row_16_fu_128_reg[28]_i_1_n_5 ,\dst_row_16_fu_128_reg[28]_i_1_n_6 ,\dst_row_16_fu_128_reg[28]_i_1_n_7 }),
        .S(tmp_fu_405_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[29] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[28]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[22]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[0]_i_2_n_5 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[2] ),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[30] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[28]_i_1_n_5 ),
        .Q(tmp_fu_405_p4[23]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[31] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[28]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[24]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[0]_i_2_n_4 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[3] ),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[4]_i_1_n_7 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[4] ),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[4]_i_1 
       (.CI(\dst_row_16_fu_128_reg[0]_i_2_n_0 ),
        .CO({\dst_row_16_fu_128_reg[4]_i_1_n_0 ,\dst_row_16_fu_128_reg[4]_i_1_n_1 ,\dst_row_16_fu_128_reg[4]_i_1_n_2 ,\dst_row_16_fu_128_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[4]_i_1_n_4 ,\dst_row_16_fu_128_reg[4]_i_1_n_5 ,\dst_row_16_fu_128_reg[4]_i_1_n_6 ,\dst_row_16_fu_128_reg[4]_i_1_n_7 }),
        .S({tmp_fu_405_p4[0],\dst_row_16_fu_128_reg_n_0_[6] ,\dst_row_16_fu_128_reg_n_0_[5] ,\dst_row_16_fu_128_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[4]_i_1_n_6 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[5] ),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[4]_i_1_n_5 ),
        .Q(\dst_row_16_fu_128_reg_n_0_[6] ),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[4]_i_1_n_4 ),
        .Q(tmp_fu_405_p4[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[8]_i_1_n_7 ),
        .Q(tmp_fu_405_p4[1]),
        .R(ap_NS_fsm16_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dst_row_16_fu_128_reg[8]_i_1 
       (.CI(\dst_row_16_fu_128_reg[4]_i_1_n_0 ),
        .CO({\dst_row_16_fu_128_reg[8]_i_1_n_0 ,\dst_row_16_fu_128_reg[8]_i_1_n_1 ,\dst_row_16_fu_128_reg[8]_i_1_n_2 ,\dst_row_16_fu_128_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dst_row_16_fu_128_reg[8]_i_1_n_4 ,\dst_row_16_fu_128_reg[8]_i_1_n_5 ,\dst_row_16_fu_128_reg[8]_i_1_n_6 ,\dst_row_16_fu_128_reg[8]_i_1_n_7 }),
        .S(tmp_fu_405_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \dst_row_16_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(dst_col_17_fu_132),
        .D(\dst_row_16_fu_128_reg[8]_i_1_n_6 ),
        .Q(tmp_fu_405_p4[2]),
        .R(ap_NS_fsm16_out));
  FDRE \first_iter_0_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_6),
        .Q(first_iter_0_reg_260),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[11]_i_2 
       (.I0(out_idx_reg_720[11]),
        .I1(dst_min_read_reg_610[11]),
        .O(\gmem_addr_1_reg_731[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[11]_i_3 
       (.I0(out_idx_reg_720[10]),
        .I1(dst_min_read_reg_610[10]),
        .O(\gmem_addr_1_reg_731[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[11]_i_4 
       (.I0(out_idx_reg_720[9]),
        .I1(dst_min_read_reg_610[9]),
        .O(\gmem_addr_1_reg_731[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[11]_i_5 
       (.I0(out_idx_reg_720[8]),
        .I1(dst_min_read_reg_610[8]),
        .O(\gmem_addr_1_reg_731[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[15]_i_2 
       (.I0(out_idx_reg_720[15]),
        .I1(dst_min_read_reg_610[15]),
        .O(\gmem_addr_1_reg_731[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[15]_i_3 
       (.I0(out_idx_reg_720[14]),
        .I1(dst_min_read_reg_610[14]),
        .O(\gmem_addr_1_reg_731[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[15]_i_4 
       (.I0(out_idx_reg_720[13]),
        .I1(dst_min_read_reg_610[13]),
        .O(\gmem_addr_1_reg_731[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[15]_i_5 
       (.I0(out_idx_reg_720[12]),
        .I1(dst_min_read_reg_610[12]),
        .O(\gmem_addr_1_reg_731[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[19]_i_2 
       (.I0(out_idx_reg_720[19]),
        .I1(dst_min_read_reg_610[19]),
        .O(\gmem_addr_1_reg_731[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[19]_i_3 
       (.I0(out_idx_reg_720[18]),
        .I1(dst_min_read_reg_610[18]),
        .O(\gmem_addr_1_reg_731[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[19]_i_4 
       (.I0(out_idx_reg_720[17]),
        .I1(dst_min_read_reg_610[17]),
        .O(\gmem_addr_1_reg_731[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[19]_i_5 
       (.I0(out_idx_reg_720[16]),
        .I1(dst_min_read_reg_610[16]),
        .O(\gmem_addr_1_reg_731[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[23]_i_2 
       (.I0(out_idx_reg_720[23]),
        .I1(dst_min_read_reg_610[23]),
        .O(\gmem_addr_1_reg_731[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[23]_i_3 
       (.I0(out_idx_reg_720[22]),
        .I1(dst_min_read_reg_610[22]),
        .O(\gmem_addr_1_reg_731[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[23]_i_4 
       (.I0(out_idx_reg_720[21]),
        .I1(dst_min_read_reg_610[21]),
        .O(\gmem_addr_1_reg_731[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[23]_i_5 
       (.I0(out_idx_reg_720[20]),
        .I1(dst_min_read_reg_610[20]),
        .O(\gmem_addr_1_reg_731[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[27]_i_2 
       (.I0(out_idx_reg_720[27]),
        .I1(dst_min_read_reg_610[27]),
        .O(\gmem_addr_1_reg_731[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[27]_i_3 
       (.I0(out_idx_reg_720[26]),
        .I1(dst_min_read_reg_610[26]),
        .O(\gmem_addr_1_reg_731[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[27]_i_4 
       (.I0(out_idx_reg_720[25]),
        .I1(dst_min_read_reg_610[25]),
        .O(\gmem_addr_1_reg_731[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[27]_i_5 
       (.I0(out_idx_reg_720[24]),
        .I1(dst_min_read_reg_610[24]),
        .O(\gmem_addr_1_reg_731[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_731[31]_i_2 
       (.I0(dst_min_read_reg_610[31]),
        .O(\gmem_addr_1_reg_731[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[31]_i_3 
       (.I0(dst_min_read_reg_610[31]),
        .I1(out_idx_reg_720[31]),
        .O(\gmem_addr_1_reg_731[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[31]_i_4 
       (.I0(out_idx_reg_720[30]),
        .I1(dst_min_read_reg_610[30]),
        .O(\gmem_addr_1_reg_731[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[31]_i_5 
       (.I0(out_idx_reg_720[29]),
        .I1(dst_min_read_reg_610[29]),
        .O(\gmem_addr_1_reg_731[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[31]_i_6 
       (.I0(out_idx_reg_720[28]),
        .I1(dst_min_read_reg_610[28]),
        .O(\gmem_addr_1_reg_731[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[35]_i_2 
       (.I0(dst_min_read_reg_610[34]),
        .I1(dst_min_read_reg_610[35]),
        .O(\gmem_addr_1_reg_731[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[35]_i_3 
       (.I0(dst_min_read_reg_610[33]),
        .I1(dst_min_read_reg_610[34]),
        .O(\gmem_addr_1_reg_731[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[35]_i_4 
       (.I0(dst_min_read_reg_610[32]),
        .I1(dst_min_read_reg_610[33]),
        .O(\gmem_addr_1_reg_731[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[35]_i_5 
       (.I0(dst_min_read_reg_610[31]),
        .I1(dst_min_read_reg_610[32]),
        .O(\gmem_addr_1_reg_731[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[39]_i_2 
       (.I0(dst_min_read_reg_610[38]),
        .I1(dst_min_read_reg_610[39]),
        .O(\gmem_addr_1_reg_731[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[39]_i_3 
       (.I0(dst_min_read_reg_610[37]),
        .I1(dst_min_read_reg_610[38]),
        .O(\gmem_addr_1_reg_731[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[39]_i_4 
       (.I0(dst_min_read_reg_610[36]),
        .I1(dst_min_read_reg_610[37]),
        .O(\gmem_addr_1_reg_731[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[39]_i_5 
       (.I0(dst_min_read_reg_610[35]),
        .I1(dst_min_read_reg_610[36]),
        .O(\gmem_addr_1_reg_731[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[3]_i_2 
       (.I0(out_idx_reg_720[3]),
        .I1(dst_min_read_reg_610[3]),
        .O(\gmem_addr_1_reg_731[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[3]_i_3 
       (.I0(out_idx_reg_720[2]),
        .I1(dst_min_read_reg_610[2]),
        .O(\gmem_addr_1_reg_731[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[3]_i_4 
       (.I0(out_idx_reg_720[1]),
        .I1(dst_min_read_reg_610[1]),
        .O(\gmem_addr_1_reg_731[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[3]_i_5 
       (.I0(out_idx_reg_720[0]),
        .I1(dst_min_read_reg_610[0]),
        .O(\gmem_addr_1_reg_731[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[43]_i_2 
       (.I0(dst_min_read_reg_610[42]),
        .I1(dst_min_read_reg_610[43]),
        .O(\gmem_addr_1_reg_731[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[43]_i_3 
       (.I0(dst_min_read_reg_610[41]),
        .I1(dst_min_read_reg_610[42]),
        .O(\gmem_addr_1_reg_731[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[43]_i_4 
       (.I0(dst_min_read_reg_610[40]),
        .I1(dst_min_read_reg_610[41]),
        .O(\gmem_addr_1_reg_731[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[43]_i_5 
       (.I0(dst_min_read_reg_610[39]),
        .I1(dst_min_read_reg_610[40]),
        .O(\gmem_addr_1_reg_731[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[47]_i_2 
       (.I0(dst_min_read_reg_610[46]),
        .I1(dst_min_read_reg_610[47]),
        .O(\gmem_addr_1_reg_731[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[47]_i_3 
       (.I0(dst_min_read_reg_610[45]),
        .I1(dst_min_read_reg_610[46]),
        .O(\gmem_addr_1_reg_731[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[47]_i_4 
       (.I0(dst_min_read_reg_610[44]),
        .I1(dst_min_read_reg_610[45]),
        .O(\gmem_addr_1_reg_731[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[47]_i_5 
       (.I0(dst_min_read_reg_610[43]),
        .I1(dst_min_read_reg_610[44]),
        .O(\gmem_addr_1_reg_731[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[51]_i_2 
       (.I0(dst_min_read_reg_610[50]),
        .I1(dst_min_read_reg_610[51]),
        .O(\gmem_addr_1_reg_731[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[51]_i_3 
       (.I0(dst_min_read_reg_610[49]),
        .I1(dst_min_read_reg_610[50]),
        .O(\gmem_addr_1_reg_731[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[51]_i_4 
       (.I0(dst_min_read_reg_610[48]),
        .I1(dst_min_read_reg_610[49]),
        .O(\gmem_addr_1_reg_731[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[51]_i_5 
       (.I0(dst_min_read_reg_610[47]),
        .I1(dst_min_read_reg_610[48]),
        .O(\gmem_addr_1_reg_731[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[55]_i_2 
       (.I0(dst_min_read_reg_610[54]),
        .I1(dst_min_read_reg_610[55]),
        .O(\gmem_addr_1_reg_731[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[55]_i_3 
       (.I0(dst_min_read_reg_610[53]),
        .I1(dst_min_read_reg_610[54]),
        .O(\gmem_addr_1_reg_731[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[55]_i_4 
       (.I0(dst_min_read_reg_610[52]),
        .I1(dst_min_read_reg_610[53]),
        .O(\gmem_addr_1_reg_731[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[55]_i_5 
       (.I0(dst_min_read_reg_610[51]),
        .I1(dst_min_read_reg_610[52]),
        .O(\gmem_addr_1_reg_731[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[59]_i_2 
       (.I0(dst_min_read_reg_610[58]),
        .I1(dst_min_read_reg_610[59]),
        .O(\gmem_addr_1_reg_731[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[59]_i_3 
       (.I0(dst_min_read_reg_610[57]),
        .I1(dst_min_read_reg_610[58]),
        .O(\gmem_addr_1_reg_731[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[59]_i_4 
       (.I0(dst_min_read_reg_610[56]),
        .I1(dst_min_read_reg_610[57]),
        .O(\gmem_addr_1_reg_731[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[59]_i_5 
       (.I0(dst_min_read_reg_610[55]),
        .I1(dst_min_read_reg_610[56]),
        .O(\gmem_addr_1_reg_731[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[63]_i_2 
       (.I0(dst_min_read_reg_610[62]),
        .I1(dst_min_read_reg_610[63]),
        .O(\gmem_addr_1_reg_731[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[63]_i_3 
       (.I0(dst_min_read_reg_610[61]),
        .I1(dst_min_read_reg_610[62]),
        .O(\gmem_addr_1_reg_731[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[63]_i_4 
       (.I0(dst_min_read_reg_610[60]),
        .I1(dst_min_read_reg_610[61]),
        .O(\gmem_addr_1_reg_731[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_731[63]_i_5 
       (.I0(dst_min_read_reg_610[59]),
        .I1(dst_min_read_reg_610[60]),
        .O(\gmem_addr_1_reg_731[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[7]_i_2 
       (.I0(out_idx_reg_720[7]),
        .I1(dst_min_read_reg_610[7]),
        .O(\gmem_addr_1_reg_731[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[7]_i_3 
       (.I0(out_idx_reg_720[6]),
        .I1(dst_min_read_reg_610[6]),
        .O(\gmem_addr_1_reg_731[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[7]_i_4 
       (.I0(out_idx_reg_720[5]),
        .I1(dst_min_read_reg_610[5]),
        .O(\gmem_addr_1_reg_731[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_731[7]_i_5 
       (.I0(out_idx_reg_720[4]),
        .I1(dst_min_read_reg_610[4]),
        .O(\gmem_addr_1_reg_731[7]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[0]),
        .Q(gmem_addr_1_reg_731[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[10]),
        .Q(gmem_addr_1_reg_731[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[11]),
        .Q(gmem_addr_1_reg_731[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[11]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[11]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[11]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[11:8]),
        .O(add_ln84_fu_459_p2[11:8]),
        .S({\gmem_addr_1_reg_731[11]_i_2_n_0 ,\gmem_addr_1_reg_731[11]_i_3_n_0 ,\gmem_addr_1_reg_731[11]_i_4_n_0 ,\gmem_addr_1_reg_731[11]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[12]),
        .Q(gmem_addr_1_reg_731[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[13]),
        .Q(gmem_addr_1_reg_731[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[14]),
        .Q(gmem_addr_1_reg_731[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[15]),
        .Q(gmem_addr_1_reg_731[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[15]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[15]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[15]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[15:12]),
        .O(add_ln84_fu_459_p2[15:12]),
        .S({\gmem_addr_1_reg_731[15]_i_2_n_0 ,\gmem_addr_1_reg_731[15]_i_3_n_0 ,\gmem_addr_1_reg_731[15]_i_4_n_0 ,\gmem_addr_1_reg_731[15]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[16]),
        .Q(gmem_addr_1_reg_731[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[17]),
        .Q(gmem_addr_1_reg_731[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[18]),
        .Q(gmem_addr_1_reg_731[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[19]),
        .Q(gmem_addr_1_reg_731[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[19]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[19]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[19]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[19:16]),
        .O(add_ln84_fu_459_p2[19:16]),
        .S({\gmem_addr_1_reg_731[19]_i_2_n_0 ,\gmem_addr_1_reg_731[19]_i_3_n_0 ,\gmem_addr_1_reg_731[19]_i_4_n_0 ,\gmem_addr_1_reg_731[19]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[1]),
        .Q(gmem_addr_1_reg_731[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[20]),
        .Q(gmem_addr_1_reg_731[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[21]),
        .Q(gmem_addr_1_reg_731[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[22]),
        .Q(gmem_addr_1_reg_731[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[23]),
        .Q(gmem_addr_1_reg_731[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[23]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[23]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[23]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[23:20]),
        .O(add_ln84_fu_459_p2[23:20]),
        .S({\gmem_addr_1_reg_731[23]_i_2_n_0 ,\gmem_addr_1_reg_731[23]_i_3_n_0 ,\gmem_addr_1_reg_731[23]_i_4_n_0 ,\gmem_addr_1_reg_731[23]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[24]),
        .Q(gmem_addr_1_reg_731[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[25]),
        .Q(gmem_addr_1_reg_731[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[26]),
        .Q(gmem_addr_1_reg_731[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[27]),
        .Q(gmem_addr_1_reg_731[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[27]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[27]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[27]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[27:24]),
        .O(add_ln84_fu_459_p2[27:24]),
        .S({\gmem_addr_1_reg_731[27]_i_2_n_0 ,\gmem_addr_1_reg_731[27]_i_3_n_0 ,\gmem_addr_1_reg_731[27]_i_4_n_0 ,\gmem_addr_1_reg_731[27]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[28]),
        .Q(gmem_addr_1_reg_731[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[29]),
        .Q(gmem_addr_1_reg_731[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[2]),
        .Q(gmem_addr_1_reg_731[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[30]),
        .Q(gmem_addr_1_reg_731[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[31]),
        .Q(gmem_addr_1_reg_731[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[31]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[31]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[31]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[31]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_731[31]_i_2_n_0 ,out_idx_reg_720[30:28]}),
        .O(add_ln84_fu_459_p2[31:28]),
        .S({\gmem_addr_1_reg_731[31]_i_3_n_0 ,\gmem_addr_1_reg_731[31]_i_4_n_0 ,\gmem_addr_1_reg_731[31]_i_5_n_0 ,\gmem_addr_1_reg_731[31]_i_6_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[32]),
        .Q(gmem_addr_1_reg_731[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[33]),
        .Q(gmem_addr_1_reg_731[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[34]),
        .Q(gmem_addr_1_reg_731[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[35]),
        .Q(gmem_addr_1_reg_731[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[35]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[35]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[35]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[35]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[34:31]),
        .O(add_ln84_fu_459_p2[35:32]),
        .S({\gmem_addr_1_reg_731[35]_i_2_n_0 ,\gmem_addr_1_reg_731[35]_i_3_n_0 ,\gmem_addr_1_reg_731[35]_i_4_n_0 ,\gmem_addr_1_reg_731[35]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[36]),
        .Q(gmem_addr_1_reg_731[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[37]),
        .Q(gmem_addr_1_reg_731[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[38]),
        .Q(gmem_addr_1_reg_731[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[39]),
        .Q(gmem_addr_1_reg_731[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[39]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[39]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[39]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[39]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[38:35]),
        .O(add_ln84_fu_459_p2[39:36]),
        .S({\gmem_addr_1_reg_731[39]_i_2_n_0 ,\gmem_addr_1_reg_731[39]_i_3_n_0 ,\gmem_addr_1_reg_731[39]_i_4_n_0 ,\gmem_addr_1_reg_731[39]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[3]),
        .Q(gmem_addr_1_reg_731[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_731_reg[3]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[3]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[3]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[3:0]),
        .O(add_ln84_fu_459_p2[3:0]),
        .S({\gmem_addr_1_reg_731[3]_i_2_n_0 ,\gmem_addr_1_reg_731[3]_i_3_n_0 ,\gmem_addr_1_reg_731[3]_i_4_n_0 ,\gmem_addr_1_reg_731[3]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[40]),
        .Q(gmem_addr_1_reg_731[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[41]),
        .Q(gmem_addr_1_reg_731[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[42]),
        .Q(gmem_addr_1_reg_731[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[43]),
        .Q(gmem_addr_1_reg_731[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[43]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[43]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[43]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[43]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[42:39]),
        .O(add_ln84_fu_459_p2[43:40]),
        .S({\gmem_addr_1_reg_731[43]_i_2_n_0 ,\gmem_addr_1_reg_731[43]_i_3_n_0 ,\gmem_addr_1_reg_731[43]_i_4_n_0 ,\gmem_addr_1_reg_731[43]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[44]),
        .Q(gmem_addr_1_reg_731[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[45]),
        .Q(gmem_addr_1_reg_731[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[46]),
        .Q(gmem_addr_1_reg_731[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[47]),
        .Q(gmem_addr_1_reg_731[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[47]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[47]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[47]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[47]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[46:43]),
        .O(add_ln84_fu_459_p2[47:44]),
        .S({\gmem_addr_1_reg_731[47]_i_2_n_0 ,\gmem_addr_1_reg_731[47]_i_3_n_0 ,\gmem_addr_1_reg_731[47]_i_4_n_0 ,\gmem_addr_1_reg_731[47]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[48]),
        .Q(gmem_addr_1_reg_731[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[49]),
        .Q(gmem_addr_1_reg_731[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[4]),
        .Q(gmem_addr_1_reg_731[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[50]),
        .Q(gmem_addr_1_reg_731[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[51]),
        .Q(gmem_addr_1_reg_731[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[51]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[51]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[51]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[51]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[50:47]),
        .O(add_ln84_fu_459_p2[51:48]),
        .S({\gmem_addr_1_reg_731[51]_i_2_n_0 ,\gmem_addr_1_reg_731[51]_i_3_n_0 ,\gmem_addr_1_reg_731[51]_i_4_n_0 ,\gmem_addr_1_reg_731[51]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[52]),
        .Q(gmem_addr_1_reg_731[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[53]),
        .Q(gmem_addr_1_reg_731[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[54]),
        .Q(gmem_addr_1_reg_731[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[55]),
        .Q(gmem_addr_1_reg_731[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[55]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[55]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[55]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[55]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[54:51]),
        .O(add_ln84_fu_459_p2[55:52]),
        .S({\gmem_addr_1_reg_731[55]_i_2_n_0 ,\gmem_addr_1_reg_731[55]_i_3_n_0 ,\gmem_addr_1_reg_731[55]_i_4_n_0 ,\gmem_addr_1_reg_731[55]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[56]),
        .Q(gmem_addr_1_reg_731[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[57]),
        .Q(gmem_addr_1_reg_731[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[58]),
        .Q(gmem_addr_1_reg_731[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[59]),
        .Q(gmem_addr_1_reg_731[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[59]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[59]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[59]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[59]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_min_read_reg_610[58:55]),
        .O(add_ln84_fu_459_p2[59:56]),
        .S({\gmem_addr_1_reg_731[59]_i_2_n_0 ,\gmem_addr_1_reg_731[59]_i_3_n_0 ,\gmem_addr_1_reg_731[59]_i_4_n_0 ,\gmem_addr_1_reg_731[59]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[5]),
        .Q(gmem_addr_1_reg_731[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[60]),
        .Q(gmem_addr_1_reg_731[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[61]),
        .Q(gmem_addr_1_reg_731[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[62]),
        .Q(gmem_addr_1_reg_731[62]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[63]),
        .Q(gmem_addr_1_reg_731[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[63]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_731_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_731_reg[63]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[63]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dst_min_read_reg_610[61:59]}),
        .O(add_ln84_fu_459_p2[63:60]),
        .S({\gmem_addr_1_reg_731[63]_i_2_n_0 ,\gmem_addr_1_reg_731[63]_i_3_n_0 ,\gmem_addr_1_reg_731[63]_i_4_n_0 ,\gmem_addr_1_reg_731[63]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[6]),
        .Q(gmem_addr_1_reg_731[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[7]),
        .Q(gmem_addr_1_reg_731[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_731_reg[7]_i_1 
       (.CI(\gmem_addr_1_reg_731_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_731_reg[7]_i_1_n_0 ,\gmem_addr_1_reg_731_reg[7]_i_1_n_1 ,\gmem_addr_1_reg_731_reg[7]_i_1_n_2 ,\gmem_addr_1_reg_731_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[7:4]),
        .O(add_ln84_fu_459_p2[7:4]),
        .S({\gmem_addr_1_reg_731[7]_i_2_n_0 ,\gmem_addr_1_reg_731[7]_i_3_n_0 ,\gmem_addr_1_reg_731[7]_i_4_n_0 ,\gmem_addr_1_reg_731[7]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_731_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[8]),
        .Q(gmem_addr_1_reg_731[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_731_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln84_fu_459_p2[9]),
        .Q(gmem_addr_1_reg_731[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[11]_i_2 
       (.I0(out_idx_reg_720[11]),
        .I1(dst_max_read_reg_605[11]),
        .O(\gmem_addr_2_reg_737[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[11]_i_3 
       (.I0(out_idx_reg_720[10]),
        .I1(dst_max_read_reg_605[10]),
        .O(\gmem_addr_2_reg_737[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[11]_i_4 
       (.I0(out_idx_reg_720[9]),
        .I1(dst_max_read_reg_605[9]),
        .O(\gmem_addr_2_reg_737[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[11]_i_5 
       (.I0(out_idx_reg_720[8]),
        .I1(dst_max_read_reg_605[8]),
        .O(\gmem_addr_2_reg_737[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[15]_i_2 
       (.I0(out_idx_reg_720[15]),
        .I1(dst_max_read_reg_605[15]),
        .O(\gmem_addr_2_reg_737[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[15]_i_3 
       (.I0(out_idx_reg_720[14]),
        .I1(dst_max_read_reg_605[14]),
        .O(\gmem_addr_2_reg_737[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[15]_i_4 
       (.I0(out_idx_reg_720[13]),
        .I1(dst_max_read_reg_605[13]),
        .O(\gmem_addr_2_reg_737[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[15]_i_5 
       (.I0(out_idx_reg_720[12]),
        .I1(dst_max_read_reg_605[12]),
        .O(\gmem_addr_2_reg_737[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[19]_i_2 
       (.I0(out_idx_reg_720[19]),
        .I1(dst_max_read_reg_605[19]),
        .O(\gmem_addr_2_reg_737[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[19]_i_3 
       (.I0(out_idx_reg_720[18]),
        .I1(dst_max_read_reg_605[18]),
        .O(\gmem_addr_2_reg_737[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[19]_i_4 
       (.I0(out_idx_reg_720[17]),
        .I1(dst_max_read_reg_605[17]),
        .O(\gmem_addr_2_reg_737[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[19]_i_5 
       (.I0(out_idx_reg_720[16]),
        .I1(dst_max_read_reg_605[16]),
        .O(\gmem_addr_2_reg_737[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[23]_i_2 
       (.I0(out_idx_reg_720[23]),
        .I1(dst_max_read_reg_605[23]),
        .O(\gmem_addr_2_reg_737[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[23]_i_3 
       (.I0(out_idx_reg_720[22]),
        .I1(dst_max_read_reg_605[22]),
        .O(\gmem_addr_2_reg_737[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[23]_i_4 
       (.I0(out_idx_reg_720[21]),
        .I1(dst_max_read_reg_605[21]),
        .O(\gmem_addr_2_reg_737[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[23]_i_5 
       (.I0(out_idx_reg_720[20]),
        .I1(dst_max_read_reg_605[20]),
        .O(\gmem_addr_2_reg_737[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[27]_i_2 
       (.I0(out_idx_reg_720[27]),
        .I1(dst_max_read_reg_605[27]),
        .O(\gmem_addr_2_reg_737[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[27]_i_3 
       (.I0(out_idx_reg_720[26]),
        .I1(dst_max_read_reg_605[26]),
        .O(\gmem_addr_2_reg_737[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[27]_i_4 
       (.I0(out_idx_reg_720[25]),
        .I1(dst_max_read_reg_605[25]),
        .O(\gmem_addr_2_reg_737[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[27]_i_5 
       (.I0(out_idx_reg_720[24]),
        .I1(dst_max_read_reg_605[24]),
        .O(\gmem_addr_2_reg_737[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_737[31]_i_2 
       (.I0(dst_max_read_reg_605[31]),
        .O(\gmem_addr_2_reg_737[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[31]_i_3 
       (.I0(dst_max_read_reg_605[31]),
        .I1(out_idx_reg_720[31]),
        .O(\gmem_addr_2_reg_737[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[31]_i_4 
       (.I0(out_idx_reg_720[30]),
        .I1(dst_max_read_reg_605[30]),
        .O(\gmem_addr_2_reg_737[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[31]_i_5 
       (.I0(out_idx_reg_720[29]),
        .I1(dst_max_read_reg_605[29]),
        .O(\gmem_addr_2_reg_737[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[31]_i_6 
       (.I0(out_idx_reg_720[28]),
        .I1(dst_max_read_reg_605[28]),
        .O(\gmem_addr_2_reg_737[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[35]_i_2 
       (.I0(dst_max_read_reg_605[34]),
        .I1(dst_max_read_reg_605[35]),
        .O(\gmem_addr_2_reg_737[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[35]_i_3 
       (.I0(dst_max_read_reg_605[33]),
        .I1(dst_max_read_reg_605[34]),
        .O(\gmem_addr_2_reg_737[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[35]_i_4 
       (.I0(dst_max_read_reg_605[32]),
        .I1(dst_max_read_reg_605[33]),
        .O(\gmem_addr_2_reg_737[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[35]_i_5 
       (.I0(dst_max_read_reg_605[31]),
        .I1(dst_max_read_reg_605[32]),
        .O(\gmem_addr_2_reg_737[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[39]_i_2 
       (.I0(dst_max_read_reg_605[38]),
        .I1(dst_max_read_reg_605[39]),
        .O(\gmem_addr_2_reg_737[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[39]_i_3 
       (.I0(dst_max_read_reg_605[37]),
        .I1(dst_max_read_reg_605[38]),
        .O(\gmem_addr_2_reg_737[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[39]_i_4 
       (.I0(dst_max_read_reg_605[36]),
        .I1(dst_max_read_reg_605[37]),
        .O(\gmem_addr_2_reg_737[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[39]_i_5 
       (.I0(dst_max_read_reg_605[35]),
        .I1(dst_max_read_reg_605[36]),
        .O(\gmem_addr_2_reg_737[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[3]_i_2 
       (.I0(out_idx_reg_720[3]),
        .I1(dst_max_read_reg_605[3]),
        .O(\gmem_addr_2_reg_737[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[3]_i_3 
       (.I0(out_idx_reg_720[2]),
        .I1(dst_max_read_reg_605[2]),
        .O(\gmem_addr_2_reg_737[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[3]_i_4 
       (.I0(out_idx_reg_720[1]),
        .I1(dst_max_read_reg_605[1]),
        .O(\gmem_addr_2_reg_737[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[3]_i_5 
       (.I0(out_idx_reg_720[0]),
        .I1(dst_max_read_reg_605[0]),
        .O(\gmem_addr_2_reg_737[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[43]_i_2 
       (.I0(dst_max_read_reg_605[42]),
        .I1(dst_max_read_reg_605[43]),
        .O(\gmem_addr_2_reg_737[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[43]_i_3 
       (.I0(dst_max_read_reg_605[41]),
        .I1(dst_max_read_reg_605[42]),
        .O(\gmem_addr_2_reg_737[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[43]_i_4 
       (.I0(dst_max_read_reg_605[40]),
        .I1(dst_max_read_reg_605[41]),
        .O(\gmem_addr_2_reg_737[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[43]_i_5 
       (.I0(dst_max_read_reg_605[39]),
        .I1(dst_max_read_reg_605[40]),
        .O(\gmem_addr_2_reg_737[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[47]_i_2 
       (.I0(dst_max_read_reg_605[46]),
        .I1(dst_max_read_reg_605[47]),
        .O(\gmem_addr_2_reg_737[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[47]_i_3 
       (.I0(dst_max_read_reg_605[45]),
        .I1(dst_max_read_reg_605[46]),
        .O(\gmem_addr_2_reg_737[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[47]_i_4 
       (.I0(dst_max_read_reg_605[44]),
        .I1(dst_max_read_reg_605[45]),
        .O(\gmem_addr_2_reg_737[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[47]_i_5 
       (.I0(dst_max_read_reg_605[43]),
        .I1(dst_max_read_reg_605[44]),
        .O(\gmem_addr_2_reg_737[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[51]_i_2 
       (.I0(dst_max_read_reg_605[50]),
        .I1(dst_max_read_reg_605[51]),
        .O(\gmem_addr_2_reg_737[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[51]_i_3 
       (.I0(dst_max_read_reg_605[49]),
        .I1(dst_max_read_reg_605[50]),
        .O(\gmem_addr_2_reg_737[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[51]_i_4 
       (.I0(dst_max_read_reg_605[48]),
        .I1(dst_max_read_reg_605[49]),
        .O(\gmem_addr_2_reg_737[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[51]_i_5 
       (.I0(dst_max_read_reg_605[47]),
        .I1(dst_max_read_reg_605[48]),
        .O(\gmem_addr_2_reg_737[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[55]_i_2 
       (.I0(dst_max_read_reg_605[54]),
        .I1(dst_max_read_reg_605[55]),
        .O(\gmem_addr_2_reg_737[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[55]_i_3 
       (.I0(dst_max_read_reg_605[53]),
        .I1(dst_max_read_reg_605[54]),
        .O(\gmem_addr_2_reg_737[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[55]_i_4 
       (.I0(dst_max_read_reg_605[52]),
        .I1(dst_max_read_reg_605[53]),
        .O(\gmem_addr_2_reg_737[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[55]_i_5 
       (.I0(dst_max_read_reg_605[51]),
        .I1(dst_max_read_reg_605[52]),
        .O(\gmem_addr_2_reg_737[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[59]_i_2 
       (.I0(dst_max_read_reg_605[58]),
        .I1(dst_max_read_reg_605[59]),
        .O(\gmem_addr_2_reg_737[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[59]_i_3 
       (.I0(dst_max_read_reg_605[57]),
        .I1(dst_max_read_reg_605[58]),
        .O(\gmem_addr_2_reg_737[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[59]_i_4 
       (.I0(dst_max_read_reg_605[56]),
        .I1(dst_max_read_reg_605[57]),
        .O(\gmem_addr_2_reg_737[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[59]_i_5 
       (.I0(dst_max_read_reg_605[55]),
        .I1(dst_max_read_reg_605[56]),
        .O(\gmem_addr_2_reg_737[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[63]_i_2 
       (.I0(dst_max_read_reg_605[62]),
        .I1(dst_max_read_reg_605[63]),
        .O(\gmem_addr_2_reg_737[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[63]_i_3 
       (.I0(dst_max_read_reg_605[61]),
        .I1(dst_max_read_reg_605[62]),
        .O(\gmem_addr_2_reg_737[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[63]_i_4 
       (.I0(dst_max_read_reg_605[60]),
        .I1(dst_max_read_reg_605[61]),
        .O(\gmem_addr_2_reg_737[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_737[63]_i_5 
       (.I0(dst_max_read_reg_605[59]),
        .I1(dst_max_read_reg_605[60]),
        .O(\gmem_addr_2_reg_737[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[7]_i_2 
       (.I0(out_idx_reg_720[7]),
        .I1(dst_max_read_reg_605[7]),
        .O(\gmem_addr_2_reg_737[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[7]_i_3 
       (.I0(out_idx_reg_720[6]),
        .I1(dst_max_read_reg_605[6]),
        .O(\gmem_addr_2_reg_737[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[7]_i_4 
       (.I0(out_idx_reg_720[5]),
        .I1(dst_max_read_reg_605[5]),
        .O(\gmem_addr_2_reg_737[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_737[7]_i_5 
       (.I0(out_idx_reg_720[4]),
        .I1(dst_max_read_reg_605[4]),
        .O(\gmem_addr_2_reg_737[7]_i_5_n_0 ));
  FDRE \gmem_addr_2_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[0]),
        .Q(gmem_addr_2_reg_737[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[10]),
        .Q(gmem_addr_2_reg_737[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[11]),
        .Q(gmem_addr_2_reg_737[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[11]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[11]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[11]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[11]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[11:8]),
        .O(add_ln85_fu_470_p2[11:8]),
        .S({\gmem_addr_2_reg_737[11]_i_2_n_0 ,\gmem_addr_2_reg_737[11]_i_3_n_0 ,\gmem_addr_2_reg_737[11]_i_4_n_0 ,\gmem_addr_2_reg_737[11]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[12]),
        .Q(gmem_addr_2_reg_737[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[13]),
        .Q(gmem_addr_2_reg_737[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[14]),
        .Q(gmem_addr_2_reg_737[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[15]),
        .Q(gmem_addr_2_reg_737[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[15]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[15]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[15]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[15]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[15:12]),
        .O(add_ln85_fu_470_p2[15:12]),
        .S({\gmem_addr_2_reg_737[15]_i_2_n_0 ,\gmem_addr_2_reg_737[15]_i_3_n_0 ,\gmem_addr_2_reg_737[15]_i_4_n_0 ,\gmem_addr_2_reg_737[15]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[16]),
        .Q(gmem_addr_2_reg_737[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[17]),
        .Q(gmem_addr_2_reg_737[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[18]),
        .Q(gmem_addr_2_reg_737[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[19]),
        .Q(gmem_addr_2_reg_737[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[19]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[19]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[19]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[19]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[19:16]),
        .O(add_ln85_fu_470_p2[19:16]),
        .S({\gmem_addr_2_reg_737[19]_i_2_n_0 ,\gmem_addr_2_reg_737[19]_i_3_n_0 ,\gmem_addr_2_reg_737[19]_i_4_n_0 ,\gmem_addr_2_reg_737[19]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[1]),
        .Q(gmem_addr_2_reg_737[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[20]),
        .Q(gmem_addr_2_reg_737[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[21]),
        .Q(gmem_addr_2_reg_737[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[22]),
        .Q(gmem_addr_2_reg_737[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[23]),
        .Q(gmem_addr_2_reg_737[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[23]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[23]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[23]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[23]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[23:20]),
        .O(add_ln85_fu_470_p2[23:20]),
        .S({\gmem_addr_2_reg_737[23]_i_2_n_0 ,\gmem_addr_2_reg_737[23]_i_3_n_0 ,\gmem_addr_2_reg_737[23]_i_4_n_0 ,\gmem_addr_2_reg_737[23]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[24]),
        .Q(gmem_addr_2_reg_737[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[25]),
        .Q(gmem_addr_2_reg_737[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[26]),
        .Q(gmem_addr_2_reg_737[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[27]),
        .Q(gmem_addr_2_reg_737[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[27]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[27]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[27]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[27]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[27:24]),
        .O(add_ln85_fu_470_p2[27:24]),
        .S({\gmem_addr_2_reg_737[27]_i_2_n_0 ,\gmem_addr_2_reg_737[27]_i_3_n_0 ,\gmem_addr_2_reg_737[27]_i_4_n_0 ,\gmem_addr_2_reg_737[27]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[28]),
        .Q(gmem_addr_2_reg_737[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[29]),
        .Q(gmem_addr_2_reg_737[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[2]),
        .Q(gmem_addr_2_reg_737[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[30]),
        .Q(gmem_addr_2_reg_737[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[31]),
        .Q(gmem_addr_2_reg_737[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[31]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[31]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[31]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[31]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_737[31]_i_2_n_0 ,out_idx_reg_720[30:28]}),
        .O(add_ln85_fu_470_p2[31:28]),
        .S({\gmem_addr_2_reg_737[31]_i_3_n_0 ,\gmem_addr_2_reg_737[31]_i_4_n_0 ,\gmem_addr_2_reg_737[31]_i_5_n_0 ,\gmem_addr_2_reg_737[31]_i_6_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[32]),
        .Q(gmem_addr_2_reg_737[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[33]),
        .Q(gmem_addr_2_reg_737[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[34]),
        .Q(gmem_addr_2_reg_737[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[35]),
        .Q(gmem_addr_2_reg_737[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[35]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[35]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[35]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[35]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[34:31]),
        .O(add_ln85_fu_470_p2[35:32]),
        .S({\gmem_addr_2_reg_737[35]_i_2_n_0 ,\gmem_addr_2_reg_737[35]_i_3_n_0 ,\gmem_addr_2_reg_737[35]_i_4_n_0 ,\gmem_addr_2_reg_737[35]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[36]),
        .Q(gmem_addr_2_reg_737[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[37]),
        .Q(gmem_addr_2_reg_737[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[38]),
        .Q(gmem_addr_2_reg_737[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[39]),
        .Q(gmem_addr_2_reg_737[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[39]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[39]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[39]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[39]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[38:35]),
        .O(add_ln85_fu_470_p2[39:36]),
        .S({\gmem_addr_2_reg_737[39]_i_2_n_0 ,\gmem_addr_2_reg_737[39]_i_3_n_0 ,\gmem_addr_2_reg_737[39]_i_4_n_0 ,\gmem_addr_2_reg_737[39]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[3]),
        .Q(gmem_addr_2_reg_737[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_737_reg[3]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[3]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[3]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[3:0]),
        .O(add_ln85_fu_470_p2[3:0]),
        .S({\gmem_addr_2_reg_737[3]_i_2_n_0 ,\gmem_addr_2_reg_737[3]_i_3_n_0 ,\gmem_addr_2_reg_737[3]_i_4_n_0 ,\gmem_addr_2_reg_737[3]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[40]),
        .Q(gmem_addr_2_reg_737[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[41]),
        .Q(gmem_addr_2_reg_737[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[42]),
        .Q(gmem_addr_2_reg_737[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[43]),
        .Q(gmem_addr_2_reg_737[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[43]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[43]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[43]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[43]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[42:39]),
        .O(add_ln85_fu_470_p2[43:40]),
        .S({\gmem_addr_2_reg_737[43]_i_2_n_0 ,\gmem_addr_2_reg_737[43]_i_3_n_0 ,\gmem_addr_2_reg_737[43]_i_4_n_0 ,\gmem_addr_2_reg_737[43]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[44]),
        .Q(gmem_addr_2_reg_737[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[45]),
        .Q(gmem_addr_2_reg_737[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[46]),
        .Q(gmem_addr_2_reg_737[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[47]),
        .Q(gmem_addr_2_reg_737[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[47]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[47]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[47]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[47]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[46:43]),
        .O(add_ln85_fu_470_p2[47:44]),
        .S({\gmem_addr_2_reg_737[47]_i_2_n_0 ,\gmem_addr_2_reg_737[47]_i_3_n_0 ,\gmem_addr_2_reg_737[47]_i_4_n_0 ,\gmem_addr_2_reg_737[47]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[48]),
        .Q(gmem_addr_2_reg_737[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[49]),
        .Q(gmem_addr_2_reg_737[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[4]),
        .Q(gmem_addr_2_reg_737[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[50]),
        .Q(gmem_addr_2_reg_737[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[51]),
        .Q(gmem_addr_2_reg_737[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[51]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[51]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[51]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[51]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[50:47]),
        .O(add_ln85_fu_470_p2[51:48]),
        .S({\gmem_addr_2_reg_737[51]_i_2_n_0 ,\gmem_addr_2_reg_737[51]_i_3_n_0 ,\gmem_addr_2_reg_737[51]_i_4_n_0 ,\gmem_addr_2_reg_737[51]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[52]),
        .Q(gmem_addr_2_reg_737[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[53]),
        .Q(gmem_addr_2_reg_737[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[54]),
        .Q(gmem_addr_2_reg_737[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[55]),
        .Q(gmem_addr_2_reg_737[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[55]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[55]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[55]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[55]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[54:51]),
        .O(add_ln85_fu_470_p2[55:52]),
        .S({\gmem_addr_2_reg_737[55]_i_2_n_0 ,\gmem_addr_2_reg_737[55]_i_3_n_0 ,\gmem_addr_2_reg_737[55]_i_4_n_0 ,\gmem_addr_2_reg_737[55]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[56]),
        .Q(gmem_addr_2_reg_737[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[57]),
        .Q(gmem_addr_2_reg_737[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[58]),
        .Q(gmem_addr_2_reg_737[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[59]),
        .Q(gmem_addr_2_reg_737[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[59]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[59]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[59]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[59]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dst_max_read_reg_605[58:55]),
        .O(add_ln85_fu_470_p2[59:56]),
        .S({\gmem_addr_2_reg_737[59]_i_2_n_0 ,\gmem_addr_2_reg_737[59]_i_3_n_0 ,\gmem_addr_2_reg_737[59]_i_4_n_0 ,\gmem_addr_2_reg_737[59]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[5]),
        .Q(gmem_addr_2_reg_737[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[60]),
        .Q(gmem_addr_2_reg_737[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[61]),
        .Q(gmem_addr_2_reg_737[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[62]),
        .Q(gmem_addr_2_reg_737[62]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[63]),
        .Q(gmem_addr_2_reg_737[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[63]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_737_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_2_reg_737_reg[63]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[63]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dst_max_read_reg_605[61:59]}),
        .O(add_ln85_fu_470_p2[63:60]),
        .S({\gmem_addr_2_reg_737[63]_i_2_n_0 ,\gmem_addr_2_reg_737[63]_i_3_n_0 ,\gmem_addr_2_reg_737[63]_i_4_n_0 ,\gmem_addr_2_reg_737[63]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[6]),
        .Q(gmem_addr_2_reg_737[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[7]),
        .Q(gmem_addr_2_reg_737[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_737_reg[7]_i_1 
       (.CI(\gmem_addr_2_reg_737_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_737_reg[7]_i_1_n_0 ,\gmem_addr_2_reg_737_reg[7]_i_1_n_1 ,\gmem_addr_2_reg_737_reg[7]_i_1_n_2 ,\gmem_addr_2_reg_737_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_idx_reg_720[7:4]),
        .O(add_ln85_fu_470_p2[7:4]),
        .S({\gmem_addr_2_reg_737[7]_i_2_n_0 ,\gmem_addr_2_reg_737[7]_i_3_n_0 ,\gmem_addr_2_reg_737[7]_i_4_n_0 ,\gmem_addr_2_reg_737[7]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_737_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[8]),
        .Q(gmem_addr_2_reg_737[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_737_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln85_fu_470_p2[9]),
        .Q(gmem_addr_2_reg_737[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_669[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_669[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_669[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_669[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_669[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_669[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_669[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_669_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_669[7]),
        .R(1'b0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi gmem_m_axi_U
       (.CO(icmp_ln82_1_fu_429_p2),
        .D({ap_NS_fsm[22:21],ap_NS_fsm[18:15],I_CH0_RREADY,ap_NS_fsm[9],I_CH0_ARVALID,ap_NS_fsm[1:0]}),
        .E(add_ln689_fu_1240),
        .I_CH0_RDATA(gmem_RDATA),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state22,\ap_CS_fsm_reg_n_0_[20] ,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ce1,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .add_ln689_fu_124(add_ln689_fu_124),
        .and_ln77_reg_687(and_ln77_reg_687),
        .and_ln82_reg_716(and_ln82_reg_716),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_4),
        .\ap_CS_fsm_reg[22] (ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0),
        .\ap_CS_fsm_reg[22]_0 (tmp_1_fu_420_p4),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(reset),
        .ap_start(ap_start),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_done(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .dout_vld_reg(gmem_m_axi_U_n_16),
        .\dst_row_16_fu_128_reg[31] (icmp_ln82_fu_414_p2),
        .\fifo_depth_gt1_gen.dout_reg[63] (gmem_addr_2_reg_737),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (gmem_addr_1_reg_731),
        .\fifo_depth_gt1_gen.dout_reg[63]_1 (src_read_reg_615),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .\icmp_ln708_reg_274_reg[0] (gmem_m_axi_U_n_0),
        .\icmp_ln708_reg_274_reg[0]_0 (\icmp_ln708_reg_274_reg_n_0_[0] ),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARLEN(\^m_axi_gmem_ARLEN ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(max_val_fu_148),
        .mem_reg_0(min_val_fu_144),
        .row4_fu_116(row4_fu_116),
        .\row4_fu_116_reg[0] (gmem_m_axi_U_n_15),
        .s_ready_t_reg(m_axi_gmem_RREADY),
        .s_ready_t_reg_0(m_axi_gmem_BREADY),
        .select_ln65_reg_644(select_ln65_reg_644),
        .\select_ln65_reg_644_reg[4] (gmem_m_axi_U_n_19),
        .tmp_fu_405_p4(tmp_fu_405_p4),
        .trunc_ln77_reg_664(trunc_ln77_reg_664));
  design_1_image_pooling_0_0_image_pooling_pooling_2x2 grp_pooling_2x2_fu_286
       (.CO(icmp_ln24_fu_76_p2),
        .D(max2_fu_88_p3),
        .DI({linebuf_1_U_n_16,linebuf_1_U_n_17,linebuf_1_U_n_18,linebuf_1_U_n_19}),
        .E(min_val_fu_1440),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .S({linebuf_1_U_n_12,linebuf_1_U_n_13,linebuf_1_U_n_14,linebuf_1_U_n_15}),
        .SR(reset),
        .\ap_CS_fsm_reg[1] (grp_pooling_2x2_fu_286_n_4),
        .\ap_CS_fsm_reg[1]_0 (grp_pooling_2x2_fu_286_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_done(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg(grp_pooling_2x2_fu_286_n_6),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_n_0),
        .\gmem_addr_read_reg_669_reg[6] (icmp_ln31_fu_116_p2),
        .grp_pooling_2x2_fu_286_ap_start_reg_reg(grp_pooling_2x2_fu_286_ap_start_reg_reg_n_0),
        .\max1_reg_158_reg[0] ({linebuf_U_n_16,linebuf_U_n_17,linebuf_U_n_18,linebuf_U_n_19}),
        .\max1_reg_158_reg[0]_0 ({linebuf_U_n_12,linebuf_U_n_13,linebuf_U_n_14,linebuf_U_n_15}),
        .\max1_reg_158_reg[7] (grp_pooling_2x2_fu_286_max_val),
        .\max1_reg_158_reg[7]_0 (max1_fu_68_p3),
        .\min1_reg_170_reg[0] ({linebuf_1_U_n_32,linebuf_1_U_n_33,linebuf_1_U_n_34,linebuf_1_U_n_35}),
        .\min1_reg_170_reg[0]_0 ({linebuf_1_U_n_28,linebuf_1_U_n_29,linebuf_1_U_n_30,linebuf_1_U_n_31}),
        .\min1_reg_170_reg[7] (grp_pooling_2x2_fu_286_min_val),
        .\min1_reg_170_reg[7]_0 (min1_fu_108_p3),
        .\min2_reg_176_reg[0] ({linebuf_1_U_n_24,linebuf_1_U_n_25,linebuf_1_U_n_26,linebuf_1_U_n_27}),
        .\min2_reg_176_reg[0]_0 ({linebuf_1_U_n_20,linebuf_1_U_n_21,linebuf_1_U_n_22,linebuf_1_U_n_23}),
        .\min2_reg_176_reg[7] (min2_fu_128_p3),
        .ram_reg(icmp_ln23_fu_56_p2),
        .ram_reg_0(icmp_ln30_fu_96_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_pooling_2x2_fu_286_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pooling_2x2_fu_286_n_6),
        .Q(grp_pooling_2x2_fu_286_ap_start_reg_reg_n_0),
        .R(reset));
  FDRE \icmp_ln708_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_0),
        .Q(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[0]),
        .Q(indvar_flatten3_fu_112[0]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[10]),
        .Q(indvar_flatten3_fu_112[10]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[11]),
        .Q(indvar_flatten3_fu_112[11]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[12]),
        .Q(indvar_flatten3_fu_112[12]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[13]),
        .Q(indvar_flatten3_fu_112[13]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[14]),
        .Q(indvar_flatten3_fu_112[14]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[15]),
        .Q(indvar_flatten3_fu_112[15]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[1]),
        .Q(indvar_flatten3_fu_112[1]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[2]),
        .Q(indvar_flatten3_fu_112[2]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[3]),
        .Q(indvar_flatten3_fu_112[3]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[4]),
        .Q(indvar_flatten3_fu_112[4]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[5]),
        .Q(indvar_flatten3_fu_112[5]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[6]),
        .Q(indvar_flatten3_fu_112[6]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[7]),
        .Q(indvar_flatten3_fu_112[7]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[8]),
        .Q(indvar_flatten3_fu_112[8]),
        .R(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten3_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(add_ln68_1_reg_691[9]),
        .Q(indvar_flatten3_fu_112[9]),
        .R(ap_NS_fsm16_out));
  design_1_image_pooling_0_0_image_pooling_linebuf_1_RAM_AUTO_1R1W linebuf_1_U
       (.ADDRBWRADDR({linebuf_1_address1[7:6],linebuf_1_address1[1],col_fu_523_p2[0]}),
        .CO(icmp_ln24_fu_76_p2),
        .D(max2_fu_88_p3),
        .DI({linebuf_1_U_n_16,linebuf_1_U_n_17,linebuf_1_U_n_18,linebuf_1_U_n_19}),
        .DOADO(linebuf_1_load_reg_675),
        .DOBDO(linebuf_load_reg_706),
        .Q({ap_CS_fsm_state12,ce1,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S({linebuf_1_U_n_12,linebuf_1_U_n_13,linebuf_1_U_n_14,linebuf_1_U_n_15}),
        .ap_clk(ap_clk),
        .\gmem_addr_read_reg_669_reg[6] ({linebuf_1_U_n_20,linebuf_1_U_n_21,linebuf_1_U_n_22,linebuf_1_U_n_23}),
        .\gmem_addr_read_reg_669_reg[6]_0 ({linebuf_1_U_n_24,linebuf_1_U_n_25,linebuf_1_U_n_26,linebuf_1_U_n_27}),
        .\gmem_addr_read_reg_669_reg[7] (min2_fu_128_p3),
        .\min1_reg_170_reg[0] (icmp_ln30_fu_96_p2),
        .\min2_reg_176_reg[0] (icmp_ln31_fu_116_p2),
        .ram_reg_0({linebuf_1_U_n_28,linebuf_1_U_n_29,linebuf_1_U_n_30,linebuf_1_U_n_31}),
        .ram_reg_1({linebuf_1_U_n_32,linebuf_1_U_n_33,linebuf_1_U_n_34,linebuf_1_U_n_35}),
        .ram_reg_2(min1_fu_108_p3),
        .ram_reg_3({linebuf_U_n_8,linebuf_U_n_9,linebuf_U_n_10,linebuf_U_n_11}),
        .ram_reg_4(gmem_addr_read_reg_669),
        .ram_reg_5(col5_fu_120[7:0]),
        .ram_reg_6(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .select_ln65_reg_644(select_ln65_reg_644[7:1]),
        .trunc_ln77_reg_664(trunc_ln77_reg_664));
  design_1_image_pooling_0_0_image_pooling_linebuf_RAM_AUTO_1R1W linebuf_U
       (.ADDRBWRADDR({linebuf_1_address1[7:6],linebuf_1_address1[1],col_fu_523_p2[0]}),
        .DOADO(linebuf_1_load_reg_675),
        .DOBDO(linebuf_load_reg_706),
        .Q({ap_CS_fsm_state12,ce1}),
        .ap_clk(ap_clk),
        .\max1_reg_158_reg[0] (icmp_ln23_fu_56_p2),
        .ram_reg_0({linebuf_U_n_12,linebuf_U_n_13,linebuf_U_n_14,linebuf_U_n_15}),
        .ram_reg_1({linebuf_U_n_16,linebuf_U_n_17,linebuf_U_n_18,linebuf_U_n_19}),
        .ram_reg_2(max1_fu_68_p3),
        .select_ln65_reg_644(select_ln65_reg_644[7:1]),
        .\select_ln65_reg_644_reg[5] ({linebuf_U_n_8,linebuf_U_n_9,linebuf_U_n_10,linebuf_U_n_11}),
        .trunc_ln77_reg_664(trunc_ln77_reg_664));
  FDRE \max_val_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[0]),
        .Q(max_val_fu_148[0]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[1]),
        .Q(max_val_fu_148[1]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[2]),
        .Q(max_val_fu_148[2]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[3]),
        .Q(max_val_fu_148[3]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[4]),
        .Q(max_val_fu_148[4]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[5]),
        .Q(max_val_fu_148[5]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[6]),
        .Q(max_val_fu_148[6]),
        .R(1'b0));
  FDRE \max_val_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_max_val[7]),
        .Q(max_val_fu_148[7]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[0]),
        .Q(min_val_fu_144[0]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[1]),
        .Q(min_val_fu_144[1]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[2]),
        .Q(min_val_fu_144[2]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[3]),
        .Q(min_val_fu_144[3]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[4]),
        .Q(min_val_fu_144[4]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[5]),
        .Q(min_val_fu_144[5]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[6]),
        .Q(min_val_fu_144[6]),
        .R(1'b0));
  FDRE \min_val_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(min_val_fu_1440),
        .D(grp_pooling_2x2_fu_286_min_val[7]),
        .Q(min_val_fu_144[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[13]_i_2 
       (.I0(\dst_row_16_fu_128_reg_n_0_[6] ),
        .I1(tmp_1_fu_420_p4[6]),
        .O(\out_idx_reg_720[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[13]_i_3 
       (.I0(\dst_row_16_fu_128_reg_n_0_[5] ),
        .I1(tmp_1_fu_420_p4[5]),
        .O(\out_idx_reg_720[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[13]_i_4 
       (.I0(\dst_row_16_fu_128_reg_n_0_[4] ),
        .I1(tmp_1_fu_420_p4[4]),
        .O(\out_idx_reg_720[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[13]_i_5 
       (.I0(\dst_row_16_fu_128_reg_n_0_[3] ),
        .I1(tmp_1_fu_420_p4[3]),
        .O(\out_idx_reg_720[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[17]_i_2 
       (.I0(tmp_fu_405_p4[3]),
        .I1(tmp_1_fu_420_p4[10]),
        .O(\out_idx_reg_720[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[17]_i_3 
       (.I0(tmp_fu_405_p4[2]),
        .I1(tmp_1_fu_420_p4[9]),
        .O(\out_idx_reg_720[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[17]_i_4 
       (.I0(tmp_fu_405_p4[1]),
        .I1(tmp_1_fu_420_p4[8]),
        .O(\out_idx_reg_720[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[17]_i_5 
       (.I0(tmp_fu_405_p4[0]),
        .I1(tmp_1_fu_420_p4[7]),
        .O(\out_idx_reg_720[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[21]_i_2 
       (.I0(tmp_fu_405_p4[7]),
        .I1(tmp_1_fu_420_p4[14]),
        .O(\out_idx_reg_720[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[21]_i_3 
       (.I0(tmp_fu_405_p4[6]),
        .I1(tmp_1_fu_420_p4[13]),
        .O(\out_idx_reg_720[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[21]_i_4 
       (.I0(tmp_fu_405_p4[5]),
        .I1(tmp_1_fu_420_p4[12]),
        .O(\out_idx_reg_720[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[21]_i_5 
       (.I0(tmp_fu_405_p4[4]),
        .I1(tmp_1_fu_420_p4[11]),
        .O(\out_idx_reg_720[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[25]_i_2 
       (.I0(tmp_fu_405_p4[11]),
        .I1(tmp_1_fu_420_p4[18]),
        .O(\out_idx_reg_720[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[25]_i_3 
       (.I0(tmp_fu_405_p4[10]),
        .I1(tmp_1_fu_420_p4[17]),
        .O(\out_idx_reg_720[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[25]_i_4 
       (.I0(tmp_fu_405_p4[9]),
        .I1(tmp_1_fu_420_p4[16]),
        .O(\out_idx_reg_720[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[25]_i_5 
       (.I0(tmp_fu_405_p4[8]),
        .I1(tmp_1_fu_420_p4[15]),
        .O(\out_idx_reg_720[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[29]_i_2 
       (.I0(tmp_fu_405_p4[15]),
        .I1(tmp_1_fu_420_p4[22]),
        .O(\out_idx_reg_720[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[29]_i_3 
       (.I0(tmp_fu_405_p4[14]),
        .I1(tmp_1_fu_420_p4[21]),
        .O(\out_idx_reg_720[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[29]_i_4 
       (.I0(tmp_fu_405_p4[13]),
        .I1(tmp_1_fu_420_p4[20]),
        .O(\out_idx_reg_720[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[29]_i_5 
       (.I0(tmp_fu_405_p4[12]),
        .I1(tmp_1_fu_420_p4[19]),
        .O(\out_idx_reg_720[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[31]_i_2 
       (.I0(tmp_fu_405_p4[17]),
        .I1(tmp_1_fu_420_p4[24]),
        .O(\out_idx_reg_720[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[31]_i_3 
       (.I0(tmp_fu_405_p4[16]),
        .I1(tmp_1_fu_420_p4[23]),
        .O(\out_idx_reg_720[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[9]_i_2 
       (.I0(\dst_row_16_fu_128_reg_n_0_[2] ),
        .I1(tmp_1_fu_420_p4[2]),
        .O(\out_idx_reg_720[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[9]_i_3 
       (.I0(\dst_row_16_fu_128_reg_n_0_[1] ),
        .I1(tmp_1_fu_420_p4[1]),
        .O(\out_idx_reg_720[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_idx_reg_720[9]_i_4 
       (.I0(\dst_row_16_fu_128_reg_n_0_[0] ),
        .I1(tmp_1_fu_420_p4[0]),
        .O(\out_idx_reg_720[9]_i_4_n_0 ));
  FDRE \out_idx_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[0] ),
        .Q(out_idx_reg_720[0]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[10]),
        .Q(out_idx_reg_720[10]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[11]),
        .Q(out_idx_reg_720[11]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[12]),
        .Q(out_idx_reg_720[12]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[13]),
        .Q(out_idx_reg_720[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[13]_i_1 
       (.CI(\out_idx_reg_720_reg[9]_i_1_n_0 ),
        .CO({\out_idx_reg_720_reg[13]_i_1_n_0 ,\out_idx_reg_720_reg[13]_i_1_n_1 ,\out_idx_reg_720_reg[13]_i_1_n_2 ,\out_idx_reg_720_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dst_row_16_fu_128_reg_n_0_[6] ,\dst_row_16_fu_128_reg_n_0_[5] ,\dst_row_16_fu_128_reg_n_0_[4] ,\dst_row_16_fu_128_reg_n_0_[3] }),
        .O(out_idx_fu_446_p2[13:10]),
        .S({\out_idx_reg_720[13]_i_2_n_0 ,\out_idx_reg_720[13]_i_3_n_0 ,\out_idx_reg_720[13]_i_4_n_0 ,\out_idx_reg_720[13]_i_5_n_0 }));
  FDRE \out_idx_reg_720_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[14]),
        .Q(out_idx_reg_720[14]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[15]),
        .Q(out_idx_reg_720[15]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[16]),
        .Q(out_idx_reg_720[16]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[17]),
        .Q(out_idx_reg_720[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[17]_i_1 
       (.CI(\out_idx_reg_720_reg[13]_i_1_n_0 ),
        .CO({\out_idx_reg_720_reg[17]_i_1_n_0 ,\out_idx_reg_720_reg[17]_i_1_n_1 ,\out_idx_reg_720_reg[17]_i_1_n_2 ,\out_idx_reg_720_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_405_p4[3:0]),
        .O(out_idx_fu_446_p2[17:14]),
        .S({\out_idx_reg_720[17]_i_2_n_0 ,\out_idx_reg_720[17]_i_3_n_0 ,\out_idx_reg_720[17]_i_4_n_0 ,\out_idx_reg_720[17]_i_5_n_0 }));
  FDRE \out_idx_reg_720_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[18]),
        .Q(out_idx_reg_720[18]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[19]),
        .Q(out_idx_reg_720[19]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[1] ),
        .Q(out_idx_reg_720[1]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[20]),
        .Q(out_idx_reg_720[20]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[21]),
        .Q(out_idx_reg_720[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[21]_i_1 
       (.CI(\out_idx_reg_720_reg[17]_i_1_n_0 ),
        .CO({\out_idx_reg_720_reg[21]_i_1_n_0 ,\out_idx_reg_720_reg[21]_i_1_n_1 ,\out_idx_reg_720_reg[21]_i_1_n_2 ,\out_idx_reg_720_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_405_p4[7:4]),
        .O(out_idx_fu_446_p2[21:18]),
        .S({\out_idx_reg_720[21]_i_2_n_0 ,\out_idx_reg_720[21]_i_3_n_0 ,\out_idx_reg_720[21]_i_4_n_0 ,\out_idx_reg_720[21]_i_5_n_0 }));
  FDRE \out_idx_reg_720_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[22]),
        .Q(out_idx_reg_720[22]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[23]),
        .Q(out_idx_reg_720[23]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[24]),
        .Q(out_idx_reg_720[24]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[25]),
        .Q(out_idx_reg_720[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[25]_i_1 
       (.CI(\out_idx_reg_720_reg[21]_i_1_n_0 ),
        .CO({\out_idx_reg_720_reg[25]_i_1_n_0 ,\out_idx_reg_720_reg[25]_i_1_n_1 ,\out_idx_reg_720_reg[25]_i_1_n_2 ,\out_idx_reg_720_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_405_p4[11:8]),
        .O(out_idx_fu_446_p2[25:22]),
        .S({\out_idx_reg_720[25]_i_2_n_0 ,\out_idx_reg_720[25]_i_3_n_0 ,\out_idx_reg_720[25]_i_4_n_0 ,\out_idx_reg_720[25]_i_5_n_0 }));
  FDRE \out_idx_reg_720_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[26]),
        .Q(out_idx_reg_720[26]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[27]),
        .Q(out_idx_reg_720[27]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[28]),
        .Q(out_idx_reg_720[28]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[29]),
        .Q(out_idx_reg_720[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[29]_i_1 
       (.CI(\out_idx_reg_720_reg[25]_i_1_n_0 ),
        .CO({\out_idx_reg_720_reg[29]_i_1_n_0 ,\out_idx_reg_720_reg[29]_i_1_n_1 ,\out_idx_reg_720_reg[29]_i_1_n_2 ,\out_idx_reg_720_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_405_p4[15:12]),
        .O(out_idx_fu_446_p2[29:26]),
        .S({\out_idx_reg_720[29]_i_2_n_0 ,\out_idx_reg_720[29]_i_3_n_0 ,\out_idx_reg_720[29]_i_4_n_0 ,\out_idx_reg_720[29]_i_5_n_0 }));
  FDRE \out_idx_reg_720_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[2] ),
        .Q(out_idx_reg_720[2]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[30]),
        .Q(out_idx_reg_720[30]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[31]),
        .Q(out_idx_reg_720[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[31]_i_1 
       (.CI(\out_idx_reg_720_reg[29]_i_1_n_0 ),
        .CO({\NLW_out_idx_reg_720_reg[31]_i_1_CO_UNCONNECTED [3:1],\out_idx_reg_720_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_fu_405_p4[16]}),
        .O({\NLW_out_idx_reg_720_reg[31]_i_1_O_UNCONNECTED [3:2],out_idx_fu_446_p2[31:30]}),
        .S({1'b0,1'b0,\out_idx_reg_720[31]_i_2_n_0 ,\out_idx_reg_720[31]_i_3_n_0 }));
  FDRE \out_idx_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[3] ),
        .Q(out_idx_reg_720[3]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[4] ),
        .Q(out_idx_reg_720[4]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\dst_col_17_fu_132_reg_n_0_[5] ),
        .Q(out_idx_reg_720[5]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[6]),
        .Q(out_idx_reg_720[6]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[7]),
        .Q(out_idx_reg_720[7]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[8]),
        .Q(out_idx_reg_720[8]),
        .R(1'b0));
  FDRE \out_idx_reg_720_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_idx_fu_446_p2[9]),
        .Q(out_idx_reg_720[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \out_idx_reg_720_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\out_idx_reg_720_reg[9]_i_1_n_0 ,\out_idx_reg_720_reg[9]_i_1_n_1 ,\out_idx_reg_720_reg[9]_i_1_n_2 ,\out_idx_reg_720_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dst_row_16_fu_128_reg_n_0_[2] ,\dst_row_16_fu_128_reg_n_0_[1] ,\dst_row_16_fu_128_reg_n_0_[0] ,1'b0}),
        .O(out_idx_fu_446_p2[9:6]),
        .S({\out_idx_reg_720[9]_i_2_n_0 ,\out_idx_reg_720[9]_i_3_n_0 ,\out_idx_reg_720[9]_i_4_n_0 ,\dst_col_17_fu_132_reg_n_0_[6] }));
  FDRE #(
    .INIT(1'b0)) 
    \row4_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(add_ln689_fu_1240),
        .D(row_reg_681),
        .Q(row4_fu_116),
        .R(ap_NS_fsm16_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_reg_681[0]_i_1 
       (.I0(add_ln689_fu_124),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .I2(row4_fu_116),
        .O(\row_reg_681[0]_i_1_n_0 ));
  FDRE \row_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\row_reg_681[0]_i_1_n_0 ),
        .Q(row_reg_681),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[1]_i_1 
       (.I0(col5_fu_120[1]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[2]_i_1 
       (.I0(col5_fu_120[2]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[3]_i_1 
       (.I0(col5_fu_120[3]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[4]_i_1 
       (.I0(col5_fu_120[4]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[5]_i_1 
       (.I0(col5_fu_120[5]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[6]_i_1 
       (.I0(col5_fu_120[6]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[7]_i_1 
       (.I0(col5_fu_120[7]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln65_reg_644[8]_i_1 
       (.I0(col5_fu_120[8]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[8]));
  FDRE \select_ln65_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[1]),
        .Q(select_ln65_reg_644[1]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[2]),
        .Q(select_ln65_reg_644[2]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[3]),
        .Q(select_ln65_reg_644[3]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[4]),
        .Q(select_ln65_reg_644[4]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[5]),
        .Q(select_ln65_reg_644[5]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[6]),
        .Q(select_ln65_reg_644[6]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[7]),
        .Q(select_ln65_reg_644[7]),
        .R(1'b0));
  FDRE \select_ln65_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[8]),
        .Q(select_ln65_reg_644[8]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[0]),
        .Q(src_read_reg_615[0]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[10]),
        .Q(src_read_reg_615[10]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[11]),
        .Q(src_read_reg_615[11]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[12]),
        .Q(src_read_reg_615[12]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[13]),
        .Q(src_read_reg_615[13]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[14]),
        .Q(src_read_reg_615[14]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[15]),
        .Q(src_read_reg_615[15]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[16]),
        .Q(src_read_reg_615[16]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[17]),
        .Q(src_read_reg_615[17]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[18]),
        .Q(src_read_reg_615[18]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[19]),
        .Q(src_read_reg_615[19]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[1]),
        .Q(src_read_reg_615[1]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[20]),
        .Q(src_read_reg_615[20]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[21]),
        .Q(src_read_reg_615[21]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[22]),
        .Q(src_read_reg_615[22]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[23]),
        .Q(src_read_reg_615[23]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[24]),
        .Q(src_read_reg_615[24]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[25]),
        .Q(src_read_reg_615[25]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[26]),
        .Q(src_read_reg_615[26]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[27]),
        .Q(src_read_reg_615[27]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[28]),
        .Q(src_read_reg_615[28]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[29]),
        .Q(src_read_reg_615[29]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[2]),
        .Q(src_read_reg_615[2]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[30]),
        .Q(src_read_reg_615[30]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[31]),
        .Q(src_read_reg_615[31]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[32]),
        .Q(src_read_reg_615[32]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[33]),
        .Q(src_read_reg_615[33]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[34]),
        .Q(src_read_reg_615[34]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[35]),
        .Q(src_read_reg_615[35]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[36]),
        .Q(src_read_reg_615[36]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[37]),
        .Q(src_read_reg_615[37]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[38]),
        .Q(src_read_reg_615[38]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[39]),
        .Q(src_read_reg_615[39]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[3]),
        .Q(src_read_reg_615[3]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[40]),
        .Q(src_read_reg_615[40]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[41]),
        .Q(src_read_reg_615[41]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[42]),
        .Q(src_read_reg_615[42]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[43]),
        .Q(src_read_reg_615[43]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[44]),
        .Q(src_read_reg_615[44]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[45]),
        .Q(src_read_reg_615[45]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[46]),
        .Q(src_read_reg_615[46]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[47]),
        .Q(src_read_reg_615[47]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[48]),
        .Q(src_read_reg_615[48]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[49]),
        .Q(src_read_reg_615[49]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[4]),
        .Q(src_read_reg_615[4]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[50]),
        .Q(src_read_reg_615[50]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[51]),
        .Q(src_read_reg_615[51]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[52]),
        .Q(src_read_reg_615[52]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[53]),
        .Q(src_read_reg_615[53]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[54]),
        .Q(src_read_reg_615[54]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[55]),
        .Q(src_read_reg_615[55]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[56]),
        .Q(src_read_reg_615[56]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[57]),
        .Q(src_read_reg_615[57]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[58]),
        .Q(src_read_reg_615[58]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[59]),
        .Q(src_read_reg_615[59]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[5]),
        .Q(src_read_reg_615[5]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[60]),
        .Q(src_read_reg_615[60]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[61]),
        .Q(src_read_reg_615[61]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[62]),
        .Q(src_read_reg_615[62]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[63]),
        .Q(src_read_reg_615[63]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[6]),
        .Q(src_read_reg_615[6]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[7]),
        .Q(src_read_reg_615[7]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[8]),
        .Q(src_read_reg_615[8]),
        .R(1'b0));
  FDRE \src_read_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(src[9]),
        .Q(src_read_reg_615[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln77_reg_664[0]_i_1 
       (.I0(col5_fu_120[0]),
        .I1(\icmp_ln708_reg_274_reg_n_0_[0] ),
        .O(select_ln65_fu_344_p3[0]));
  FDRE \trunc_ln77_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(select_ln65_fu_344_p3[0]),
        .Q(trunc_ln77_reg_664),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "image_pooling_control_s_axi" *) 
module design_1_image_pooling_0_0_image_pooling_control_s_axi
   (SR,
    ap_start,
    dst_col_17_fu_132,
    ap_NS_fsm16_out,
    \indvar_flatten3_fu_112_reg[15] ,
    \FSM_onehot_rstate_reg[1]_0 ,
    \first_iter_0_reg_260_reg[0] ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    src,
    dst_min,
    dst_max,
    s_axi_control_RDATA,
    interrupt,
    Q,
    \dst_row_16_fu_128[0]_i_3_0 ,
    \ap_CS_fsm[1]_i_2 ,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    first_iter_0_reg_260,
    ap_NS_fsm1,
    int_task_ap_done_reg_0,
    ap_clk,
    s_axi_control_AWADDR,
    int_ap_start_reg_0,
    s_axi_control_WDATA,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY);
  output [0:0]SR;
  output ap_start;
  output dst_col_17_fu_132;
  output ap_NS_fsm16_out;
  output \indvar_flatten3_fu_112_reg[15] ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \first_iter_0_reg_260_reg[0] ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [63:0]src;
  output [63:0]dst_min;
  output [63:0]dst_max;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [1:0]Q;
  input [31:0]\dst_row_16_fu_128[0]_i_3_0 ;
  input [15:0]\ap_CS_fsm[1]_i_2 ;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input first_iter_0_reg_260;
  input ap_NS_fsm1;
  input [0:0]int_task_ap_done_reg_0;
  input ap_clk;
  input [3:0]s_axi_control_AWADDR;
  input int_ap_start_reg_0;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;

  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [15:0]\ap_CS_fsm[1]_i_2 ;
  wire ap_NS_fsm1;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire dst_col_17_fu_132;
  wire [63:0]dst_max;
  wire [63:0]dst_min;
  wire \dst_row_16_fu_128[0]_i_10_n_0 ;
  wire [31:0]\dst_row_16_fu_128[0]_i_3_0 ;
  wire \dst_row_16_fu_128[0]_i_3_n_0 ;
  wire \dst_row_16_fu_128[0]_i_4_n_0 ;
  wire \dst_row_16_fu_128[0]_i_5_n_0 ;
  wire \dst_row_16_fu_128[0]_i_7_n_0 ;
  wire \dst_row_16_fu_128[0]_i_8_n_0 ;
  wire \dst_row_16_fu_128[0]_i_9_n_0 ;
  wire first_iter_0_reg_260;
  wire \first_iter_0_reg_260_reg[0] ;
  wire \indvar_flatten3_fu_112_reg[15] ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_dst_max;
  wire int_dst_max23_out;
  wire int_dst_min;
  wire int_dst_min19_out;
  wire int_gie_i_1_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire int_interrupt0;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_src;
  wire int_src15_out;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire [0:0]int_task_ap_done_reg_0;
  wire interrupt;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire [31:0]or1_out;
  wire [31:0]or2_out;
  wire [31:0]or3_out;
  wire [31:0]or4_out;
  wire p_1_in;
  wire p_26_in;
  wire [1:0]p_6_in;
  wire [0:0]p_7_in;
  wire [7:2]p_8_in;
  wire [31:0]rdata_data;
  wire \rdata_data[0]_i_2_n_0 ;
  wire \rdata_data[0]_i_3_n_0 ;
  wire \rdata_data[0]_i_4_n_0 ;
  wire \rdata_data[0]_i_5_n_0 ;
  wire \rdata_data[10]_i_2_n_0 ;
  wire \rdata_data[10]_i_3_n_0 ;
  wire \rdata_data[11]_i_2_n_0 ;
  wire \rdata_data[11]_i_3_n_0 ;
  wire \rdata_data[12]_i_2_n_0 ;
  wire \rdata_data[12]_i_3_n_0 ;
  wire \rdata_data[13]_i_2_n_0 ;
  wire \rdata_data[13]_i_3_n_0 ;
  wire \rdata_data[14]_i_2_n_0 ;
  wire \rdata_data[14]_i_3_n_0 ;
  wire \rdata_data[15]_i_2_n_0 ;
  wire \rdata_data[15]_i_3_n_0 ;
  wire \rdata_data[16]_i_2_n_0 ;
  wire \rdata_data[16]_i_3_n_0 ;
  wire \rdata_data[17]_i_2_n_0 ;
  wire \rdata_data[17]_i_3_n_0 ;
  wire \rdata_data[18]_i_2_n_0 ;
  wire \rdata_data[18]_i_3_n_0 ;
  wire \rdata_data[19]_i_2_n_0 ;
  wire \rdata_data[19]_i_3_n_0 ;
  wire \rdata_data[1]_i_1_n_0 ;
  wire \rdata_data[1]_i_2_n_0 ;
  wire \rdata_data[1]_i_3_n_0 ;
  wire \rdata_data[1]_i_4_n_0 ;
  wire \rdata_data[1]_i_5_n_0 ;
  wire \rdata_data[20]_i_2_n_0 ;
  wire \rdata_data[20]_i_3_n_0 ;
  wire \rdata_data[21]_i_2_n_0 ;
  wire \rdata_data[21]_i_3_n_0 ;
  wire \rdata_data[22]_i_2_n_0 ;
  wire \rdata_data[22]_i_3_n_0 ;
  wire \rdata_data[23]_i_2_n_0 ;
  wire \rdata_data[23]_i_3_n_0 ;
  wire \rdata_data[24]_i_2_n_0 ;
  wire \rdata_data[24]_i_3_n_0 ;
  wire \rdata_data[25]_i_2_n_0 ;
  wire \rdata_data[25]_i_3_n_0 ;
  wire \rdata_data[26]_i_2_n_0 ;
  wire \rdata_data[26]_i_3_n_0 ;
  wire \rdata_data[27]_i_2_n_0 ;
  wire \rdata_data[27]_i_3_n_0 ;
  wire \rdata_data[28]_i_2_n_0 ;
  wire \rdata_data[28]_i_3_n_0 ;
  wire \rdata_data[29]_i_2_n_0 ;
  wire \rdata_data[29]_i_3_n_0 ;
  wire \rdata_data[2]_i_1_n_0 ;
  wire \rdata_data[2]_i_2_n_0 ;
  wire \rdata_data[2]_i_3_n_0 ;
  wire \rdata_data[30]_i_2_n_0 ;
  wire \rdata_data[30]_i_3_n_0 ;
  wire \rdata_data[31]_i_3_n_0 ;
  wire \rdata_data[31]_i_4_n_0 ;
  wire \rdata_data[3]_i_1_n_0 ;
  wire \rdata_data[3]_i_2_n_0 ;
  wire \rdata_data[3]_i_3_n_0 ;
  wire \rdata_data[4]_i_2_n_0 ;
  wire \rdata_data[4]_i_3_n_0 ;
  wire \rdata_data[5]_i_2_n_0 ;
  wire \rdata_data[5]_i_3_n_0 ;
  wire \rdata_data[6]_i_2_n_0 ;
  wire \rdata_data[6]_i_3_n_0 ;
  wire \rdata_data[7]_i_1_n_0 ;
  wire \rdata_data[7]_i_2_n_0 ;
  wire \rdata_data[7]_i_3_n_0 ;
  wire \rdata_data[8]_i_2_n_0 ;
  wire \rdata_data[8]_i_3_n_0 ;
  wire \rdata_data[9]_i_1_n_0 ;
  wire \rdata_data[9]_i_2_n_0 ;
  wire \rdata_data[9]_i_3_n_0 ;
  wire \rdata_data[9]_i_4_n_0 ;
  wire \rdata_data[9]_i_5_n_0 ;
  wire [2:1]rnext;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]src;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_control_RVALID),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_8_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col5_fu_120[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \dst_col_17_fu_132[31]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(dst_col_17_fu_132),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dst_row_16_fu_128[0]_i_1 
       (.I0(\dst_row_16_fu_128[0]_i_3_n_0 ),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [17]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [2]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [14]),
        .I4(\dst_row_16_fu_128[0]_i_4_n_0 ),
        .I5(\dst_row_16_fu_128[0]_i_5_n_0 ),
        .O(dst_col_17_fu_132));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dst_row_16_fu_128[0]_i_10 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [28]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [16]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [25]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [5]),
        .O(\dst_row_16_fu_128[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dst_row_16_fu_128[0]_i_3 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [9]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [20]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [1]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [3]),
        .I4(\dst_row_16_fu_128[0]_i_7_n_0 ),
        .O(\dst_row_16_fu_128[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \dst_row_16_fu_128[0]_i_4 
       (.I0(\dst_row_16_fu_128[0]_i_8_n_0 ),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [13]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [6]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [7]),
        .I4(\dst_row_16_fu_128[0]_i_3_0 [0]),
        .I5(\dst_row_16_fu_128[0]_i_9_n_0 ),
        .O(\dst_row_16_fu_128[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dst_row_16_fu_128[0]_i_5 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [27]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [23]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [12]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [21]),
        .I4(\dst_row_16_fu_128[0]_i_3_0 [24]),
        .I5(\dst_row_16_fu_128[0]_i_3_0 [26]),
        .O(\dst_row_16_fu_128[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dst_row_16_fu_128[0]_i_7 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [31]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [11]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [18]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [4]),
        .O(\dst_row_16_fu_128[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dst_row_16_fu_128[0]_i_8 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [10]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [8]),
        .I2(Q[1]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [29]),
        .O(\dst_row_16_fu_128[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dst_row_16_fu_128[0]_i_9 
       (.I0(\dst_row_16_fu_128[0]_i_3_0 [19]),
        .I1(\dst_row_16_fu_128[0]_i_3_0 [30]),
        .I2(\dst_row_16_fu_128[0]_i_3_0 [15]),
        .I3(\dst_row_16_fu_128[0]_i_3_0 [22]),
        .I4(\dst_row_16_fu_128[0]_i_10_n_0 ),
        .O(\dst_row_16_fu_128[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \first_iter_0_reg_260[0]_i_1 
       (.I0(first_iter_0_reg_260),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_NS_fsm1),
        .O(\first_iter_0_reg_260_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_8_in[2]),
        .R(int_task_ap_done_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_8_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_8_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(s_axi_control_WDATA[0]),
        .I3(int_ap_start1),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(p_26_in),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    int_ap_start_i_4
       (.I0(int_ap_start_i_5_n_0),
        .I1(\ap_CS_fsm[1]_i_2 [15]),
        .I2(\ap_CS_fsm[1]_i_2 [12]),
        .I3(\ap_CS_fsm[1]_i_2 [10]),
        .I4(\ap_CS_fsm[1]_i_2 [4]),
        .I5(int_ap_start_i_6_n_0),
        .O(\indvar_flatten3_fu_112_reg[15] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_5
       (.I0(\ap_CS_fsm[1]_i_2 [5]),
        .I1(\ap_CS_fsm[1]_i_2 [1]),
        .I2(\ap_CS_fsm[1]_i_2 [6]),
        .I3(\ap_CS_fsm[1]_i_2 [8]),
        .O(int_ap_start_i_5_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    int_ap_start_i_6
       (.I0(\ap_CS_fsm[1]_i_2 [2]),
        .I1(\ap_CS_fsm[1]_i_2 [14]),
        .I2(\ap_CS_fsm[1]_i_2 [0]),
        .I3(\ap_CS_fsm[1]_i_2 [13]),
        .I4(int_ap_start_i_7_n_0),
        .O(int_ap_start_i_6_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_7
       (.I0(\ap_CS_fsm[1]_i_2 [9]),
        .I1(\ap_CS_fsm[1]_i_2 [11]),
        .I2(\ap_CS_fsm[1]_i_2 [7]),
        .I3(\ap_CS_fsm[1]_i_2 [3]),
        .O(int_ap_start_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(p_26_in),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_8_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_8_in[7]),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[0]_i_1 
       (.I0(dst_max[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[10]_i_1 
       (.I0(dst_max[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[11]_i_1 
       (.I0(dst_max[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[12]_i_1 
       (.I0(dst_max[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[13]_i_1 
       (.I0(dst_max[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[14]_i_1 
       (.I0(dst_max[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or0_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[15]_i_1 
       (.I0(dst_max[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or0_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[16]_i_1 
       (.I0(dst_max[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or0_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[17]_i_1 
       (.I0(dst_max[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or0_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[18]_i_1 
       (.I0(dst_max[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or0_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[19]_i_1 
       (.I0(dst_max[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or0_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[1]_i_1 
       (.I0(dst_max[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[20]_i_1 
       (.I0(dst_max[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or0_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[21]_i_1 
       (.I0(dst_max[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or0_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[22]_i_1 
       (.I0(dst_max[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or0_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[23]_i_1 
       (.I0(dst_max[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or0_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[24]_i_1 
       (.I0(dst_max[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or0_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[25]_i_1 
       (.I0(dst_max[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or0_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[26]_i_1 
       (.I0(dst_max[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or0_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[27]_i_1 
       (.I0(dst_max[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or0_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[28]_i_1 
       (.I0(dst_max[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or0_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[29]_i_1 
       (.I0(dst_max[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or0_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[2]_i_1 
       (.I0(dst_max[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[30]_i_1 
       (.I0(dst_max[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or0_out[30]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_dst_max[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_dst_max23_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[31]_i_2 
       (.I0(dst_max[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or0_out[31]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[32]_i_1 
       (.I0(dst_max[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[33]_i_1 
       (.I0(dst_max[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[34]_i_1 
       (.I0(dst_max[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[35]_i_1 
       (.I0(dst_max[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[36]_i_1 
       (.I0(dst_max[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[37]_i_1 
       (.I0(dst_max[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[38]_i_1 
       (.I0(dst_max[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[39]_i_1 
       (.I0(dst_max[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[3]_i_1 
       (.I0(dst_max[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[40]_i_1 
       (.I0(dst_max[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[41]_i_1 
       (.I0(dst_max[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(\or [9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[42]_i_1 
       (.I0(dst_max[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[43]_i_1 
       (.I0(dst_max[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[44]_i_1 
       (.I0(dst_max[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[45]_i_1 
       (.I0(dst_max[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[46]_i_1 
       (.I0(dst_max[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[47]_i_1 
       (.I0(dst_max[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[48]_i_1 
       (.I0(dst_max[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[49]_i_1 
       (.I0(dst_max[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[4]_i_1 
       (.I0(dst_max[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[50]_i_1 
       (.I0(dst_max[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[51]_i_1 
       (.I0(dst_max[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[52]_i_1 
       (.I0(dst_max[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[53]_i_1 
       (.I0(dst_max[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[54]_i_1 
       (.I0(dst_max[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[55]_i_1 
       (.I0(dst_max[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[56]_i_1 
       (.I0(dst_max[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[57]_i_1 
       (.I0(dst_max[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[58]_i_1 
       (.I0(dst_max[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[59]_i_1 
       (.I0(dst_max[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[5]_i_1 
       (.I0(dst_max[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[60]_i_1 
       (.I0(dst_max[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[61]_i_1 
       (.I0(dst_max[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[62]_i_1 
       (.I0(dst_max[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(\or [30]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_dst_max[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_dst_max));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[63]_i_2 
       (.I0(dst_max[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(\or [31]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[6]_i_1 
       (.I0(dst_max[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[7]_i_1 
       (.I0(dst_max[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[8]_i_1 
       (.I0(dst_max[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_max[9]_i_1 
       (.I0(dst_max[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or0_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[0] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[0]),
        .Q(dst_max[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[10] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[10]),
        .Q(dst_max[10]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[11] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[11]),
        .Q(dst_max[11]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[12] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[12]),
        .Q(dst_max[12]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[13] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[13]),
        .Q(dst_max[13]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[14] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[14]),
        .Q(dst_max[14]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[15] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[15]),
        .Q(dst_max[15]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[16] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[16]),
        .Q(dst_max[16]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[17] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[17]),
        .Q(dst_max[17]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[18] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[18]),
        .Q(dst_max[18]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[19] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[19]),
        .Q(dst_max[19]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[1] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[1]),
        .Q(dst_max[1]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[20] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[20]),
        .Q(dst_max[20]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[21] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[21]),
        .Q(dst_max[21]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[22] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[22]),
        .Q(dst_max[22]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[23] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[23]),
        .Q(dst_max[23]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[24] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[24]),
        .Q(dst_max[24]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[25] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[25]),
        .Q(dst_max[25]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[26] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[26]),
        .Q(dst_max[26]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[27] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[27]),
        .Q(dst_max[27]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[28] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[28]),
        .Q(dst_max[28]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[29] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[29]),
        .Q(dst_max[29]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[2] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[2]),
        .Q(dst_max[2]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[30] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[30]),
        .Q(dst_max[30]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[31] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[31]),
        .Q(dst_max[31]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[32] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [0]),
        .Q(dst_max[32]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[33] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [1]),
        .Q(dst_max[33]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[34] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [2]),
        .Q(dst_max[34]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[35] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [3]),
        .Q(dst_max[35]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[36] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [4]),
        .Q(dst_max[36]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[37] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [5]),
        .Q(dst_max[37]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[38] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [6]),
        .Q(dst_max[38]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[39] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [7]),
        .Q(dst_max[39]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[3] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[3]),
        .Q(dst_max[3]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[40] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [8]),
        .Q(dst_max[40]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[41] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [9]),
        .Q(dst_max[41]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[42] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [10]),
        .Q(dst_max[42]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[43] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [11]),
        .Q(dst_max[43]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[44] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [12]),
        .Q(dst_max[44]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[45] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [13]),
        .Q(dst_max[45]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[46] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [14]),
        .Q(dst_max[46]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[47] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [15]),
        .Q(dst_max[47]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[48] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [16]),
        .Q(dst_max[48]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[49] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [17]),
        .Q(dst_max[49]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[4] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[4]),
        .Q(dst_max[4]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[50] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [18]),
        .Q(dst_max[50]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[51] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [19]),
        .Q(dst_max[51]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[52] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [20]),
        .Q(dst_max[52]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[53] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [21]),
        .Q(dst_max[53]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[54] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [22]),
        .Q(dst_max[54]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[55] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [23]),
        .Q(dst_max[55]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[56] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [24]),
        .Q(dst_max[56]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[57] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [25]),
        .Q(dst_max[57]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[58] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [26]),
        .Q(dst_max[58]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[59] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [27]),
        .Q(dst_max[59]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[5] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[5]),
        .Q(dst_max[5]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[60] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [28]),
        .Q(dst_max[60]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[61] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [29]),
        .Q(dst_max[61]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[62] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [30]),
        .Q(dst_max[62]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[63] 
       (.C(ap_clk),
        .CE(int_dst_max),
        .D(\or [31]),
        .Q(dst_max[63]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[6] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[6]),
        .Q(dst_max[6]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[7] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[7]),
        .Q(dst_max[7]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[8] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[8]),
        .Q(dst_max[8]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_max_reg[9] 
       (.C(ap_clk),
        .CE(int_dst_max23_out),
        .D(or0_out[9]),
        .Q(dst_max[9]),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[0]_i_1 
       (.I0(dst_min[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[10]_i_1 
       (.I0(dst_min[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or2_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[11]_i_1 
       (.I0(dst_min[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[12]_i_1 
       (.I0(dst_min[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[13]_i_1 
       (.I0(dst_min[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[14]_i_1 
       (.I0(dst_min[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or2_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[15]_i_1 
       (.I0(dst_min[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or2_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[16]_i_1 
       (.I0(dst_min[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or2_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[17]_i_1 
       (.I0(dst_min[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or2_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[18]_i_1 
       (.I0(dst_min[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or2_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[19]_i_1 
       (.I0(dst_min[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or2_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[1]_i_1 
       (.I0(dst_min[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[20]_i_1 
       (.I0(dst_min[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[21]_i_1 
       (.I0(dst_min[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or2_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[22]_i_1 
       (.I0(dst_min[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[23]_i_1 
       (.I0(dst_min[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or2_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[24]_i_1 
       (.I0(dst_min[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[25]_i_1 
       (.I0(dst_min[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[26]_i_1 
       (.I0(dst_min[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[27]_i_1 
       (.I0(dst_min[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[28]_i_1 
       (.I0(dst_min[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[29]_i_1 
       (.I0(dst_min[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[2]_i_1 
       (.I0(dst_min[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or2_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[30]_i_1 
       (.I0(dst_min[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or2_out[30]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_dst_min[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_dst_min19_out));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[31]_i_2 
       (.I0(dst_min[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[32]_i_1 
       (.I0(dst_min[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[33]_i_1 
       (.I0(dst_min[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[34]_i_1 
       (.I0(dst_min[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[35]_i_1 
       (.I0(dst_min[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[36]_i_1 
       (.I0(dst_min[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[37]_i_1 
       (.I0(dst_min[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[38]_i_1 
       (.I0(dst_min[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[39]_i_1 
       (.I0(dst_min[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[3]_i_1 
       (.I0(dst_min[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[40]_i_1 
       (.I0(dst_min[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[41]_i_1 
       (.I0(dst_min[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or1_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[42]_i_1 
       (.I0(dst_min[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[43]_i_1 
       (.I0(dst_min[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[44]_i_1 
       (.I0(dst_min[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[45]_i_1 
       (.I0(dst_min[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[46]_i_1 
       (.I0(dst_min[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[47]_i_1 
       (.I0(dst_min[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[48]_i_1 
       (.I0(dst_min[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[49]_i_1 
       (.I0(dst_min[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[4]_i_1 
       (.I0(dst_min[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or2_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[50]_i_1 
       (.I0(dst_min[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[51]_i_1 
       (.I0(dst_min[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[52]_i_1 
       (.I0(dst_min[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[53]_i_1 
       (.I0(dst_min[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or1_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[54]_i_1 
       (.I0(dst_min[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or1_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[55]_i_1 
       (.I0(dst_min[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[56]_i_1 
       (.I0(dst_min[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or1_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[57]_i_1 
       (.I0(dst_min[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[58]_i_1 
       (.I0(dst_min[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or1_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[59]_i_1 
       (.I0(dst_min[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or1_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[5]_i_1 
       (.I0(dst_min[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[60]_i_1 
       (.I0(dst_min[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or1_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[61]_i_1 
       (.I0(dst_min[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[62]_i_1 
       (.I0(dst_min[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or1_out[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_dst_min[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(int_dst_min));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[63]_i_2 
       (.I0(dst_min[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[6]_i_1 
       (.I0(dst_min[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or2_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[7]_i_1 
       (.I0(dst_min[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[8]_i_1 
       (.I0(dst_min[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or2_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dst_min[9]_i_1 
       (.I0(dst_min[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or2_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[0] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[0]),
        .Q(dst_min[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[10] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[10]),
        .Q(dst_min[10]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[11] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[11]),
        .Q(dst_min[11]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[12] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[12]),
        .Q(dst_min[12]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[13] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[13]),
        .Q(dst_min[13]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[14] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[14]),
        .Q(dst_min[14]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[15] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[15]),
        .Q(dst_min[15]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[16] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[16]),
        .Q(dst_min[16]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[17] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[17]),
        .Q(dst_min[17]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[18] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[18]),
        .Q(dst_min[18]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[19] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[19]),
        .Q(dst_min[19]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[1] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[1]),
        .Q(dst_min[1]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[20] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[20]),
        .Q(dst_min[20]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[21] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[21]),
        .Q(dst_min[21]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[22] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[22]),
        .Q(dst_min[22]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[23] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[23]),
        .Q(dst_min[23]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[24] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[24]),
        .Q(dst_min[24]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[25] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[25]),
        .Q(dst_min[25]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[26] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[26]),
        .Q(dst_min[26]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[27] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[27]),
        .Q(dst_min[27]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[28] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[28]),
        .Q(dst_min[28]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[29] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[29]),
        .Q(dst_min[29]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[2] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[2]),
        .Q(dst_min[2]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[30] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[30]),
        .Q(dst_min[30]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[31] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[31]),
        .Q(dst_min[31]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[32] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[0]),
        .Q(dst_min[32]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[33] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[1]),
        .Q(dst_min[33]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[34] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[2]),
        .Q(dst_min[34]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[35] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[3]),
        .Q(dst_min[35]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[36] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[4]),
        .Q(dst_min[36]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[37] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[5]),
        .Q(dst_min[37]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[38] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[6]),
        .Q(dst_min[38]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[39] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[7]),
        .Q(dst_min[39]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[3] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[3]),
        .Q(dst_min[3]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[40] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[8]),
        .Q(dst_min[40]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[41] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[9]),
        .Q(dst_min[41]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[42] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[10]),
        .Q(dst_min[42]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[43] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[11]),
        .Q(dst_min[43]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[44] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[12]),
        .Q(dst_min[44]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[45] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[13]),
        .Q(dst_min[45]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[46] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[14]),
        .Q(dst_min[46]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[47] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[15]),
        .Q(dst_min[47]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[48] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[16]),
        .Q(dst_min[48]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[49] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[17]),
        .Q(dst_min[49]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[4] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[4]),
        .Q(dst_min[4]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[50] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[18]),
        .Q(dst_min[50]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[51] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[19]),
        .Q(dst_min[51]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[52] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[20]),
        .Q(dst_min[52]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[53] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[21]),
        .Q(dst_min[53]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[54] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[22]),
        .Q(dst_min[54]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[55] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[23]),
        .Q(dst_min[55]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[56] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[24]),
        .Q(dst_min[56]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[57] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[25]),
        .Q(dst_min[57]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[58] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[26]),
        .Q(dst_min[58]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[59] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[27]),
        .Q(dst_min[59]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[5] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[5]),
        .Q(dst_min[5]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[60] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[28]),
        .Q(dst_min[60]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[61] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[29]),
        .Q(dst_min[61]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[62] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[30]),
        .Q(dst_min[62]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[63] 
       (.C(ap_clk),
        .CE(int_dst_min),
        .D(or1_out[31]),
        .Q(dst_min[63]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[6] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[6]),
        .Q(dst_min[6]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[7] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[7]),
        .Q(dst_min[7]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[8] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[8]),
        .Q(dst_min[8]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dst_min_reg[9] 
       (.C(ap_clk),
        .CE(int_dst_min19_out),
        .D(or2_out[9]),
        .Q(dst_min[9]),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(p_26_in),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_7_in),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(p_7_in),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_26_in),
        .I5(p_6_in[0]),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_26_in),
        .I5(p_6_in[1]),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(p_26_in));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(p_6_in[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_6_in[1]),
        .R(int_task_ap_done_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(p_7_in),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr8_out),
        .I2(int_ap_start_reg_0),
        .I3(p_6_in[0]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_26_in),
        .O(int_isr8_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr8_out),
        .I2(p_6_in[1]),
        .I3(int_ap_start_reg_0),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[0]_i_1 
       (.I0(src[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[10]_i_1 
       (.I0(src[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or4_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[11]_i_1 
       (.I0(src[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or4_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[12]_i_1 
       (.I0(src[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or4_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[13]_i_1 
       (.I0(src[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or4_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[14]_i_1 
       (.I0(src[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or4_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[15]_i_1 
       (.I0(src[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or4_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[16]_i_1 
       (.I0(src[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or4_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[17]_i_1 
       (.I0(src[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or4_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[18]_i_1 
       (.I0(src[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or4_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[19]_i_1 
       (.I0(src[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or4_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[1]_i_1 
       (.I0(src[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[20]_i_1 
       (.I0(src[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or4_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[21]_i_1 
       (.I0(src[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or4_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[22]_i_1 
       (.I0(src[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or4_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[23]_i_1 
       (.I0(src[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or4_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[24]_i_1 
       (.I0(src[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or4_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[25]_i_1 
       (.I0(src[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or4_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[26]_i_1 
       (.I0(src[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or4_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[27]_i_1 
       (.I0(src[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or4_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[28]_i_1 
       (.I0(src[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or4_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[29]_i_1 
       (.I0(src[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or4_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[2]_i_1 
       (.I0(src[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[30]_i_1 
       (.I0(src[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or4_out[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_src[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(int_src15_out));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[31]_i_2 
       (.I0(src[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or4_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[32]_i_1 
       (.I0(src[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(or3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[33]_i_1 
       (.I0(src[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(or3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[34]_i_1 
       (.I0(src[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(or3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[35]_i_1 
       (.I0(src[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or3_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[36]_i_1 
       (.I0(src[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or3_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[37]_i_1 
       (.I0(src[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or3_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[38]_i_1 
       (.I0(src[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or3_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[39]_i_1 
       (.I0(src[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or3_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[3]_i_1 
       (.I0(src[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(or4_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[40]_i_1 
       (.I0(src[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or3_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[41]_i_1 
       (.I0(src[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or3_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[42]_i_1 
       (.I0(src[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(or3_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[43]_i_1 
       (.I0(src[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(or3_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[44]_i_1 
       (.I0(src[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(or3_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[45]_i_1 
       (.I0(src[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(or3_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[46]_i_1 
       (.I0(src[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(or3_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[47]_i_1 
       (.I0(src[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(or3_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[48]_i_1 
       (.I0(src[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(or3_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[49]_i_1 
       (.I0(src[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(or3_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[4]_i_1 
       (.I0(src[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(or4_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[50]_i_1 
       (.I0(src[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(or3_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[51]_i_1 
       (.I0(src[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(or3_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[52]_i_1 
       (.I0(src[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(or3_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[53]_i_1 
       (.I0(src[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(or3_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[54]_i_1 
       (.I0(src[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(or3_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[55]_i_1 
       (.I0(src[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(or3_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[56]_i_1 
       (.I0(src[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(or3_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[57]_i_1 
       (.I0(src[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(or3_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[58]_i_1 
       (.I0(src[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(or3_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[59]_i_1 
       (.I0(src[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(or3_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[5]_i_1 
       (.I0(src[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(or4_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[60]_i_1 
       (.I0(src[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(or3_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[61]_i_1 
       (.I0(src[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(or3_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[62]_i_1 
       (.I0(src[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(or3_out[30]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_src[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(int_src));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[63]_i_2 
       (.I0(src[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(or3_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[6]_i_1 
       (.I0(src[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(or4_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[7]_i_1 
       (.I0(src[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(or4_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[8]_i_1 
       (.I0(src[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(or4_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_src[9]_i_1 
       (.I0(src[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(or4_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[0] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[0]),
        .Q(src[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[10] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[10]),
        .Q(src[10]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[11] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[11]),
        .Q(src[11]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[12] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[12]),
        .Q(src[12]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[13] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[13]),
        .Q(src[13]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[14] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[14]),
        .Q(src[14]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[15] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[15]),
        .Q(src[15]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[16] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[16]),
        .Q(src[16]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[17] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[17]),
        .Q(src[17]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[18] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[18]),
        .Q(src[18]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[19] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[19]),
        .Q(src[19]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[1] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[1]),
        .Q(src[1]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[20] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[20]),
        .Q(src[20]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[21] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[21]),
        .Q(src[21]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[22] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[22]),
        .Q(src[22]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[23] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[23]),
        .Q(src[23]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[24] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[24]),
        .Q(src[24]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[25] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[25]),
        .Q(src[25]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[26] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[26]),
        .Q(src[26]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[27] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[27]),
        .Q(src[27]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[28] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[28]),
        .Q(src[28]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[29] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[29]),
        .Q(src[29]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[2] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[2]),
        .Q(src[2]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[30] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[30]),
        .Q(src[30]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[31] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[31]),
        .Q(src[31]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[32] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[0]),
        .Q(src[32]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[33] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[1]),
        .Q(src[33]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[34] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[2]),
        .Q(src[34]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[35] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[3]),
        .Q(src[35]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[36] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[4]),
        .Q(src[36]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[37] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[5]),
        .Q(src[37]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[38] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[6]),
        .Q(src[38]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[39] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[7]),
        .Q(src[39]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[3] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[3]),
        .Q(src[3]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[40] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[8]),
        .Q(src[40]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[41] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[9]),
        .Q(src[41]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[42] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[10]),
        .Q(src[42]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[43] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[11]),
        .Q(src[43]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[44] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[12]),
        .Q(src[44]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[45] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[13]),
        .Q(src[45]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[46] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[14]),
        .Q(src[46]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[47] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[15]),
        .Q(src[47]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[48] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[16]),
        .Q(src[48]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[49] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[17]),
        .Q(src[49]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[4] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[4]),
        .Q(src[4]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[50] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[18]),
        .Q(src[50]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[51] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[19]),
        .Q(src[51]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[52] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[20]),
        .Q(src[52]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[53] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[21]),
        .Q(src[53]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[54] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[22]),
        .Q(src[54]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[55] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[23]),
        .Q(src[55]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[56] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[24]),
        .Q(src[56]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[57] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[25]),
        .Q(src[57]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[58] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[26]),
        .Q(src[58]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[59] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[27]),
        .Q(src[59]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[5] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[5]),
        .Q(src[5]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[60] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[28]),
        .Q(src[60]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[61] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[29]),
        .Q(src[61]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[62] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[30]),
        .Q(src[62]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[63] 
       (.C(ap_clk),
        .CE(int_src),
        .D(or3_out[31]),
        .Q(src[63]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[6] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[6]),
        .Q(src[6]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[7] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[7]),
        .Q(src[7]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[8] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[8]),
        .Q(src[8]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_src_reg[9] 
       (.C(ap_clk),
        .CE(int_src15_out),
        .D(or4_out[9]),
        .Q(src[9]),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(int_ap_start_reg_0),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_8_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[0]_i_1 
       (.I0(\rdata_data[0]_i_2_n_0 ),
        .I1(\rdata_data[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040004)) 
    \rdata_data[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(p_7_in),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(src[32]),
        .I5(\rdata_data[0]_i_4_n_0 ),
        .O(\rdata_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata_data[0]_i_3 
       (.I0(\rdata_data[0]_i_5_n_0 ),
        .I1(p_6_in[0]),
        .I2(dst_max[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata_data[0]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(dst_max[32]),
        .I3(dst_min[0]),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata_data[0]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(dst_min[32]),
        .I3(src[0]),
        .I4(ap_start),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[10]_i_1 
       (.I0(\rdata_data[10]_i_2_n_0 ),
        .I1(\rdata_data[10]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[10]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[10]_i_2 
       (.I0(src[42]),
        .I1(dst_min[10]),
        .I2(dst_max[42]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[10]_i_3 
       (.I0(src[10]),
        .I1(dst_min[42]),
        .I2(dst_max[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[11]_i_1 
       (.I0(\rdata_data[11]_i_2_n_0 ),
        .I1(\rdata_data[11]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[11]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[11]_i_2 
       (.I0(src[43]),
        .I1(dst_min[11]),
        .I2(dst_max[43]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[11]_i_3 
       (.I0(src[11]),
        .I1(dst_min[43]),
        .I2(dst_max[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[12]_i_1 
       (.I0(\rdata_data[12]_i_2_n_0 ),
        .I1(\rdata_data[12]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[12]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[12]_i_2 
       (.I0(src[44]),
        .I1(dst_min[12]),
        .I2(dst_max[44]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[12]_i_3 
       (.I0(src[12]),
        .I1(dst_min[44]),
        .I2(dst_max[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[13]_i_1 
       (.I0(\rdata_data[13]_i_2_n_0 ),
        .I1(\rdata_data[13]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[13]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[13]_i_2 
       (.I0(src[45]),
        .I1(dst_min[13]),
        .I2(dst_max[45]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[13]_i_3 
       (.I0(src[13]),
        .I1(dst_min[45]),
        .I2(dst_max[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[14]_i_1 
       (.I0(\rdata_data[14]_i_2_n_0 ),
        .I1(\rdata_data[14]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[14]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[14]_i_2 
       (.I0(src[46]),
        .I1(dst_min[14]),
        .I2(dst_max[46]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[14]_i_3 
       (.I0(src[14]),
        .I1(dst_min[46]),
        .I2(dst_max[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[15]_i_1 
       (.I0(\rdata_data[15]_i_2_n_0 ),
        .I1(\rdata_data[15]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[15]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[15]_i_2 
       (.I0(src[47]),
        .I1(dst_min[15]),
        .I2(dst_max[47]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[15]_i_3 
       (.I0(src[15]),
        .I1(dst_min[47]),
        .I2(dst_max[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[16]_i_1 
       (.I0(\rdata_data[16]_i_2_n_0 ),
        .I1(\rdata_data[16]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[16]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[16]_i_2 
       (.I0(src[48]),
        .I1(dst_min[16]),
        .I2(dst_max[48]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[16]_i_3 
       (.I0(src[16]),
        .I1(dst_min[48]),
        .I2(dst_max[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[17]_i_1 
       (.I0(\rdata_data[17]_i_2_n_0 ),
        .I1(\rdata_data[17]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[17]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[17]_i_2 
       (.I0(src[49]),
        .I1(dst_min[17]),
        .I2(dst_max[49]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[17]_i_3 
       (.I0(src[17]),
        .I1(dst_min[49]),
        .I2(dst_max[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[18]_i_1 
       (.I0(\rdata_data[18]_i_2_n_0 ),
        .I1(\rdata_data[18]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[18]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[18]_i_2 
       (.I0(src[50]),
        .I1(dst_min[18]),
        .I2(dst_max[50]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[18]_i_3 
       (.I0(src[18]),
        .I1(dst_min[50]),
        .I2(dst_max[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[19]_i_1 
       (.I0(\rdata_data[19]_i_2_n_0 ),
        .I1(\rdata_data[19]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[19]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[19]_i_2 
       (.I0(src[51]),
        .I1(dst_min[19]),
        .I2(dst_max[51]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[19]_i_3 
       (.I0(src[19]),
        .I1(dst_min[51]),
        .I2(dst_max[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0AAAAC0C0AAAA)) 
    \rdata_data[1]_i_1 
       (.I0(\rdata_data[1]_i_2_n_0 ),
        .I1(src[33]),
        .I2(\rdata_data[1]_i_3_n_0 ),
        .I3(\rdata_data[1]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata_data[1]_i_2 
       (.I0(\rdata_data[1]_i_5_n_0 ),
        .I1(p_6_in[1]),
        .I2(dst_max[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_data[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[1]_i_4 
       (.I0(p_1_in),
        .I1(dst_min[1]),
        .I2(dst_max[33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata_data[1]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(dst_min[33]),
        .I3(src[1]),
        .I4(int_task_ap_done),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[20]_i_1 
       (.I0(\rdata_data[20]_i_2_n_0 ),
        .I1(\rdata_data[20]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[20]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[20]_i_2 
       (.I0(src[52]),
        .I1(dst_min[20]),
        .I2(dst_max[52]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[20]_i_3 
       (.I0(src[20]),
        .I1(dst_min[52]),
        .I2(dst_max[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[21]_i_1 
       (.I0(\rdata_data[21]_i_2_n_0 ),
        .I1(\rdata_data[21]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[21]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[21]_i_2 
       (.I0(src[53]),
        .I1(dst_min[21]),
        .I2(dst_max[53]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[21]_i_3 
       (.I0(src[21]),
        .I1(dst_min[53]),
        .I2(dst_max[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[22]_i_1 
       (.I0(\rdata_data[22]_i_2_n_0 ),
        .I1(\rdata_data[22]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[22]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[22]_i_2 
       (.I0(src[54]),
        .I1(dst_min[22]),
        .I2(dst_max[54]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[22]_i_3 
       (.I0(src[22]),
        .I1(dst_min[54]),
        .I2(dst_max[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[23]_i_1 
       (.I0(\rdata_data[23]_i_2_n_0 ),
        .I1(\rdata_data[23]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[23]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[23]_i_2 
       (.I0(src[55]),
        .I1(dst_min[23]),
        .I2(dst_max[55]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[23]_i_3 
       (.I0(src[23]),
        .I1(dst_min[55]),
        .I2(dst_max[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[24]_i_1 
       (.I0(\rdata_data[24]_i_2_n_0 ),
        .I1(\rdata_data[24]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[24]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[24]_i_2 
       (.I0(src[56]),
        .I1(dst_min[24]),
        .I2(dst_max[56]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[24]_i_3 
       (.I0(src[24]),
        .I1(dst_min[56]),
        .I2(dst_max[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[25]_i_1 
       (.I0(\rdata_data[25]_i_2_n_0 ),
        .I1(\rdata_data[25]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[25]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[25]_i_2 
       (.I0(src[57]),
        .I1(dst_min[25]),
        .I2(dst_max[57]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[25]_i_3 
       (.I0(src[25]),
        .I1(dst_min[57]),
        .I2(dst_max[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[26]_i_1 
       (.I0(\rdata_data[26]_i_2_n_0 ),
        .I1(\rdata_data[26]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[26]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[26]_i_2 
       (.I0(src[58]),
        .I1(dst_min[26]),
        .I2(dst_max[58]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[26]_i_3 
       (.I0(src[26]),
        .I1(dst_min[58]),
        .I2(dst_max[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[27]_i_1 
       (.I0(\rdata_data[27]_i_2_n_0 ),
        .I1(\rdata_data[27]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[27]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[27]_i_2 
       (.I0(src[59]),
        .I1(dst_min[27]),
        .I2(dst_max[59]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[27]_i_3 
       (.I0(src[27]),
        .I1(dst_min[59]),
        .I2(dst_max[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[28]_i_1 
       (.I0(\rdata_data[28]_i_2_n_0 ),
        .I1(\rdata_data[28]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[28]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[28]_i_2 
       (.I0(src[60]),
        .I1(dst_min[28]),
        .I2(dst_max[60]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[28]_i_3 
       (.I0(src[28]),
        .I1(dst_min[60]),
        .I2(dst_max[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[29]_i_1 
       (.I0(\rdata_data[29]_i_2_n_0 ),
        .I1(\rdata_data[29]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[29]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[29]_i_2 
       (.I0(src[61]),
        .I1(dst_min[29]),
        .I2(dst_max[61]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[29]_i_3 
       (.I0(src[29]),
        .I1(dst_min[61]),
        .I2(dst_max[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[2]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata_data[2]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(dst_max[2]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[2]_i_3_n_0 ),
        .O(\rdata_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[2]_i_2 
       (.I0(p_8_in[2]),
        .I1(src[2]),
        .I2(dst_min[34]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[2]_i_3 
       (.I0(src[34]),
        .I1(dst_min[2]),
        .I2(dst_max[34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[30]_i_1 
       (.I0(\rdata_data[30]_i_2_n_0 ),
        .I1(\rdata_data[30]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[30]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[30]_i_2 
       (.I0(src[62]),
        .I1(dst_min[30]),
        .I2(dst_max[62]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[30]_i_3 
       (.I0(src[30]),
        .I1(dst_min[62]),
        .I2(dst_max[30]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[31]_i_2 
       (.I0(\rdata_data[31]_i_3_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[31]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[31]_i_3 
       (.I0(src[63]),
        .I1(dst_min[31]),
        .I2(dst_max[63]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[31]_i_4 
       (.I0(src[31]),
        .I1(dst_min[63]),
        .I2(dst_max[31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[3]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata_data[3]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(dst_max[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[3]_i_3_n_0 ),
        .O(\rdata_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[3]_i_2 
       (.I0(int_ap_ready),
        .I1(src[3]),
        .I2(dst_min[35]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[3]_i_3 
       (.I0(src[35]),
        .I1(dst_min[3]),
        .I2(dst_max[35]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[4]_i_1 
       (.I0(\rdata_data[4]_i_2_n_0 ),
        .I1(\rdata_data[4]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[4]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[4]_i_2 
       (.I0(src[36]),
        .I1(dst_min[4]),
        .I2(dst_max[36]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[4]_i_3 
       (.I0(src[4]),
        .I1(dst_min[36]),
        .I2(dst_max[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[5]_i_1 
       (.I0(\rdata_data[5]_i_2_n_0 ),
        .I1(\rdata_data[5]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[5]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[5]_i_2 
       (.I0(src[37]),
        .I1(dst_min[5]),
        .I2(dst_max[37]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[5]_i_3 
       (.I0(src[5]),
        .I1(dst_min[37]),
        .I2(dst_max[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[6]_i_1 
       (.I0(\rdata_data[6]_i_2_n_0 ),
        .I1(\rdata_data[6]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[6]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[6]_i_2 
       (.I0(src[38]),
        .I1(dst_min[6]),
        .I2(dst_max[38]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[6]_i_3 
       (.I0(src[6]),
        .I1(dst_min[38]),
        .I2(dst_max[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[7]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata_data[7]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(dst_max[7]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[7]_i_3_n_0 ),
        .O(\rdata_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[7]_i_2 
       (.I0(p_8_in[7]),
        .I1(src[7]),
        .I2(dst_min[39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[7]_i_3 
       (.I0(src[39]),
        .I1(dst_min[7]),
        .I2(dst_max[39]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[8]_i_1 
       (.I0(\rdata_data[8]_i_2_n_0 ),
        .I1(\rdata_data[8]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata_data[8]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[8]_i_2 
       (.I0(src[40]),
        .I1(dst_min[8]),
        .I2(dst_max[40]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[8]_i_3 
       (.I0(src[8]),
        .I1(dst_min[40]),
        .I2(dst_max[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata_data[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[9]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata_data[9]_i_3_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(dst_max[9]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[9]_i_5_n_0 ),
        .O(\rdata_data[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[9]_i_3 
       (.I0(interrupt),
        .I1(src[9]),
        .I2(dst_min[41]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata_data[9]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[9]_i_5 
       (.I0(src[41]),
        .I1(dst_min[9]),
        .I2(dst_max[41]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[9]_i_5_n_0 ));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[9]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata_data[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi
   (\icmp_ln708_reg_274_reg[0] ,
    ap_NS_fsm1,
    D,
    CO,
    \dst_row_16_fu_128_reg[31] ,
    \row4_fu_116_reg[0] ,
    dout_vld_reg,
    E,
    ap_rst_n_0,
    \select_ln65_reg_644_reg[4] ,
    m_axi_gmem_AWVALID,
    I_CH0_RDATA,
    m_axi_gmem_ARLEN,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem_WVALID,
    s_ready_t_reg_0,
    \icmp_ln708_reg_274_reg[0]_0 ,
    select_ln65_reg_644,
    Q,
    ap_start,
    first_iter_0_reg_260,
    and_ln77_reg_687,
    and_ln82_reg_716,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done,
    \ap_CS_fsm_reg[22] ,
    ap_rst_n,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    \fifo_depth_gt1_gen.dout_reg[63]_0 ,
    tmp_fu_405_p4,
    \ap_CS_fsm_reg[22]_0 ,
    mem_reg,
    mem_reg_0,
    row4_fu_116,
    add_ln689_fu_124,
    trunc_ln77_reg_664,
    m_axi_gmem_AWREADY,
    \fifo_depth_gt1_gen.dout_reg[63]_1 ,
    ap_clk,
    \data_p2_reg[32] ,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output \icmp_ln708_reg_274_reg[0] ;
  output ap_NS_fsm1;
  output [10:0]D;
  output [0:0]CO;
  output [0:0]\dst_row_16_fu_128_reg[31] ;
  output \row4_fu_116_reg[0] ;
  output dout_vld_reg;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output \select_ln65_reg_644_reg[4] ;
  output m_axi_gmem_AWVALID;
  output [7:0]I_CH0_RDATA;
  output [3:0]m_axi_gmem_ARLEN;
  output [3:0]m_axi_gmem_AWLEN;
  output [61:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output [61:0]m_axi_gmem_ARADDR;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg_0;
  input \icmp_ln708_reg_274_reg[0]_0 ;
  input [7:0]select_ln65_reg_644;
  input [12:0]Q;
  input ap_start;
  input first_iter_0_reg_260;
  input and_ln77_reg_687;
  input and_ln82_reg_716;
  input \ap_CS_fsm_reg[0] ;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  input \ap_CS_fsm_reg[22] ;
  input ap_rst_n;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  input [24:0]tmp_fu_405_p4;
  input [24:0]\ap_CS_fsm_reg[22]_0 ;
  input [7:0]mem_reg;
  input [7:0]mem_reg_0;
  input [0:0]row4_fu_116;
  input [0:0]add_ln689_fu_124;
  input trunc_ln77_reg_664;
  input m_axi_gmem_AWREADY;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_1 ;
  input ap_clk;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire [63:0]ARADDR_Dummy;
  wire [17:15]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [63:0]AWADDR_Dummy;
  wire [17:17]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire [7:0]I_CH0_RDATA;
  wire [12:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire [0:0]add_ln689_fu_124;
  wire and_ln77_reg_687;
  wire and_ln82_reg_716;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[22] ;
  wire [24:0]\ap_CS_fsm_reg[22]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_start;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire \buff_rdata/we ;
  wire \bus_wide_gen.data_buf023_out ;
  wire \bus_wide_gen.data_buf027_out ;
  wire \bus_wide_gen.data_buf031_out ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_12;
  wire bus_write_n_53;
  wire bus_write_n_7;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [32:32]data_pack;
  wire dout_vld_reg;
  wire [0:0]\dst_row_16_fu_128_reg[31] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_1 ;
  wire first_iter_0_reg_260;
  wire \icmp_ln708_reg_274_reg[0] ;
  wire \icmp_ln708_reg_274_reg[0]_0 ;
  wire if_empty_n;
  wire if_full_n;
  wire if_full_n_0;
  wire last_resp;
  wire load_unit_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire [61:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [7:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in30_in;
  wire p_2_in;
  wire p_61_in;
  wire resp_valid;
  wire [0:0]row4_fu_116;
  wire \row4_fu_116_reg[0] ;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [7:0]select_ln65_reg_644;
  wire \select_ln65_reg_644_reg[4] ;
  wire store_unit_n_11;
  wire store_unit_n_9;
  wire [24:0]tmp_fu_405_p4;
  wire trunc_ln77_reg_664;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({data_pack,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[81] ({ARLEN_Dummy[17],ARLEN_Dummy[15]}),
        .din(RLAST_Dummy),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(ap_rst_n_0),
        .s_ready_t_reg_1(load_unit_n_3),
        .\state_reg[0] (RVALID_Dummy),
        .we(\buff_rdata/we ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_write bus_write
       (.AWLEN_Dummy(AWLEN_Dummy),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(WDATA_Dummy),
        .E(\bus_wide_gen.data_buf023_out ),
        .Q(resp_valid),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf027_out ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_buf031_out ),
        .\bus_wide_gen.data_valid_reg_1 (bus_write_n_12),
        .\bus_wide_gen.data_valid_reg_2 (bus_write_n_53),
        .\bus_wide_gen.len_cnt_buf_reg[29] (store_unit_n_11),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[81] (\wreq_burst_conv/rs_req/load_p2 ),
        .\fifo_depth_gt1_gen.dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n_0),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in26_in(p_0_in26_in),
        .p_0_in30_in(p_0_in30_in),
        .p_2_in(p_2_in),
        .p_61_in(p_61_in),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(store_unit_n_9),
        .\strb_buf_reg[3]_0 (WSTRB_Dummy),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D[4:2]),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .I_CH0_RDATA(I_CH0_RDATA),
        .Q(Q[3:1]),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({data_pack,RLAST_Dummy,RDATA_Dummy}),
        .\fifo_depth_gt1_gen.dout_reg[0] (ap_rst_n_0),
        .\fifo_depth_gt1_gen.dout_reg[63] (\fifo_depth_gt1_gen.dout_reg[63]_1 ),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .if_full_n(if_full_n),
        .mem_reg(RVALID_Dummy),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[17]_0 ({ARLEN_Dummy[17],ARLEN_Dummy[15]}),
        .tmp_valid_reg_0(load_unit_n_3),
        .we(\buff_rdata/we ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_store store_unit
       (.AWLEN_Dummy(AWLEN_Dummy),
        .AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .D({D[10:5],D[1:0]}),
        .E(\bus_wide_gen.data_buf031_out ),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .Q({Q[12:4],Q[1:0]}),
        .WVALID_Dummy(WVALID_Dummy),
        .add_ln689_fu_124(add_ln689_fu_124),
        .and_ln77_reg_687(and_ln77_reg_687),
        .and_ln82_reg_716(and_ln82_reg_716),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[22] (E),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_1 (\ap_CS_fsm_reg[22]_0 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_done(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 (\bus_wide_gen.data_buf027_out ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 (WDATA_Dummy),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 (\bus_wide_gen.data_buf023_out ),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 (WSTRB_Dummy),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_53),
        .\bus_wide_gen.len_cnt_buf_reg[29]_0 (bus_write_n_12),
        .\bus_wide_gen.offset_valid_reg_0 (store_unit_n_11),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (bus_write_n_7),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg(dout_vld_reg),
        .\dst_row_16_fu_128_reg[31] (\dst_row_16_fu_128_reg[31] ),
        .\fifo_depth_gt1_gen.dout_reg[63] (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (\fifo_depth_gt1_gen.dout_reg[63]_0 ),
        .\fifo_depth_gt1_gen.empty_n_reg (ap_rst_n_0),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (resp_valid),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .\icmp_ln708_reg_274_reg[0] (\icmp_ln708_reg_274_reg[0] ),
        .\icmp_ln708_reg_274_reg[0]_0 (\icmp_ln708_reg_274_reg[0]_0 ),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n_0),
        .last_resp(last_resp),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in26_in(p_0_in26_in),
        .p_0_in30_in(p_0_in30_in),
        .p_2_in(p_2_in),
        .p_61_in(p_61_in),
        .row4_fu_116(row4_fu_116),
        .\row4_fu_116_reg[0] (\row4_fu_116_reg[0] ),
        .select_ln65_reg_644(select_ln65_reg_644),
        .\select_ln65_reg_644_reg[4] (\select_ln65_reg_644_reg[4] ),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .tmp_fu_405_p4(tmp_fu_405_p4),
        .tmp_valid_reg_0(store_unit_n_9),
        .tmp_valid_reg_1(\wreq_burst_conv/rs_req/load_p2 ),
        .trunc_ln77_reg_664(trunc_ln77_reg_664),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_burst_converter" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    pop__1,
    sel,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    s_ready_t_reg_0,
    if_full_n,
    AWREADY_Dummy_1,
    if_full_n_0,
    ost_resp_ready,
    re,
    D,
    \data_p2_reg[81] );
  output [0:0]SR;
  output [65:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output pop__1;
  output sel;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input if_full_n;
  input AWREADY_Dummy_1;
  input if_full_n_0;
  input ost_resp_ready;
  input re;
  input [64:0]D;
  input [0:0]\data_p2_reg[81] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [64:0]D;
  wire [19:0]SHIFT_RIGHT;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_6__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_7__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_8__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[81] ;
  wire [9:0]end_from_4k;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire if_full_n_0;
  wire [65:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [5:0]p_0_in;
  wire p_16_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__10_n_4;
  wire plusOp_carry__10_n_5;
  wire plusOp_carry__10_n_6;
  wire plusOp_carry__10_n_7;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__11_n_5;
  wire plusOp_carry__11_n_6;
  wire plusOp_carry__11_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_4;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__7_n_4;
  wire plusOp_carry__7_n_5;
  wire plusOp_carry__7_n_6;
  wire plusOp_carry__7_n_7;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__8_n_4;
  wire plusOp_carry__8_n_5;
  wire plusOp_carry__8_n_6;
  wire plusOp_carry__8_n_7;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry__9_n_4;
  wire plusOp_carry__9_n_5;
  wire plusOp_carry__9_n_6;
  wire plusOp_carry__9_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pop__1;
  wire re;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_122;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire sel;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_162),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_161),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_160),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_159),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_158),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_157),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[34]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[38]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[38]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[38]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[42]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[42]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[42]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[46]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[46]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[50]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[50]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[50]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[54]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[54]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[54]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[54]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[58]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.addr_buf[62]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.addr_buf[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 ,\could_multi_bursts.addr_buf[30]_i_4_n_0 ,\could_multi_bursts.addr_buf[30]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .Q(in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[34]_i_2_n_0 ,\could_multi_bursts.addr_buf[34]_i_3_n_0 ,\could_multi_bursts.addr_buf[34]_i_4_n_0 ,\could_multi_bursts.addr_buf[34]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .Q(in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[38]_i_2_n_0 ,\could_multi_bursts.addr_buf[38]_i_3_n_0 ,\could_multi_bursts.addr_buf[38]_i_4_n_0 ,\could_multi_bursts.addr_buf[38]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .Q(in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[42]_i_2_n_0 ,\could_multi_bursts.addr_buf[42]_i_3_n_0 ,\could_multi_bursts.addr_buf[42]_i_4_n_0 ,\could_multi_bursts.addr_buf[42]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .Q(in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[46]_i_2_n_0 ,\could_multi_bursts.addr_buf[46]_i_3_n_0 ,\could_multi_bursts.addr_buf[46]_i_4_n_0 ,\could_multi_bursts.addr_buf[46]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .Q(in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[50]_i_2_n_0 ,\could_multi_bursts.addr_buf[50]_i_3_n_0 ,\could_multi_bursts.addr_buf[50]_i_4_n_0 ,\could_multi_bursts.addr_buf[50]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .Q(in[52]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[54]_i_2_n_0 ,\could_multi_bursts.addr_buf[54]_i_3_n_0 ,\could_multi_bursts.addr_buf[54]_i_4_n_0 ,\could_multi_bursts.addr_buf[54]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .Q(in[56]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[58]_i_2_n_0 ,\could_multi_bursts.addr_buf[58]_i_3_n_0 ,\could_multi_bursts.addr_buf[58]_i_4_n_0 ,\could_multi_bursts.addr_buf[58]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .Q(in[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[62]_i_2_n_0 ,\could_multi_bursts.addr_buf[62]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[6]_i_2_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_2_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWVALID_Dummy),
        .I4(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(AWVALID_Dummy),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[4]),
        .I3(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .I4(p_16_in),
        .I5(\could_multi_bursts.last_loop_i_4__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.last_loop_i_5__0_n_0 ),
        .I1(beat_len[6]),
        .I2(\could_multi_bursts.last_loop_i_6__0_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[4]),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.last_loop_i_7__0_n_0 ),
        .I1(beat_len[7]),
        .I2(\could_multi_bursts.last_loop_i_8__0_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[9]),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_7__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .O(\could_multi_bursts.last_loop_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_8__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .O(\could_multi_bursts.last_loop_i_8__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[62]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[63]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[64]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[65]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_16_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_16_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_16_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_16_in),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_resp_ready),
        .I3(if_full_n_0),
        .I4(AWREADY_Dummy_1),
        .I5(AWVALID_Dummy),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_valid),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000D0000000)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy_1),
        .I2(if_full_n_0),
        .I3(ost_resp_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(re),
        .O(pop__1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[8]),
        .I4(sect_total_buf_reg[8]),
        .I5(last_sect_i_13__0_n_0),
        .O(last_sect_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_11__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_13__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[5]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[5]),
        .O(last_sect_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h88008000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h10101010000000F0)) 
    last_sect_i_3__0
       (.I0(sect_total[14]),
        .I1(sect_total[12]),
        .I2(last_sect_i_8__0_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total_buf_reg[12]),
        .I5(first_sect_reg_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    last_sect_i_4__0
       (.I0(sect_total[17]),
        .I1(sect_total[16]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[17]),
        .I4(sect_total_buf_reg[16]),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_5__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[7]),
        .I4(sect_total_buf_reg[6]),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h000080800A008A80)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[0]),
        .I4(sect_total[3]),
        .I5(sect_total_buf_reg[3]),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_8__0
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .I3(sect_total[10]),
        .I4(sect_total_buf_reg[10]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_122),
        .Q(req_handling_reg_n_0),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized1 rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .O({plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .Q({rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\could_multi_bursts.burst_valid_reg (ost_ctrl_valid),
        .\could_multi_bursts.len_buf_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.len_buf_reg[0]_0 (AWVALID_Dummy),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p1_reg[81]_1 ({rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152}),
        .\data_p1_reg[81]_2 ({rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160,rs_req_n_161,rs_req_n_162}),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (\data_p2_reg[81] ),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .last_sect_reg(rs_req_n_122),
        .last_sect_reg_0(last_sect_i_2__0_n_0),
        .last_sect_reg_1(last_sect_reg_n_0),
        .next_req(next_req),
        .ost_resp_ready(ost_resp_ready),
        .p_16_in(p_16_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\sect_cnt_reg[20] ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\sect_cnt_reg[24] ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\sect_cnt_reg[28] ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\sect_cnt_reg[32] ({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .\sect_cnt_reg[36] ({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .\sect_cnt_reg[40] ({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .\sect_cnt_reg[44] ({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .\sect_cnt_reg[48] ({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .\sect_cnt_reg[4] ({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\sect_total[19]_i_3__0_0 (sect_total),
        .\sect_total_buf_reg[19] (\could_multi_bursts.last_loop_reg_n_0 ),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_2 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_burst_converter" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_burst_converter_6
   (m_axi_gmem_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    we,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    s_ready_t_reg_0,
    ap_clk,
    ap_rst_n,
    s_ready_t_reg_1,
    if_full_n,
    ost_ctrl_ready,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    D,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output we;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input s_ready_t_reg_0;
  input ap_clk;
  input ap_rst_n;
  input s_ready_t_reg_1;
  input if_full_n;
  input ost_ctrl_ready;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [19:0]SHIFT_RIGHT;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[3]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[4]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_i_5_n_0 ;
  wire \could_multi_bursts.last_loop_i_6_n_0 ;
  wire \could_multi_bursts.last_loop_i_7_n_0 ;
  wire \could_multi_bursts.last_loop_i_8_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [9:0]end_from_4k;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_16_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__10_n_4;
  wire plusOp_carry__10_n_5;
  wire plusOp_carry__10_n_6;
  wire plusOp_carry__10_n_7;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__11_n_5;
  wire plusOp_carry__11_n_6;
  wire plusOp_carry__11_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_4;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__7_n_4;
  wire plusOp_carry__7_n_5;
  wire plusOp_carry__7_n_6;
  wire plusOp_carry__7_n_7;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__8_n_4;
  wire plusOp_carry__8_n_5;
  wire plusOp_carry__8_n_6;
  wire plusOp_carry__8_n_7;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry__9_n_4;
  wire plusOp_carry__9_n_5;
  wire plusOp_carry__9_n_6;
  wire plusOp_carry__9_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire we;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_160),
        .Q(beat_len[0]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_159),
        .Q(beat_len[1]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_158),
        .Q(beat_len[2]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_157),
        .Q(beat_len[3]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[4]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[5]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[6]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[7]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(beat_len[8]),
        .R(s_ready_t_reg_0));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(beat_len[9]),
        .R(s_ready_t_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2_n_0 ,\could_multi_bursts.addr_buf[33]_i_3_n_0 ,\could_multi_bursts.addr_buf[33]_i_4_n_0 ,\could_multi_bursts.addr_buf[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2_n_0 ,\could_multi_bursts.addr_buf[37]_i_3_n_0 ,\could_multi_bursts.addr_buf[37]_i_4_n_0 ,\could_multi_bursts.addr_buf[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2_n_0 ,\could_multi_bursts.addr_buf[41]_i_3_n_0 ,\could_multi_bursts.addr_buf[41]_i_4_n_0 ,\could_multi_bursts.addr_buf[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2_n_0 ,\could_multi_bursts.addr_buf[45]_i_3_n_0 ,\could_multi_bursts.addr_buf[45]_i_4_n_0 ,\could_multi_bursts.addr_buf[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2_n_0 ,\could_multi_bursts.addr_buf[49]_i_3_n_0 ,\could_multi_bursts.addr_buf[49]_i_4_n_0 ,\could_multi_bursts.addr_buf[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2_n_0 ,\could_multi_bursts.addr_buf[53]_i_3_n_0 ,\could_multi_bursts.addr_buf[53]_i_4_n_0 ,\could_multi_bursts.addr_buf[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2_n_0 ,\could_multi_bursts.addr_buf[57]_i_3_n_0 ,\could_multi_bursts.addr_buf[57]_i_4_n_0 ,\could_multi_bursts.addr_buf[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2_n_0 ,\could_multi_bursts.addr_buf[61]_i_3_n_0 ,\could_multi_bursts.addr_buf[61]_i_4_n_0 ,\could_multi_bursts.addr_buf[61]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3_n_0 ,\could_multi_bursts.addr_buf[63]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[6]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(\could_multi_bursts.last_loop_i_3_n_0 ),
        .I4(p_16_in),
        .I5(\could_multi_bursts.last_loop_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_5_n_0 ),
        .I1(beat_len[6]),
        .I2(\could_multi_bursts.last_loop_i_6_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[4]),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.last_loop_i_7_n_0 ),
        .I1(beat_len[5]),
        .I2(\could_multi_bursts.last_loop_i_8_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[8]),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_7 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_8 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .O(\could_multi_bursts.last_loop_i_8_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_16_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_16_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_16_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(s_ready_t_reg_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFF0000)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[0]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[1]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[2]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[3]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[4]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[5]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[6]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[7]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(end_from_4k[8]),
        .R(s_ready_t_reg_0));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(end_from_4k[9]),
        .R(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(s_ready_t_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[8]),
        .I4(sect_total_buf_reg[8]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_11
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_13
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[5]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[5]),
        .O(last_sect_i_13_n_0));
  LUT5 #(
    .INIT(32'h88008000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'h10101010000000F0)) 
    last_sect_i_3
       (.I0(sect_total[14]),
        .I1(sect_total[12]),
        .I2(last_sect_i_8_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total_buf_reg[12]),
        .I5(first_sect_reg_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    last_sect_i_4
       (.I0(sect_total[17]),
        .I1(sect_total[16]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[17]),
        .I4(sect_total_buf_reg[16]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    last_sect_i_5
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[7]),
        .I4(sect_total_buf_reg[6]),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'h000080800A008A80)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_0),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[0]),
        .I4(sect_total[3]),
        .I5(sect_total_buf_reg[3]),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_8
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .I3(sect_total[10]),
        .I4(sect_total_buf_reg[10]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_8_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(sect_total[19]),
        .I4(sect_total_buf_reg[19]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_120),
        .Q(req_handling_reg_n_0),
        .R(s_ready_t_reg_0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized1_8 rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .E(first_sect),
        .O({plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .Q({rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .\data_p1_reg[79]_0 ({rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150}),
        .\data_p1_reg[79]_1 ({rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (E),
        .if_full_n(if_full_n),
        .last_sect_reg(rs_req_n_120),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .last_sect_reg_1(last_sect_reg_n_0),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_16_in(p_16_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\sect_cnt_reg[20] ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\sect_cnt_reg[24] ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\sect_cnt_reg[28] ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\sect_cnt_reg[32] ({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .\sect_cnt_reg[36] ({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .\sect_cnt_reg[40] ({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .\sect_cnt_reg[44] ({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .\sect_cnt_reg[48] ({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .\sect_cnt_reg[4] ({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_buf_reg[19] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(s_ready_t_reg_0));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[0]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[10]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[11]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[12]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[13]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[14]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[15]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[16]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[17]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[18]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[19]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[1]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[20]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[21]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[22]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[23]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[24]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[25]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[26]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[27]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[28]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[29]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[2]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[30]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[31]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[32]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[33]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[34]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[35]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[36]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[37]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[38]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[39]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[3]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[40]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[41]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[42]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[43]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[44]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[45]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[46]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[47]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[48]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[49]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[4]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[50]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[51]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[5]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[6]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[7]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[8]),
        .R(s_ready_t_reg_0));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[9]),
        .R(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(s_ready_t_reg_0));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(s_ready_t_reg_0));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(s_ready_t_reg_0));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(s_ready_t_reg_0));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(s_ready_t_reg_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(s_ready_t_reg_0));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(s_ready_t_reg_0));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(s_ready_t_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(s_ready_t_reg_0));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(s_ready_t_reg_0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo
   (gmem_AWREADY,
    if_empty_n_0,
    D,
    \fifo_depth_gt1_gen.dout_reg[64] ,
    \fifo_depth_gt1_gen.dout_reg[64]_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    Q,
    gmem_WREADY,
    we,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    in);
  output gmem_AWREADY;
  output if_empty_n_0;
  output [1:0]D;
  output \fifo_depth_gt1_gen.dout_reg[64] ;
  output [64:0]\fifo_depth_gt1_gen.dout_reg[64]_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input [3:0]Q;
  input gmem_WREADY;
  input we;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input [63:0]in;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire dout_vld_i_1__2_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[64] ;
  wire [64:0]\fifo_depth_gt1_gen.dout_reg[64]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire if_empty_n_0;
  wire [63:0]in;
  wire [0:0]minusOp__0;
  wire [3:1]p_0_in__0;
  wire [2:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire wrsp_ready;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[0]),
        .I1(gmem_AWREADY),
        .I2(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8830)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(gmem_WREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(tmp_valid_reg),
        .I4(if_empty_n_0),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(if_empty_n_0),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT5 #(
    .INIT(32'h3777C888)) 
    \fifo_depth_gt1_gen.empty_n_i_1__4 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .I2(gmem_WREADY),
        .I3(Q[2]),
        .I4(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT6 #(
    .INIT(64'h00FFFB0000FFFF00)) 
    \fifo_depth_gt1_gen.full_n_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(gmem_AWREADY),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp__0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hDFF2200D)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFF7FEEFE00801101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(we),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp__0),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__0[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__0[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__0[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[64]_0 (\fifo_depth_gt1_gen.dout_reg[64] ),
        .\fifo_depth_gt1_gen.dout_reg[64]_1 (\fifo_depth_gt1_gen.dout_reg[64]_0 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .in(in),
        .raddr(raddr),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .we(we),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC2C23CCCCCCC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(we),
        .I5(re),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8A86AAAAAAA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(we),
        .I5(re),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo_0
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n,
    D,
    \fifo_depth_gt1_gen.dout_reg[80] ,
    \fifo_depth_gt1_gen.dout_reg[80]_0 ,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    Q,
    first_iter_0_reg_260,
    ARREADY_Dummy,
    tmp_valid_reg,
    tmp_valid_reg_0,
    \fifo_depth_gt1_gen.dout_reg[63]_0 );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n;
  output [0:0]D;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[80] ;
  output \fifo_depth_gt1_gen.dout_reg[80]_0 ;
  output [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input [0:0]Q;
  input first_iter_0_reg_260;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_vld_i_1_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[80] ;
  wire \fifo_depth_gt1_gen.dout_reg[80]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire first_iter_0_reg_260;
  wire full_n0_in;
  wire if_empty_n;
  wire [0:0]minusOp;
  wire [3:2]p_0_in;
  wire [2:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;

  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(Q),
        .I2(first_iter_0_reg_260),
        .O(D));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(tmp_valid_reg_0),
        .I3(tmp_valid_reg),
        .I4(ARREADY_Dummy),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(if_empty_n),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_depth_gt1_gen.empty_n_i_1 
       (.I0(first_iter_0_reg_260),
        .I1(Q),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FFFFFFBF0000)) 
    \fifo_depth_gt1_gen.full_n_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I4(we),
        .I5(re),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11 
       (.I0(first_iter_0_reg_260),
        .I1(Q),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hBFF4400B)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hF7FFEFEE08001011)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(re),
        .I3(we),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl_1 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[63]_1 (\fifo_depth_gt1_gen.dout_reg[63]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[80]_0 (\fifo_depth_gt1_gen.dout_reg[80] ),
        .\fifo_depth_gt1_gen.dout_reg[80]_1 (\fifo_depth_gt1_gen.dout_reg[80]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[80]_2 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .raddr(raddr),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .we(we));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized1
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    beat_valid,
    E,
    ready_for_outstanding,
    dout,
    dout_vld_reg_0,
    mem_reg,
    ap_clk,
    next_beat,
    ap_rst_n,
    mem_reg_0,
    din);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output beat_valid;
  output [0:0]E;
  output ready_for_outstanding;
  output [32:0]dout;
  output [0:0]dout_vld_reg_0;
  input mem_reg;
  input ap_clk;
  input next_beat;
  input ap_rst_n;
  input [0:0]mem_reg_0;
  input [33:0]din;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[1]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[7]_i_2_n_0 ;
  wire [7:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire mOutPtr13_out;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire next_beat;
  wire [7:0]raddr;
  wire ready_for_outstanding;
  wire [7:0]waddr;

  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(beat_valid),
        .I1(next_beat),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(beat_valid),
        .I2(next_beat),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(beat_valid),
        .R(mem_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(empty_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(mem_reg));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \fifo_depth_gt1_gen.full_n_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.full_n_i_2_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(mem_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h9699666699999999)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(next_beat),
        .I3(beat_valid),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I5(E),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h76FE8901)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77FEFFFE88010001)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4FB0B0B0)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_1 
       (.I0(next_beat),
        .I1(beat_valid),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg_0),
        .O(empty_n));
  LUT5 #(
    .INIT(32'h76FE8901)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_3 
       (.I0(mem_reg_0),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(beat_valid),
        .I4(next_beat),
        .O(mOutPtr13_out));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[7]_i_2_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[7]_i_3_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .R(mem_reg));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(mem_reg),
        .next_beat(next_beat),
        .raddr(raddr),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(beat_valid));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(\fifo_mem_gen.raddr [7]),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(\fifo_mem_gen.waddr[1]_i_2_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\fifo_mem_gen.waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \fifo_mem_gen.waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\fifo_mem_gen.waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[6]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\fifo_mem_gen.wnext [7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_mem_gen.waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\fifo_mem_gen.waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [7]),
        .Q(waddr[7]),
        .R(mem_reg));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    wrsp_ready,
    wrsp_valid,
    E,
    we,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_1 ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output wrsp_ready;
  output wrsp_valid;
  output [0:0]E;
  input we;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire ap_clk;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4]_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_12 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr[0]_i_1__1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire last_resp;
  wire [4:1]p_0_in__1;
  wire we;
  wire wrsp_ready;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_12 ),
        .Q(wrsp_valid),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(wrsp_ready),
        .S(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__1[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__1[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__1[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__1[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__1),
        .E(empty_n),
        .Q(\fifo_srl_gen.raddr_reg ),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_srl_gen.U_ffo_srl_n_12 ),
        .\fifo_depth_gt1_gen.empty_n_reg_2 (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_2 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3] (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4] (\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[4]_1 ),
        .\fifo_srl_gen.raddr1__3 (\fifo_srl_gen.raddr1__3 ),
        .\fifo_srl_gen.raddr_reg[3] (wrsp_ready),
        .\fifo_srl_gen.raddr_reg[3]_0 (E),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .we(we),
        .wrsp_valid(wrsp_valid));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h88080808)) 
    \tmp_addr[63]_i_1__0 
       (.I0(wrsp_ready),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4]_1 ),
        .I4(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_2
   (last_resp,
    ost_resp_ready,
    dout_vld_reg_0,
    sel,
    ost_ctrl_info,
    ap_clk,
    SR,
    Q,
    p_2_in,
    ost_ctrl_valid,
    ursp_ready,
    wrsp_type);
  output last_resp;
  output ost_resp_ready;
  output dout_vld_reg_0;
  input sel;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input [0:0]Q;
  input p_2_in;
  input ost_ctrl_valid;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.raddr1__8 ;
  wire \fifo_srl_gen.raddr[0]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [4:1]p_0_in__4;
  wire p_2_in;
  wire pop__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_2_in),
        .I4(ost_ctrl_valid),
        .I5(ost_resp_ready),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(ost_resp_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_2_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(ost_resp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__4[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__4[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__4[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5_3 \fifo_srl_gen.U_ffo_srl 
       (.E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .\fifo_srl_gen.raddr1__8 (\fifo_srl_gen.raddr1__8 ),
        .\fifo_srl_gen.raddr_reg[3] (ost_resp_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__6 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__8 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_4
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    burst_valid,
    din,
    we_0,
    ost_ctrl_info,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    re,
    Q,
    we,
    ost_ctrl_valid,
    dout_vld_reg_0,
    RREADY_Dummy);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output burst_valid;
  output [0:0]din;
  input we_0;
  input ost_ctrl_info;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input re;
  input [0:0]Q;
  input we;
  input ost_ctrl_valid;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__8_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr1__4 ;
  wire \fifo_srl_gen.raddr[0]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__0_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire [4:1]p_0_in__3;
  wire pop__1;
  wire re;
  wire we;
  wire we_0;

  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__8
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(burst_valid),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(burst_valid),
        .I2(Q),
        .I3(we),
        .I4(ost_ctrl_valid),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(burst_valid),
        .I4(Q),
        .I5(we),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \fifo_depth_gt1_gen.full_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ),
        .I1(ost_ctrl_valid),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__3[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__3[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__3[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__3[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__3[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5_9 \fifo_srl_gen.U_ffo_srl 
       (.Q(\fifo_srl_gen.raddr_reg ),
        .ap_clk(ap_clk),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .ost_ctrl_info(ost_ctrl_info),
        .re(re),
        .we_0(we_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__0 
       (.I0(\fifo_srl_gen.raddr1__4 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(ost_ctrl_valid),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__2 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__4 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_5
   (ost_ctrl_ready,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    ap_clk,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input ap_clk;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire dout_vld_i_1__7_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:1]p_0_in__2;
  wire pop__1;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__7
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(RBURST_READY_Dummy),
        .I2(if_empty_n),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(if_empty_n),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  LUT5 #(
    .INIT(32'h758A8A8A)) 
    \fifo_depth_gt1_gen.empty_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(RBURST_READY_Dummy),
        .I2(if_empty_n),
        .I3(ost_ctrl_valid),
        .I4(ost_ctrl_ready),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__1 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(RBURST_READY_Dummy),
        .I4(if_empty_n),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  LUT6 #(
    .INIT(64'h2A8080802A802A80)) 
    \fifo_depth_gt1_gen.full_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ),
        .I1(ost_ctrl_valid),
        .I2(ost_ctrl_ready),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(RBURST_READY_Dummy),
        .I5(if_empty_n),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(ost_ctrl_ready),
        .S(\fifo_depth_gt1_gen.full_n_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__2[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__2[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__2[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__2[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in__2[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(\fifo_depth_gt1_gen.full_n_reg_0 ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized12
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \icmp_ln708_reg_274_reg[0] ,
    ap_NS_fsm1,
    D,
    CO,
    \dst_row_16_fu_128_reg[31] ,
    \row4_fu_116_reg[0] ,
    dout_vld_reg_0,
    \ap_CS_fsm_reg[22] ,
    \select_ln65_reg_644_reg[4] ,
    p_2_in,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    ap_clk,
    \icmp_ln708_reg_274_reg[0]_0 ,
    select_ln65_reg_644,
    Q,
    ap_start,
    I_CH0_ARREADY,
    first_iter_0_reg_260,
    and_ln77_reg_687,
    and_ln82_reg_716,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done,
    \ap_CS_fsm_reg[22]_0 ,
    tmp_fu_405_p4,
    \ap_CS_fsm_reg[22]_1 ,
    row4_fu_116,
    add_ln689_fu_124,
    trunc_ln77_reg_664,
    wrsp_valid,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    last_resp,
    need_wrsp);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \icmp_ln708_reg_274_reg[0] ;
  output ap_NS_fsm1;
  output [3:0]D;
  output [0:0]CO;
  output [0:0]\dst_row_16_fu_128_reg[31] ;
  output \row4_fu_116_reg[0] ;
  output dout_vld_reg_0;
  output [0:0]\ap_CS_fsm_reg[22] ;
  output \select_ln65_reg_644_reg[4] ;
  output p_2_in;
  input \fifo_depth_gt1_gen.empty_n_reg_0 ;
  input ap_clk;
  input \icmp_ln708_reg_274_reg[0]_0 ;
  input [7:0]select_ln65_reg_644;
  input [6:0]Q;
  input ap_start;
  input I_CH0_ARREADY;
  input first_iter_0_reg_260;
  input and_ln77_reg_687;
  input and_ln82_reg_716;
  input \ap_CS_fsm_reg[0] ;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  input \ap_CS_fsm_reg[22]_0 ;
  input [24:0]tmp_fu_405_p4;
  input [24:0]\ap_CS_fsm_reg[22]_1 ;
  input [0:0]row4_fu_116;
  input [0:0]add_ln689_fu_124;
  input trunc_ln77_reg_664;
  input wrsp_valid;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input last_resp;
  input need_wrsp;

  wire [0:0]CO;
  wire [3:0]D;
  wire I_CH0_ARREADY;
  wire [6:0]Q;
  wire [0:0]add_ln689_fu_124;
  wire and_ln77_reg_687;
  wire and_ln82_reg_716;
  wire \ap_CS_fsm[22]_i_11_n_0 ;
  wire \ap_CS_fsm[22]_i_12_n_0 ;
  wire \ap_CS_fsm[22]_i_13_n_0 ;
  wire \ap_CS_fsm[22]_i_14_n_0 ;
  wire \ap_CS_fsm[22]_i_16_n_0 ;
  wire \ap_CS_fsm[22]_i_17_n_0 ;
  wire \ap_CS_fsm[22]_i_18_n_0 ;
  wire \ap_CS_fsm[22]_i_19_n_0 ;
  wire \ap_CS_fsm[22]_i_21_n_0 ;
  wire \ap_CS_fsm[22]_i_22_n_0 ;
  wire \ap_CS_fsm[22]_i_23_n_0 ;
  wire \ap_CS_fsm[22]_i_24_n_0 ;
  wire \ap_CS_fsm[22]_i_26_n_0 ;
  wire \ap_CS_fsm[22]_i_27_n_0 ;
  wire \ap_CS_fsm[22]_i_28_n_0 ;
  wire \ap_CS_fsm[22]_i_29_n_0 ;
  wire \ap_CS_fsm[22]_i_2_n_0 ;
  wire \ap_CS_fsm[22]_i_30_n_0 ;
  wire \ap_CS_fsm[22]_i_31_n_0 ;
  wire \ap_CS_fsm[22]_i_32_n_0 ;
  wire \ap_CS_fsm[22]_i_33_n_0 ;
  wire \ap_CS_fsm[22]_i_34_n_0 ;
  wire \ap_CS_fsm[22]_i_35_n_0 ;
  wire \ap_CS_fsm[22]_i_36_n_0 ;
  wire \ap_CS_fsm[22]_i_37_n_0 ;
  wire \ap_CS_fsm[22]_i_38_n_0 ;
  wire \ap_CS_fsm[22]_i_39_n_0 ;
  wire \ap_CS_fsm[22]_i_7_n_0 ;
  wire \ap_CS_fsm[22]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire [24:0]\ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[22]_i_10_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_10_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_10_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_15_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_15_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_15_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_15_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_20_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_20_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_20_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_20_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_25_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_25_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_25_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_25_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_6_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_6_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_6_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_8_n_3 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire [0:0]\dst_row_16_fu_128_reg[31] ;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire first_iter_0_reg_260;
  wire gmem_BVALID;
  wire \icmp_ln708_reg_274[0]_i_2_n_0 ;
  wire \icmp_ln708_reg_274_reg[0] ;
  wire \icmp_ln708_reg_274_reg[0]_0 ;
  wire last_resp;
  wire need_wrsp;
  wire p_13_in;
  wire p_2_in;
  wire re;
  wire [0:0]row4_fu_116;
  wire \row4_fu_116_reg[0] ;
  wire [7:0]select_ln65_reg_644;
  wire \select_ln65_reg_644_reg[4] ;
  wire [24:0]tmp_fu_405_p4;
  wire trunc_ln77_reg_664;
  wire wrsp_valid;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[22]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[22]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_8_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hE200)) 
    \and_ln77_reg_687[0]_i_1 
       (.I0(row4_fu_116),
        .I1(\icmp_ln708_reg_274_reg[0]_0 ),
        .I2(add_ln689_fu_124),
        .I3(trunc_ln77_reg_664),
        .O(\row4_fu_116_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(I_CH0_ARREADY),
        .I2(Q[1]),
        .I3(first_iter_0_reg_260),
        .I4(Q[0]),
        .I5(ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBF000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(gmem_BVALID),
        .I1(and_ln77_reg_687),
        .I2(and_ln82_reg_716),
        .I3(Q[6]),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[4]),
        .I1(gmem_BVALID),
        .I2(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAEEEAEEEFFFFAEEE)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(\ap_CS_fsm[22]_i_2_n_0 ),
        .I1(p_13_in),
        .I2(CO),
        .I3(\dst_row_16_fu_128_reg[31] ),
        .I4(Q[2]),
        .I5(\row4_fu_116_reg[0] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_11 
       (.I0(\ap_CS_fsm_reg[22]_1 [23]),
        .I1(\ap_CS_fsm_reg[22]_1 [22]),
        .O(\ap_CS_fsm[22]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_12 
       (.I0(\ap_CS_fsm_reg[22]_1 [21]),
        .I1(\ap_CS_fsm_reg[22]_1 [20]),
        .O(\ap_CS_fsm[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_13 
       (.I0(\ap_CS_fsm_reg[22]_1 [19]),
        .I1(\ap_CS_fsm_reg[22]_1 [18]),
        .O(\ap_CS_fsm[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_14 
       (.I0(\ap_CS_fsm_reg[22]_1 [17]),
        .I1(\ap_CS_fsm_reg[22]_1 [16]),
        .O(\ap_CS_fsm[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_16 
       (.I0(tmp_fu_405_p4[23]),
        .I1(tmp_fu_405_p4[22]),
        .O(\ap_CS_fsm[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_17 
       (.I0(tmp_fu_405_p4[21]),
        .I1(tmp_fu_405_p4[20]),
        .O(\ap_CS_fsm[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_18 
       (.I0(tmp_fu_405_p4[19]),
        .I1(tmp_fu_405_p4[18]),
        .O(\ap_CS_fsm[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_19 
       (.I0(tmp_fu_405_p4[17]),
        .I1(tmp_fu_405_p4[16]),
        .O(\ap_CS_fsm[22]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \ap_CS_fsm[22]_i_2 
       (.I0(Q[5]),
        .I1(gmem_BVALID),
        .I2(and_ln77_reg_687),
        .I3(and_ln82_reg_716),
        .I4(Q[6]),
        .O(\ap_CS_fsm[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_21 
       (.I0(\ap_CS_fsm_reg[22]_1 [15]),
        .I1(\ap_CS_fsm_reg[22]_1 [14]),
        .O(\ap_CS_fsm[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_22 
       (.I0(\ap_CS_fsm_reg[22]_1 [13]),
        .I1(\ap_CS_fsm_reg[22]_1 [12]),
        .O(\ap_CS_fsm[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_23 
       (.I0(\ap_CS_fsm_reg[22]_1 [11]),
        .I1(\ap_CS_fsm_reg[22]_1 [10]),
        .O(\ap_CS_fsm[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_24 
       (.I0(\ap_CS_fsm_reg[22]_1 [9]),
        .I1(\ap_CS_fsm_reg[22]_1 [8]),
        .O(\ap_CS_fsm[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_26 
       (.I0(tmp_fu_405_p4[15]),
        .I1(tmp_fu_405_p4[14]),
        .O(\ap_CS_fsm[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_27 
       (.I0(tmp_fu_405_p4[13]),
        .I1(tmp_fu_405_p4[12]),
        .O(\ap_CS_fsm[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_28 
       (.I0(tmp_fu_405_p4[11]),
        .I1(tmp_fu_405_p4[10]),
        .O(\ap_CS_fsm[22]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_29 
       (.I0(tmp_fu_405_p4[9]),
        .I1(tmp_fu_405_p4[8]),
        .O(\ap_CS_fsm[22]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[22]_i_3 
       (.I0(Q[3]),
        .I1(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I2(\ap_CS_fsm_reg[22]_0 ),
        .O(p_13_in));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_30 
       (.I0(\ap_CS_fsm_reg[22]_1 [0]),
        .I1(\ap_CS_fsm_reg[22]_1 [1]),
        .O(\ap_CS_fsm[22]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_31 
       (.I0(\ap_CS_fsm_reg[22]_1 [7]),
        .I1(\ap_CS_fsm_reg[22]_1 [6]),
        .O(\ap_CS_fsm[22]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_32 
       (.I0(\ap_CS_fsm_reg[22]_1 [5]),
        .I1(\ap_CS_fsm_reg[22]_1 [4]),
        .O(\ap_CS_fsm[22]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_33 
       (.I0(\ap_CS_fsm_reg[22]_1 [3]),
        .I1(\ap_CS_fsm_reg[22]_1 [2]),
        .O(\ap_CS_fsm[22]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[22]_i_34 
       (.I0(\ap_CS_fsm_reg[22]_1 [0]),
        .I1(\ap_CS_fsm_reg[22]_1 [1]),
        .O(\ap_CS_fsm[22]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_35 
       (.I0(tmp_fu_405_p4[0]),
        .I1(tmp_fu_405_p4[1]),
        .O(\ap_CS_fsm[22]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_36 
       (.I0(tmp_fu_405_p4[7]),
        .I1(tmp_fu_405_p4[6]),
        .O(\ap_CS_fsm[22]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_37 
       (.I0(tmp_fu_405_p4[5]),
        .I1(tmp_fu_405_p4[4]),
        .O(\ap_CS_fsm[22]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[22]_i_38 
       (.I0(tmp_fu_405_p4[3]),
        .I1(tmp_fu_405_p4[2]),
        .O(\ap_CS_fsm[22]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[22]_i_39 
       (.I0(tmp_fu_405_p4[0]),
        .I1(tmp_fu_405_p4[1]),
        .O(\ap_CS_fsm[22]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[22]_i_7 
       (.I0(\ap_CS_fsm_reg[22]_1 [24]),
        .O(\ap_CS_fsm[22]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[22]_i_9 
       (.I0(tmp_fu_405_p4[24]),
        .O(\ap_CS_fsm[22]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_10 
       (.CI(\ap_CS_fsm_reg[22]_i_20_n_0 ),
        .CO({\ap_CS_fsm_reg[22]_i_10_n_0 ,\ap_CS_fsm_reg[22]_i_10_n_1 ,\ap_CS_fsm_reg[22]_i_10_n_2 ,\ap_CS_fsm_reg[22]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_21_n_0 ,\ap_CS_fsm[22]_i_22_n_0 ,\ap_CS_fsm[22]_i_23_n_0 ,\ap_CS_fsm[22]_i_24_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_15 
       (.CI(\ap_CS_fsm_reg[22]_i_25_n_0 ),
        .CO({\ap_CS_fsm_reg[22]_i_15_n_0 ,\ap_CS_fsm_reg[22]_i_15_n_1 ,\ap_CS_fsm_reg[22]_i_15_n_2 ,\ap_CS_fsm_reg[22]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_15_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_26_n_0 ,\ap_CS_fsm[22]_i_27_n_0 ,\ap_CS_fsm[22]_i_28_n_0 ,\ap_CS_fsm[22]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_20 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[22]_i_20_n_0 ,\ap_CS_fsm_reg[22]_i_20_n_1 ,\ap_CS_fsm_reg[22]_i_20_n_2 ,\ap_CS_fsm_reg[22]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[22]_i_30_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[22]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_31_n_0 ,\ap_CS_fsm[22]_i_32_n_0 ,\ap_CS_fsm[22]_i_33_n_0 ,\ap_CS_fsm[22]_i_34_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_25 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[22]_i_25_n_0 ,\ap_CS_fsm_reg[22]_i_25_n_1 ,\ap_CS_fsm_reg[22]_i_25_n_2 ,\ap_CS_fsm_reg[22]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[22]_i_35_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[22]_i_25_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_36_n_0 ,\ap_CS_fsm[22]_i_37_n_0 ,\ap_CS_fsm[22]_i_38_n_0 ,\ap_CS_fsm[22]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_4 
       (.CI(\ap_CS_fsm_reg[22]_i_6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[22]_i_4_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm_reg[22]_1 [24]}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[22]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_5 
       (.CI(\ap_CS_fsm_reg[22]_i_8_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[22]_i_5_CO_UNCONNECTED [3:1],\dst_row_16_fu_128_reg[31] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_fu_405_p4[24]}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[22]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_6 
       (.CI(\ap_CS_fsm_reg[22]_i_10_n_0 ),
        .CO({\ap_CS_fsm_reg[22]_i_6_n_0 ,\ap_CS_fsm_reg[22]_i_6_n_1 ,\ap_CS_fsm_reg[22]_i_6_n_2 ,\ap_CS_fsm_reg[22]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_11_n_0 ,\ap_CS_fsm[22]_i_12_n_0 ,\ap_CS_fsm[22]_i_13_n_0 ,\ap_CS_fsm[22]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_8 
       (.CI(\ap_CS_fsm_reg[22]_i_15_n_0 ),
        .CO({\ap_CS_fsm_reg[22]_i_8_n_0 ,\ap_CS_fsm_reg[22]_i_8_n_1 ,\ap_CS_fsm_reg[22]_i_8_n_2 ,\ap_CS_fsm_reg[22]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_16_n_0 ,\ap_CS_fsm[22]_i_17_n_0 ,\ap_CS_fsm[22]_i_18_n_0 ,\ap_CS_fsm[22]_i_19_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \col5_fu_120[8]_i_2 
       (.I0(Q[6]),
        .I1(and_ln82_reg_716),
        .I2(and_ln77_reg_687),
        .I3(gmem_BVALID),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col5_fu_120[8]_i_4 
       (.I0(select_ln65_reg_644[3]),
        .I1(select_ln65_reg_644[1]),
        .I2(trunc_ln77_reg_664),
        .I3(select_ln65_reg_644[0]),
        .I4(select_ln65_reg_644[2]),
        .I5(select_ln65_reg_644[4]),
        .O(\select_ln65_reg_644_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(gmem_BVALID),
        .I2(Q[6]),
        .I3(and_ln77_reg_687),
        .I4(and_ln82_reg_716),
        .I5(Q[5]),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(gmem_BVALID),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \fifo_depth_gt1_gen.full_n_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(wrsp_valid),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I4(last_resp),
        .I5(re),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFF00000000)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_3 
       (.I0(Q[5]),
        .I1(and_ln82_reg_716),
        .I2(and_ln77_reg_687),
        .I3(Q[6]),
        .I4(gmem_BVALID),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(re));
  LUT6 #(
    .INIT(64'hBFAAFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_4 
       (.I0(re),
        .I1(last_resp),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'h300030AA30AA30AA)) 
    \icmp_ln708_reg_274[0]_i_1 
       (.I0(\icmp_ln708_reg_274_reg[0]_0 ),
        .I1(select_ln65_reg_644[7]),
        .I2(\icmp_ln708_reg_274[0]_i_2_n_0 ),
        .I3(ap_NS_fsm1),
        .I4(Q[0]),
        .I5(ap_start),
        .O(\icmp_ln708_reg_274_reg[0] ));
  LUT3 #(
    .INIT(8'h20)) 
    \icmp_ln708_reg_274[0]_i_2 
       (.I0(select_ln65_reg_644[6]),
        .I1(\select_ln65_reg_644_reg[4] ),
        .I2(select_ln65_reg_644[5]),
        .O(\icmp_ln708_reg_274[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h0000BF00)) 
    int_ap_start_i_2
       (.I0(gmem_BVALID),
        .I1(and_ln77_reg_687),
        .I2(and_ln82_reg_716),
        .I3(Q[6]),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(dout_vld_reg_0));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_2_in));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized14
   (if_full_n_0,
    dout_vld_reg_0,
    ap_rst_n_0,
    re,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    \bus_wide_gen.data_valid_reg_3 ,
    \bus_wide_gen.data_valid_reg_4 ,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy,
    AWREADY_Dummy_1,
    ost_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    ost_ctrl_valid,
    pop__1,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    p_0_in22_in,
    p_0_in26_in,
    p_0_in30_in,
    \bus_wide_gen.len_cnt_buf_reg[29] ,
    p_61_in,
    WLAST_Dummy_reg_1,
    sel,
    in);
  output if_full_n_0;
  output dout_vld_reg_0;
  output [0:0]ap_rst_n_0;
  output re;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output \bus_wide_gen.data_valid_reg_2 ;
  output \bus_wide_gen.data_valid_reg_3 ;
  output \bus_wide_gen.data_valid_reg_4 ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy;
  input AWREADY_Dummy_1;
  input ost_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input ost_ctrl_valid;
  input pop__1;
  input \fifo_depth_gt1_gen.dout_reg[3] ;
  input [5:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input p_0_in22_in;
  input p_0_in26_in;
  input p_0_in30_in;
  input \bus_wide_gen.len_cnt_buf_reg[29] ;
  input p_61_in;
  input WLAST_Dummy_reg_1;
  input sel;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.data_valid_reg_3 ;
  wire \bus_wide_gen.data_valid_reg_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29] ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[3] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.raddr1__5 ;
  wire \fifo_srl_gen.raddr[0]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_full_n_0;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in30_in;
  wire p_61_in;
  wire pop__1;
  wire re;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg_4 ));
  LUT5 #(
    .INIT(32'hA2A222A2)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(p_0_in30_in),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  LUT5 #(
    .INIT(32'hA2A222A2)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(p_0_in26_in),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(p_0_in22_in),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(p_61_in),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_3 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(\bus_wide_gen.len_cnt_buf_reg[29] ),
        .O(\bus_wide_gen.data_valid_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \data_buf[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized9 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(empty_n_0),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dout_vld_reg(re),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout[3]_i_2_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_4 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_5 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_srl_gen.raddr1__5 (\fifo_srl_gen.raddr1__5 ),
        .\fifo_srl_gen.raddr_reg[3] (if_full_n_0),
        .full_n0(full_n0),
        .in(in),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__3 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__5 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized16
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    Q,
    SR,
    ap_clk,
    AWVALID_Dummy,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    in);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output [65:0]Q;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire dout_vld_i_1__10_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire pop__1;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__10
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.req_en ),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h3F803FC0)) 
    \fifo_depth_gt1_gen.full_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__8 
       (.I0(re),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2 
       (.I0(AWVALID_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized11 \fifo_srl_gen.U_ffo_srl 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[2]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[67]_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \fifo_srl_gen.raddr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__5 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__5 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__4 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .I2(\fifo_srl_gen.raddr_reg [2]),
        .I3(\fifo_srl_gen.raddr_reg [3]),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized18
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    E,
    \aggressive_gen.req_en ,
    dout_vld_reg_0,
    \len_cnt_reg[7] ,
    \bus_wide_gen.ready_for_data__0 ,
    D,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.flying_req_reg ,
    Q,
    \aggressive_gen.last_cnt_reg[1] ,
    WVALID_Dummy,
    if_empty_n,
    in,
    \aggressive_gen.last_cnt_reg[4] ,
    m_axi_gmem_WREADY,
    \aggressive_gen.flying_req_reg_0 );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]E;
  output \aggressive_gen.req_en ;
  output dout_vld_reg_0;
  output \len_cnt_reg[7] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [3:0]D;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.flying_req_reg ;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1] ;
  input WVALID_Dummy;
  input if_empty_n;
  input [36:0]in;
  input [4:0]\aggressive_gen.last_cnt_reg[4] ;
  input m_axi_gmem_WREADY;
  input \aggressive_gen.flying_req_reg_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt_reg[1] ;
  wire [4:0]\aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire dout_vld_i_1__11_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__5_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire pop__1;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hB0FF)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\aggressive_gen.last_cnt_reg[1] ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__11
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .I3(m_axi_gmem_WREADY),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h2A80)) 
    \fifo_depth_gt1_gen.full_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ),
        .I1(\aggressive_gen.last_cnt_reg[1] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\aggressive_gen.last_cnt_reg[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__9 
       (.I0(re),
        .I1(\aggressive_gen.last_cnt_reg[1] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3 
       (.I0(\aggressive_gen.last_cnt_reg[1] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized13 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .\aggressive_gen.data_en (\aggressive_gen.data_en ),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_0 ),
        .\aggressive_gen.last_cnt_reg[1] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\aggressive_gen.last_cnt_reg[1]_0 (\aggressive_gen.last_cnt_reg[1] ),
        .\aggressive_gen.last_cnt_reg[4] (\aggressive_gen.last_cnt_reg[4] ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_1 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \fifo_srl_gen.raddr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__6 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__5_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__5 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .I2(\fifo_srl_gen.raddr_reg [2]),
        .I3(\fifo_srl_gen.raddr_reg [3]),
        .I4(\aggressive_gen.last_cnt_reg[1] ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(\aggressive_gen.flying_req_reg ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .O(m_axi_gmem_WVALID));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized3
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \ap_CS_fsm_reg[9] ,
    E,
    p_19_in,
    tmp_valid_reg,
    D,
    \bus_wide_gen.data_buf1__0 ,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    \ap_CS_fsm_reg[9]_0 ,
    dout_vld_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    Q,
    I_CH0_RVALID,
    \bus_wide_gen.data_buf_reg[31] ,
    if_empty_n,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \bus_wide_gen.data_buf_reg[15] ,
    SHIFT_RIGHT0_in,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    \fifo_depth_gt1_gen.dout_reg[1] ,
    ap_rst_n);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]E;
  output p_19_in;
  output [0:0]tmp_valid_reg;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [1:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  output \ap_CS_fsm_reg[9]_0 ;
  output dout_vld_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.full_n_reg_1 ;
  input [0:0]Q;
  input I_CH0_RVALID;
  input [0:0]\bus_wide_gen.data_buf_reg[31] ;
  input if_empty_n;
  input [32:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input [7:0]SHIFT_RIGHT0_in;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[1] ;
  input ap_rst_n;

  wire ARREADY_Dummy;
  wire [23:0]D;
  wire [0:0]E;
  wire I_CH0_RVALID;
  wire [0:0]Q;
  wire [7:0]SHIFT_RIGHT0_in;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[1] ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  wire [32:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_23 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__0 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire p_18_in;
  wire p_19_in;
  wire [0:0]tmp_valid_reg;

  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I2(\bus_wide_gen.data_buf_reg[15] [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [10]),
        .I2(\bus_wide_gen.data_buf_reg[15] [10]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [11]),
        .I2(\bus_wide_gen.data_buf_reg[15] [11]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [12]),
        .I2(\bus_wide_gen.data_buf_reg[15] [12]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [13]),
        .I2(\bus_wide_gen.data_buf_reg[15] [13]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [14]),
        .I2(\bus_wide_gen.data_buf_reg[15] [14]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [15]),
        .I2(\bus_wide_gen.data_buf_reg[15] [15]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0010101010101010)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(p_18_in),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I2(\bus_wide_gen.data_buf_reg[15] [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hEFAAAAAA)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(Q),
        .I2(I_CH0_RVALID),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(\bus_wide_gen.offset_valid ),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(p_18_in),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .I2(\bus_wide_gen.data_buf_reg[15] [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .I2(\bus_wide_gen.data_buf_reg[15] [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [4]),
        .I2(\bus_wide_gen.data_buf_reg[15] [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [5]),
        .I2(\bus_wide_gen.data_buf_reg[15] [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [6]),
        .I2(\bus_wide_gen.data_buf_reg[15] [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [7]),
        .I2(\bus_wide_gen.data_buf_reg[15] [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(p_18_in),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [8]),
        .I2(\bus_wide_gen.data_buf_reg[15] [8]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [9]),
        .I2(\bus_wide_gen.data_buf_reg[15] [9]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h80F080F080F088F8)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(I_CH0_RVALID),
        .I3(Q),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(I_CH0_RVALID),
        .I3(Q),
        .O(p_18_in));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(ARREADY_Dummy),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_23 ),
        .Q(\bus_wide_gen.offset_valid ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized1 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\fifo_srl_gen.U_ffo_srl_n_4 ,\fifo_srl_gen.U_ffo_srl_n_5 ,\fifo_srl_gen.U_ffo_srl_n_6 ,\fifo_srl_gen.U_ffo_srl_n_7 }),
        .E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .I_CH0_RVALID(I_CH0_RVALID),
        .Q(Q),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .\data_p1_reg[23] (D[23:16]),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[1]_0 (p_19_in),
        .\fifo_depth_gt1_gen.dout_reg[1]_1 (\fifo_depth_gt1_gen.dout_reg[1] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[3]_2 (\fifo_depth_gt1_gen.dout_reg[3]_0 [32:16]),
        .\fifo_depth_gt1_gen.dout_reg[3]_3 (\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_23 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 ({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_1 (\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3] (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_srl_gen.raddr1__0 (\fifo_srl_gen.raddr1__0 ),
        .p_18_in(p_18_in),
        .tmp_valid_reg(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .tmp_valid_reg_0(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \tmp_addr[63]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I3(if_empty_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized6
   (gmem_WREADY,
    D,
    in,
    we,
    E,
    \bus_wide_gen.offset_valid_reg ,
    \bus_wide_gen.data_valid_reg ,
    p_0_in22_in,
    p_0_in26_in,
    p_0_in30_in,
    \bus_wide_gen.offset_valid_reg_0 ,
    \bus_wide_gen.first_beat_set_reg ,
    ap_rst_n_0,
    \bus_wide_gen.offset_valid_reg_1 ,
    \bus_wide_gen.offset_valid_reg_2 ,
    \bus_wide_gen.first_pad_reg ,
    dout,
    mem_reg,
    ap_clk,
    Q,
    gmem_AWREADY,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    \fifo_depth_gt1_gen.dout_reg[63]_0 ,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    p_66_in,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.offset_pack_reg_reg[33] ,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.first_beat_set_reg_1 ,
    \bus_wide_gen.offset_empty_n ,
    \bus_wide_gen.len_cnt_buf_reg[29] ,
    p_62_in,
    \bus_wide_gen.len_cnt_buf_reg[29]_0 ,
    WVALID_Dummy,
    if_empty_n,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    out_TOP_WREADY,
    \bus_wide_gen.first_beat_set_reg_2 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \bus_wide_gen.last_beat_set ,
    \bus_wide_gen.pad_oh_reg_reg[1]_2 );
  output gmem_WREADY;
  output [1:0]D;
  output [63:0]in;
  output we;
  output [0:0]E;
  output [0:0]\bus_wide_gen.offset_valid_reg ;
  output \bus_wide_gen.data_valid_reg ;
  output p_0_in22_in;
  output p_0_in26_in;
  output p_0_in30_in;
  output \bus_wide_gen.offset_valid_reg_0 ;
  output \bus_wide_gen.first_beat_set_reg ;
  output ap_rst_n_0;
  output \bus_wide_gen.offset_valid_reg_1 ;
  output \bus_wide_gen.offset_valid_reg_2 ;
  output \bus_wide_gen.first_pad_reg ;
  output [8:0]dout;
  input mem_reg;
  input ap_clk;
  input [2:0]Q;
  input gmem_AWREADY;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  input [7:0]mem_reg_0;
  input [7:0]mem_reg_1;
  input ap_rst_n;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input p_66_in;
  input [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.offset_pack_reg_reg[33] ;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.first_beat_set_reg_1 ;
  input \bus_wide_gen.offset_empty_n ;
  input \bus_wide_gen.len_cnt_buf_reg[29] ;
  input p_62_in;
  input \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  input WVALID_Dummy;
  input if_empty_n;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input out_TOP_WREADY;
  input \bus_wide_gen.first_beat_set_reg_2 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.pad_oh_reg_reg[3] ;
  input \bus_wide_gen.last_beat_set ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_2 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_1 ;
  wire \bus_wide_gen.first_beat_set_reg_2 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_12_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_13_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_14_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_15_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_16_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29] ;
  wire \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[33] ;
  wire [0:0]\bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.offset_valid_reg_1 ;
  wire \bus_wide_gen.offset_valid_reg_2 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_2 ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [8:0]dout;
  wire dout_vld_i_1__3_n_0;
  wire empty_n;
  wire empty_n0;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire [5:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[0]_i_1__0_n_0 ;
  wire [5:1]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire if_empty_n;
  wire [63:0]in;
  wire mOutPtr13_out;
  wire mem_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire out_TOP_WREADY;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in30_in;
  wire p_62_in;
  wire p_66_in;
  wire [5:0]raddr;
  wire re;
  wire [5:0]waddr;
  wire wdata_valid;
  wire we;
  wire we_0;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hAE44)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(gmem_WREADY),
        .I1(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0080008000808080)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(p_66_in),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .O(E));
  LUT6 #(
    .INIT(64'hCA000A000A000A00)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_3 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .O(p_0_in22_in));
  LUT6 #(
    .INIT(64'hFB3BFB3BFB3B3B3B)) 
    \bus_wide_gen.first_beat_set_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_2 ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I4(\bus_wide_gen.first_beat_set_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_1 ),
        .O(\bus_wide_gen.first_beat_set_reg ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.offset_valid_reg_0 ));
  LUT6 #(
    .INIT(64'hBBABFFFFBAAA0000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .I3(p_0_in26_in),
        .I4(p_62_in),
        .I5(p_0_in22_in),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT6 #(
    .INIT(64'h0C8C0C8C00808080)) 
    \bus_wide_gen.last_beat_set_i_1 
       (.I0(\bus_wide_gen.last_beat_set ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I4(\bus_wide_gen.first_beat_set_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_1 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A88808)) 
    \bus_wide_gen.len_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_buf_reg[29] ),
        .I1(p_0_in22_in),
        .I2(p_62_in),
        .I3(\bus_wide_gen.len_cnt_buf_reg[29]_0 ),
        .I4(\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ),
        .I5(\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_12 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I5(\bus_wide_gen.first_beat_set_reg_2 ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \bus_wide_gen.len_cnt_buf[0]_i_13 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.first_beat_set_reg_2 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF000000000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_14 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I2(\bus_wide_gen.first_beat_set_reg_2 ),
        .I3(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I5(wdata_valid),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \bus_wide_gen.len_cnt_buf[0]_i_15 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(wdata_valid),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_16 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I5(\bus_wide_gen.first_beat_set_reg_2 ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \bus_wide_gen.len_cnt_buf[0]_i_6 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .I2(\bus_wide_gen.len_cnt_buf[0]_i_12_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .I5(\bus_wide_gen.len_cnt_buf[0]_i_13_n_0 ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00FC00)) 
    \bus_wide_gen.len_cnt_buf[0]_i_7 
       (.I0(\bus_wide_gen.len_cnt_buf[0]_i_14_n_0 ),
        .I1(\bus_wide_gen.len_cnt_buf[0]_i_15_n_0 ),
        .I2(\bus_wide_gen.len_cnt_buf[0]_i_16_n_0 ),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD50000)) 
    \bus_wide_gen.offset_pack_reg[33]_i_1 
       (.I0(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(\bus_wide_gen.first_beat_set_reg_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_1 ),
        .I4(\bus_wide_gen.offset_empty_n ),
        .O(\bus_wide_gen.offset_valid_reg ));
  LUT6 #(
    .INIT(64'h7000FFFF70000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_2 ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.next_pad ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \bus_wide_gen.pad_oh_reg[1]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I1(wdata_valid),
        .I2(WVALID_Dummy),
        .I3(if_empty_n),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(out_TOP_WREADY),
        .O(\bus_wide_gen.next_pad ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(p_0_in30_in),
        .I1(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(\bus_wide_gen.offset_valid_reg_2 ));
  LUT6 #(
    .INIT(64'h0A000A00CA000A00)) 
    \bus_wide_gen.pad_oh_reg[2]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .O(p_0_in30_in));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(p_0_in26_in),
        .I1(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(\bus_wide_gen.offset_valid_reg_1 ));
  LUT6 #(
    .INIT(64'h0A000A00CA000A00)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .O(p_0_in26_in));
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__3
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(wdata_valid),
        .R(mem_reg));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_depth_gt1_gen.empty_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__6_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(empty_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h3C3C3CCC1C1C1CCC)) 
    \fifo_depth_gt1_gen.full_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(re),
        .I2(gmem_WREADY),
        .I3(Q[2]),
        .I4(\fifo_depth_gt1_gen.full_n_i_2__9_n_0 ),
        .I5(\fifo_depth_gt1_gen.full_n_i_3_n_0 ),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.full_n_i_2__9 
       (.I0(Q[1]),
        .I1(gmem_WREADY),
        .I2(gmem_AWREADY),
        .O(\fifo_depth_gt1_gen.full_n_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.full_n_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(gmem_WREADY),
        .S(mem_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h77FEFFFE88010001)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h666A6A6A)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1__0 
       (.I0(re),
        .I1(gmem_WREADY),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(empty_n));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h0000F800)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_4 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gmem_WREADY),
        .I4(re),
        .O(mOutPtr13_out));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(mem_reg));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1__0 
       (.I0(Q[1]),
        .I1(gmem_WREADY),
        .I2(gmem_AWREADY),
        .I3(Q[0]),
        .O(we));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [0]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [10]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [11]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [12]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [13]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [14]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [15]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [16]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [17]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [18]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [19]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [1]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [20]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [21]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [22]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [23]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [24]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [25]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [26]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [27]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [28]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [29]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [2]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [30]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [30]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [31]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [31]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [32]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [32]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [33]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [33]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [34]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [34]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [35]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [35]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [36]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [36]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [37]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [37]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [38]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [38]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [39]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [39]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [3]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [40]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [40]),
        .O(in[40]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [41]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [41]),
        .O(in[41]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [42]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [42]),
        .O(in[42]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [43]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [43]),
        .O(in[43]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [44]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [44]),
        .O(in[44]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [45]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [45]),
        .O(in[45]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [46]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [46]),
        .O(in[46]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [47]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [47]),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [48]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [48]),
        .O(in[48]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [49]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [49]),
        .O(in[49]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [4]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [50]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [50]),
        .O(in[50]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [51]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [51]),
        .O(in[51]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [52]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [52]),
        .O(in[52]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [53]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [53]),
        .O(in[53]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [54]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [54]),
        .O(in[54]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [55]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [55]),
        .O(in[55]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [56]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [56]),
        .O(in[56]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [57]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [57]),
        .O(in[57]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [58]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [58]),
        .O(in[58]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [59]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [59]),
        .O(in[59]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [5]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [60]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [60]),
        .O(in[60]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [61]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [61]),
        .O(in[61]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [62]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [62]),
        .O(in[62]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [63]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [63]),
        .O(in[63]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [6]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [7]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [8]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[63] [9]),
        .I1(Q[1]),
        .I2(gmem_WREADY),
        .I3(gmem_AWREADY),
        .I4(\fifo_depth_gt1_gen.dout_reg[63]_0 [9]),
        .O(in[9]));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_mem__parameterized1 \fifo_mem_gen.U_ffo_mem 
       (.Q(Q[2:1]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .gmem_AWREADY(gmem_AWREADY),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(\bus_wide_gen.offset_pack_reg_reg[33] ),
        .mem_reg_3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_4(gmem_WREADY),
        .mem_reg_5(mem_reg),
        .mem_reg_6(waddr),
        .raddr(raddr),
        .re(re),
        .wdata_valid(wdata_valid),
        .we(we_0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \fifo_mem_gen.waddr[0]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[4]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [2]));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(we_0),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(mem_reg));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_fifo" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized8
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_empty_n ,
    p_62_in,
    tmp_valid_reg,
    we,
    p_66_in,
    \bus_wide_gen.offset_pack_reg_reg[30] ,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[33] ,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    \data_p2_reg[81] ,
    AWREADY_Dummy,
    S,
    Q,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.len_cnt_buf_reg[29] );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_empty_n ;
  output p_62_in;
  output [0:0]tmp_valid_reg;
  output we;
  output p_66_in;
  output \bus_wide_gen.offset_pack_reg_reg[30] ;
  output dout_vld_reg_0;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input \data_p2_reg[81] ;
  input AWREADY_Dummy;
  input [2:0]S;
  input [1:0]Q;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input [1:0]\bus_wide_gen.len_cnt_buf_reg[29] ;

  wire AWREADY_Dummy;
  wire [1:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [1:0]\bus_wide_gen.len_cnt_buf_reg[29] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[30] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \data_p2_reg[81] ;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_0 ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire p_62_in;
  wire p_66_in;
  wire pop__1;
  wire re;
  wire [0:0]tmp_valid_reg;
  wire we;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hABAAFFAA)) 
    \bus_wide_gen.offset_valid_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(dout_vld_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1__0 
       (.I0(\data_p2_reg[81] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWREADY_Dummy),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAEAEA)) 
    dout_vld_i_1__4
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  LUT6 #(
    .INIT(64'h3FFF80003FFFC000)) 
    \fifo_depth_gt1_gen.full_n_i_1__2 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(\data_p2_reg[81] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\data_p2_reg[81] ),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__2 
       (.I0(re),
        .I1(AWREADY_Dummy),
        .I2(\data_p2_reg[81] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222A222A222A222)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0 
       (.I0(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\bus_wide_gen.offset_empty_n ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I5(p_62_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized3 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\bus_wide_gen.len_cnt_buf_reg[29] (\bus_wide_gen.len_cnt_buf_reg[29] ),
        .\bus_wide_gen.offset_pack_reg_reg[30] (\bus_wide_gen.offset_pack_reg_reg[30] ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\data_p2_reg[81] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_4 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_5 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_6 (\bus_wide_gen.offset_empty_n ),
        .\fifo_depth_gt1_gen.dout_reg[0]_7 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_8 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_0 (\fifo_depth_gt1_gen.dout_reg[33] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_1 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_0 ),
        .if_empty_n_0(if_empty_n_0),
        .p_62_in(p_62_in),
        .p_66_in(p_66_in),
        .re(re),
        .we(we),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \fifo_srl_gen.raddr[1]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .I3(re),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \fifo_srl_gen.raddr[2]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .I2(re),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    \fifo_srl_gen.raddr[3]_i_1__1 
       (.I0(\fifo_srl_gen.raddr1__2 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWREADY_Dummy),
        .I3(\data_p2_reg[81] ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(pop__1),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr1__2 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__1_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__1_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__1_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__1_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_load" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_load
   (I_CH0_ARREADY,
    RREADY_Dummy,
    if_full_n,
    tmp_valid_reg_0,
    RBURST_READY_Dummy,
    D,
    E,
    we,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[17]_0 ,
    I_CH0_RDATA,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    Q,
    first_iter_0_reg_260,
    ARREADY_Dummy,
    ap_rst_n,
    mem_reg,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    din);
  output I_CH0_ARREADY;
  output RREADY_Dummy;
  output if_full_n;
  output tmp_valid_reg_0;
  output RBURST_READY_Dummy;
  output [2:0]D;
  output [0:0]E;
  output we;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [1:0]\tmp_len_reg[17]_0 ;
  output [7:0]I_CH0_RDATA;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input first_iter_0_reg_260;
  input ARREADY_Dummy;
  input ap_rst_n;
  input [0:0]mem_reg;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [4:3]COUNT;
  wire [2:0]D;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire [7:0]I_CH0_RDATA;
  wire I_CH0_RVALID;
  wire [2:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [7:0]SHIFT_RIGHT0_in;
  wire ap_clk;
  wire ap_rst_n;
  wire [32:0]beat_pack;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.rreq_offset_n_1 ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_21 ;
  wire \bus_wide_gen.rreq_offset_n_22 ;
  wire \bus_wide_gen.rreq_offset_n_23 ;
  wire \bus_wide_gen.rreq_offset_n_24 ;
  wire \bus_wide_gen.rreq_offset_n_25 ;
  wire \bus_wide_gen.rreq_offset_n_26 ;
  wire \bus_wide_gen.rreq_offset_n_27 ;
  wire \bus_wide_gen.rreq_offset_n_28 ;
  wire \bus_wide_gen.rreq_offset_n_32 ;
  wire \bus_wide_gen.rreq_offset_n_33 ;
  wire \bus_wide_gen.rreq_offset_n_34 ;
  wire \bus_wide_gen.rreq_offset_n_35 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_1 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_10 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_11 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_12 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_13 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_14 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_15 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_16 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_17 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_18 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_19 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_20 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_21 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_22 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_23 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_24 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_25 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_26 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_27 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_28 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_29 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_3 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_30 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_31 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_32 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_33 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_34 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_35 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_36 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_37 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_38 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_39 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_4 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_40 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_41 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_43 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_5 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_6 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_7 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_8 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [32:32]\bus_wide_gen.tmp_rdata_pack ;
  wire \bus_wide_gen.tmp_rvalid ;
  wire [33:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire first_iter_0_reg_260;
  wire if_empty_n;
  wire if_full_n;
  wire if_read13_out;
  wire load_p2;
  wire [0:0]mem_reg;
  wire next_beat;
  wire p_19_in;
  wire ready_for_outstanding;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [1:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(I_CH0_RVALID),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(I_CH0_RVALID),
        .I2(Q[2]),
        .O(D[1]));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized1 buff_rdata
       (.E(we),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .din(din),
        .dout(beat_pack),
        .dout_vld_reg_0(load_p2),
        .\fifo_depth_gt1_gen.full_n_reg_0 (RREADY_Dummy),
        .mem_reg(\fifo_depth_gt1_gen.dout_reg[0] ),
        .mem_reg_0(mem_reg),
        .next_beat(next_beat),
        .ready_for_outstanding(ready_for_outstanding));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_28 ),
        .Q(I_CH0_RDATA[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_27 ),
        .Q(I_CH0_RDATA[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_26 ),
        .Q(I_CH0_RDATA[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.rreq_offset_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_25 ),
        .Q(I_CH0_RDATA[3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_24 ),
        .Q(I_CH0_RDATA[4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_23 ),
        .Q(I_CH0_RDATA[5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_22 ),
        .Q(I_CH0_RDATA[6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_21 ),
        .Q(I_CH0_RDATA[7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_32 ),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_33 ),
        .Q(I_CH0_RVALID),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_tmp_rdata_n_43 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized3 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_5 ,\bus_wide_gen.rreq_offset_n_6 ,\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 ,\bus_wide_gen.rreq_offset_n_17 ,\bus_wide_gen.rreq_offset_n_18 ,\bus_wide_gen.rreq_offset_n_19 ,\bus_wide_gen.rreq_offset_n_20 ,\bus_wide_gen.rreq_offset_n_21 ,\bus_wide_gen.rreq_offset_n_22 ,\bus_wide_gen.rreq_offset_n_23 ,\bus_wide_gen.rreq_offset_n_24 ,\bus_wide_gen.rreq_offset_n_25 ,\bus_wide_gen.rreq_offset_n_26 ,\bus_wide_gen.rreq_offset_n_27 ,\bus_wide_gen.rreq_offset_n_28 }),
        .E(if_read13_out),
        .I_CH0_RVALID(I_CH0_RVALID),
        .Q(Q[2]),
        .SHIFT_RIGHT0_in(SHIFT_RIGHT0_in),
        .\ap_CS_fsm_reg[9] (\bus_wide_gen.rreq_offset_n_1 ),
        .\ap_CS_fsm_reg[9]_0 (\bus_wide_gen.rreq_offset_n_32 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.rs_tmp_rdata_n_36 ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.rs_tmp_rdata_n_37 ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.rs_tmp_rdata_n_38 ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.rs_tmp_rdata_n_39 ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.rs_tmp_rdata_n_40 ),
        .\bus_wide_gen.data_buf_reg[15] ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.rs_tmp_rdata_n_41 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.tmp_rvalid ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.rs_tmp_rdata_n_35 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_35 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_34 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_33 ),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[1] (\tmp_len_reg[17]_0 [0]),
        .\fifo_depth_gt1_gen.dout_reg[3] (COUNT),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 ({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_3 ,\bus_wide_gen.rs_tmp_rdata_n_4 ,\bus_wide_gen.rs_tmp_rdata_n_5 ,\bus_wide_gen.rs_tmp_rdata_n_6 ,\bus_wide_gen.rs_tmp_rdata_n_7 ,\bus_wide_gen.rs_tmp_rdata_n_8 ,\bus_wide_gen.rs_tmp_rdata_n_9 ,\bus_wide_gen.rs_tmp_rdata_n_10 ,\bus_wide_gen.rs_tmp_rdata_n_11 ,\bus_wide_gen.rs_tmp_rdata_n_12 ,\bus_wide_gen.rs_tmp_rdata_n_13 ,\bus_wide_gen.rs_tmp_rdata_n_14 ,\bus_wide_gen.rs_tmp_rdata_n_15 ,\bus_wide_gen.rs_tmp_rdata_n_16 ,\bus_wide_gen.rs_tmp_rdata_n_17 ,\bus_wide_gen.rs_tmp_rdata_n_18 ,\bus_wide_gen.rs_tmp_rdata_n_19 ,\bus_wide_gen.rs_tmp_rdata_n_20 ,\bus_wide_gen.rs_tmp_rdata_n_21 ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 }),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\tmp_addr_reg[63]_0 [1:0]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .\fifo_depth_gt1_gen.full_n_reg_1 (tmp_valid_reg_0),
        .if_empty_n(if_empty_n),
        .p_19_in(p_19_in),
        .tmp_valid_reg(E));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice \bus_wide_gen.rs_tmp_rdata 
       (.D(beat_pack),
        .E(load_p2),
        .Q({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_3 ,\bus_wide_gen.rs_tmp_rdata_n_4 ,\bus_wide_gen.rs_tmp_rdata_n_5 ,\bus_wide_gen.rs_tmp_rdata_n_6 ,\bus_wide_gen.rs_tmp_rdata_n_7 ,\bus_wide_gen.rs_tmp_rdata_n_8 ,\bus_wide_gen.rs_tmp_rdata_n_9 ,\bus_wide_gen.rs_tmp_rdata_n_10 ,\bus_wide_gen.rs_tmp_rdata_n_11 ,\bus_wide_gen.rs_tmp_rdata_n_12 ,\bus_wide_gen.rs_tmp_rdata_n_13 ,\bus_wide_gen.rs_tmp_rdata_n_14 ,\bus_wide_gen.rs_tmp_rdata_n_15 ,\bus_wide_gen.rs_tmp_rdata_n_16 ,\bus_wide_gen.rs_tmp_rdata_n_17 ,\bus_wide_gen.rs_tmp_rdata_n_18 ,\bus_wide_gen.rs_tmp_rdata_n_19 ,\bus_wide_gen.rs_tmp_rdata_n_20 ,\bus_wide_gen.rs_tmp_rdata_n_21 ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 }),
        .SHIFT_RIGHT0_in(SHIFT_RIGHT0_in),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rs_tmp_rdata_n_43 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (COUNT),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\data_p1_reg[24]_0 (\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .\data_p1_reg[25]_0 (\bus_wide_gen.rs_tmp_rdata_n_35 ),
        .\data_p1_reg[26]_0 (\bus_wide_gen.rs_tmp_rdata_n_36 ),
        .\data_p1_reg[27]_0 (\bus_wide_gen.rs_tmp_rdata_n_37 ),
        .\data_p1_reg[28]_0 (\bus_wide_gen.rs_tmp_rdata_n_38 ),
        .\data_p1_reg[29]_0 (\bus_wide_gen.rs_tmp_rdata_n_39 ),
        .\data_p1_reg[30]_0 (\bus_wide_gen.rs_tmp_rdata_n_40 ),
        .\data_p1_reg[31]_0 (\bus_wide_gen.rs_tmp_rdata_n_41 ),
        .next_beat(next_beat),
        .p_19_in(p_19_in),
        .s_ready_t_reg_0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .\state_reg[0]_0 (\bus_wide_gen.tmp_rvalid ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_35 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_34 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo_0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D[0]),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[63] ({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[80] (fifo_rreq_n_3),
        .\fifo_depth_gt1_gen.dout_reg[80]_0 (fifo_rreq_n_4),
        .\fifo_depth_gt1_gen.full_n_reg_0 (I_CH0_ARREADY),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .if_empty_n(if_empty_n),
        .tmp_valid_reg(if_full_n),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  FDSE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .S(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_3),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_4),
        .Q(tmp_valid_reg_0),
        .R(\fifo_depth_gt1_gen.dout_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_mem" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_mem
   (raddr,
    WEBWE,
    ready_for_outstanding,
    dout,
    mem_reg_0,
    ready_for_outstanding_reg,
    next_beat,
    ap_rst_n,
    \fifo_mem_gen.raddr ,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    mem_reg_3,
    Q,
    din);
  output [7:0]raddr;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output [32:0]dout;
  input mem_reg_0;
  input ready_for_outstanding_reg;
  input next_beat;
  input ap_rst_n;
  input [7:0]\fifo_mem_gen.raddr ;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input mem_reg_3;
  input [7:0]Q;
  input [33:0]din;

  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:33]beat_pack;
  wire [33:0]din;
  wire [32:0]dout;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_i_1__0_n_0;
  wire next_beat;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire re;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({beat_pack,dout[32]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(mem_reg_3),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hA2FF)) 
    mem_reg_i_1__0
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(ap_rst_n),
        .O(mem_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h5D005DFF)) 
    \raddr_reg[0]_i_1 
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\raddr_reg[7]_i_4_n_0 ),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h5D5D00FF5DFF0000)) 
    \raddr_reg[1]_i_1 
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(\raddr_reg[7]_i_4_n_0 ),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\fifo_mem_gen.raddr [0]),
        .O(raddr[1]));
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_4_n_0 ),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [1]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_4_n_0 ),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [0]),
        .I5(\fifo_mem_gen.raddr [2]),
        .O(raddr[3]));
  LUT6 #(
    .INIT(64'h5D5D00FF5DFF0000)) 
    \raddr_reg[4]_i_1 
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(\raddr_reg[7]_i_4_n_0 ),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\raddr_reg[4]_i_2_n_0 ),
        .O(raddr[4]));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D00FF5DFF0000)) 
    \raddr_reg[5]_i_1 
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(\raddr_reg[7]_i_4_n_0 ),
        .I4(\fifo_mem_gen.raddr [5]),
        .I5(\raddr_reg[5]_i_2_n_0 ),
        .O(raddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D00005DFFFF00)) 
    \raddr_reg[6]_i_1 
       (.I0(mem_reg_0),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\fifo_mem_gen.raddr [6]),
        .I5(\raddr_reg[7]_i_4_n_0 ),
        .O(raddr[6]));
  LUT5 #(
    .INIT(32'h55007FC0)) 
    \raddr_reg[7]_i_1 
       (.I0(re),
        .I1(\fifo_mem_gen.raddr [6]),
        .I2(\raddr_reg[7]_i_3_n_0 ),
        .I3(\fifo_mem_gen.raddr [7]),
        .I4(\raddr_reg[7]_i_4_n_0 ),
        .O(raddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \raddr_reg[7]_i_2 
       (.I0(next_beat),
        .I1(ready_for_outstanding_reg),
        .I2(mem_reg_0),
        .O(re));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\fifo_mem_gen.raddr [5]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg[7]_i_5_n_0 ),
        .I1(\fifo_mem_gen.raddr [7]),
        .I2(\fifo_mem_gen.raddr [6]),
        .I3(\fifo_mem_gen.raddr [5]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(re),
        .O(\raddr_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr_reg[7]_i_5 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(next_beat),
        .I1(ready_for_outstanding_reg),
        .I2(beat_pack),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_mem" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_mem__parameterized1
   (re,
    raddr,
    we,
    dout,
    mem_reg_0,
    Q,
    mem_reg_1,
    ap_rst_n,
    \fifo_mem_gen.raddr ,
    mem_reg_2,
    \bus_wide_gen.ready_for_data__0 ,
    wdata_valid,
    mem_reg_3,
    mem_reg_4,
    gmem_AWREADY,
    ap_clk,
    mem_reg_5,
    mem_reg_6);
  output re;
  output [5:0]raddr;
  output we;
  output [8:0]dout;
  input [7:0]mem_reg_0;
  input [1:0]Q;
  input [7:0]mem_reg_1;
  input ap_rst_n;
  input [5:0]\fifo_mem_gen.raddr ;
  input mem_reg_2;
  input \bus_wide_gen.ready_for_data__0 ;
  input wdata_valid;
  input mem_reg_3;
  input mem_reg_4;
  input gmem_AWREADY;
  input ap_clk;
  input mem_reg_5;
  input [5:0]mem_reg_6;

  wire [7:0]I_CH0_WDATA;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [8:0]dout;
  wire [5:0]\fifo_mem_gen.raddr ;
  wire gmem_AWREADY;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire [5:0]mem_reg_6;
  wire mem_reg_i_2__0_n_0;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2__0_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire re;
  wire wdata_valid;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "567" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_6,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,I_CH0_WDATA}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],dout}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(mem_reg_5),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hA888)) 
    mem_reg_i_1
       (.I0(mem_reg_4),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(gmem_AWREADY),
        .O(we));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_10
       (.I0(mem_reg_0[0]),
        .I1(Q[1]),
        .I2(mem_reg_1[0]),
        .O(I_CH0_WDATA[0]));
  LUT4 #(
    .INIT(16'h8F00)) 
    mem_reg_i_11
       (.I0(mem_reg_2),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(wdata_valid),
        .I3(mem_reg_3),
        .O(re));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_2__0
       (.I0(re),
        .I1(ap_rst_n),
        .O(mem_reg_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_0[7]),
        .I1(Q[1]),
        .I2(mem_reg_1[7]),
        .O(I_CH0_WDATA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_4
       (.I0(mem_reg_0[6]),
        .I1(Q[1]),
        .I2(mem_reg_1[6]),
        .O(I_CH0_WDATA[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_5
       (.I0(mem_reg_0[5]),
        .I1(Q[1]),
        .I2(mem_reg_1[5]),
        .O(I_CH0_WDATA[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_6
       (.I0(mem_reg_0[4]),
        .I1(Q[1]),
        .I2(mem_reg_1[4]),
        .O(I_CH0_WDATA[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_7
       (.I0(mem_reg_0[3]),
        .I1(Q[1]),
        .I2(mem_reg_1[3]),
        .O(I_CH0_WDATA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_8
       (.I0(mem_reg_0[2]),
        .I1(Q[1]),
        .I2(mem_reg_1[2]),
        .O(I_CH0_WDATA[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_9
       (.I0(mem_reg_0[1]),
        .I1(Q[1]),
        .I2(mem_reg_1[1]),
        .O(I_CH0_WDATA[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\raddr_reg[5]_i_3_n_0 ),
        .I2(re),
        .O(raddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\raddr_reg[5]_i_3_n_0 ),
        .I2(re),
        .I3(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [1]),
        .I1(\fifo_mem_gen.raddr [0]),
        .I2(\raddr_reg[5]_i_3_n_0 ),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [0]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(re),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg[5]_i_2__0_n_0 ),
        .I1(\raddr_reg[5]_i_3_n_0 ),
        .I2(re),
        .I3(\fifo_mem_gen.raddr [4]),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\raddr_reg[5]_i_2__0_n_0 ),
        .I2(\raddr_reg[5]_i_3_n_0 ),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [5]),
        .O(raddr[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_3 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [4]),
        .I3(\fifo_mem_gen.raddr [5]),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\fifo_mem_gen.raddr [0]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_read" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_read
   (m_axi_gmem_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARLEN,
    ap_clk,
    s_ready_t_reg_0,
    ap_rst_n,
    s_ready_t_reg_1,
    if_full_n,
    we,
    RREADY_Dummy,
    m_axi_gmem_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    \data_p2_reg[32] ,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input s_ready_t_reg_0;
  input ap_rst_n;
  input s_ready_t_reg_1;
  input if_full_n;
  input we;
  input RREADY_Dummy;
  input m_axi_gmem_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [63:0]\data_p2_reg[63] ;
  input [1:0]\data_p2_reg[81] ;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire [0:0]din;
  wire fifo_burst_n_0;
  wire fifo_burst_n_1;
  wire if_full_n;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire re;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\state_reg[0] ;
  wire we;
  wire we_0;

  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_4 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (s_ready_t_reg_0),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (fifo_burst_n_0),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .re(re),
        .we(we),
        .we_0(we_0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_5 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.full_n_reg_0 (s_ready_t_reg_0),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_burst_converter_6 rreq_burst_conv
       (.D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_1),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .s_ready_t_reg_1(s_ready_t_reg_1),
        .we(we_0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice_7 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .re(re),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice
   (next_beat,
    \data_p1_reg[24]_0 ,
    Q,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[26]_0 ,
    \data_p1_reg[27]_0 ,
    \data_p1_reg[28]_0 ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[31]_0 ,
    \state_reg[0]_0 ,
    ap_rst_n_0,
    SHIFT_RIGHT0_in,
    s_ready_t_reg_0,
    ap_clk,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    beat_valid,
    p_19_in,
    ap_rst_n,
    \bus_wide_gen.first_beat_reg ,
    D,
    E);
  output next_beat;
  output \data_p1_reg[24]_0 ;
  output [32:0]Q;
  output \data_p1_reg[25]_0 ;
  output \data_p1_reg[26]_0 ;
  output \data_p1_reg[27]_0 ;
  output \data_p1_reg[28]_0 ;
  output \data_p1_reg[29]_0 ;
  output \data_p1_reg[30]_0 ;
  output \data_p1_reg[31]_0 ;
  output [0:0]\state_reg[0]_0 ;
  output ap_rst_n_0;
  output [7:0]SHIFT_RIGHT0_in;
  input s_ready_t_reg_0;
  input ap_clk;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input beat_valid;
  input p_19_in;
  input ap_rst_n;
  input \bus_wide_gen.first_beat_reg ;
  input [32:0]D;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire [7:0]SHIFT_RIGHT0_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1_reg[24]_0 ;
  wire \data_p1_reg[25]_0 ;
  wire \data_p1_reg[26]_0 ;
  wire \data_p1_reg[27]_0 ;
  wire \data_p1_reg[28]_0 ;
  wire \data_p1_reg[29]_0 ;
  wire \data_p1_reg[30]_0 ;
  wire \data_p1_reg[31]_0 ;
  wire [32:0]data_p2;
  wire load_p1;
  wire next_beat;
  wire [1:0]next_st__0;
  wire p_19_in;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(beat_valid),
        .I1(p_19_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(next_beat),
        .I1(beat_valid),
        .I2(p_19_in),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(s_ready_t_reg_0));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(Q[16]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[8]),
        .O(SHIFT_RIGHT0_in[0]));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(Q[26]),
        .I1(Q[10]),
        .I2(Q[18]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(Q[27]),
        .I1(Q[11]),
        .I2(Q[19]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(Q[28]),
        .I1(Q[12]),
        .I2(Q[20]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(Q[29]),
        .I1(Q[13]),
        .I2(Q[21]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(Q[30]),
        .I1(Q[14]),
        .I2(Q[22]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(Q[31]),
        .I1(Q[15]),
        .I2(Q[23]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(Q[17]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[9]),
        .O(SHIFT_RIGHT0_in[1]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(Q[18]),
        .I1(Q[2]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[10]),
        .O(SHIFT_RIGHT0_in[2]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(Q[19]),
        .I1(Q[3]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[11]),
        .O(SHIFT_RIGHT0_in[3]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(Q[20]),
        .I1(Q[4]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[12]),
        .O(SHIFT_RIGHT0_in[4]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(Q[21]),
        .I1(Q[5]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[13]),
        .O(SHIFT_RIGHT0_in[5]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(Q[22]),
        .I1(Q[6]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[14]),
        .O(SHIFT_RIGHT0_in[6]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(Q[23]),
        .I1(Q[7]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(Q[31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(Q[15]),
        .O(SHIFT_RIGHT0_in[7]));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(Q[24]),
        .I1(Q[8]),
        .I2(Q[16]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(Q[25]),
        .I1(Q[9]),
        .I2(Q[17]),
        .I3(\bus_wide_gen.data_buf_reg[8] [1]),
        .I4(\bus_wide_gen.data_buf_reg[8] [0]),
        .I5(\bus_wide_gen.data_buf1__0 ),
        .O(\data_p1_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hD5D5FF55)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n),
        .I1(\state_reg[0]_0 ),
        .I2(Q[32]),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(p_19_in),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[32]_i_1 
       (.I0(p_19_in),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(beat_valid),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hAAEE8AFF)) 
    s_ready_t_i_1
       (.I0(next_beat),
        .I1(p_19_in),
        .I2(beat_valid),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(next_beat),
        .R(s_ready_t_reg_0));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(next_beat),
        .I2(p_19_in),
        .I3(beat_valid),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(beat_valid),
        .I2(state),
        .I3(p_19_in),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(s_ready_t_reg_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(s_ready_t_reg_0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice_7
   (s_ready_t_reg_0,
    re,
    Q,
    \data_p1_reg[32]_0 ,
    s_ready_t_reg_1,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output re;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input s_ready_t_reg_1;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next_st__0;
  wire re;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0540)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(RREADY_Dummy),
        .I1(m_axi_gmem_RVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(s_ready_t_reg_1));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(s_ready_t_reg_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7410)) 
    \data_p1[32]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(m_axi_gmem_RVALID),
        .I3(RREADY_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(s_ready_t_reg_1));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(s_ready_t_reg_1));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(s_ready_t_reg_1));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    p_16_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \could_multi_bursts.burst_valid_reg ,
    last_sect_reg,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[81]_1 ,
    \data_p1_reg[81]_2 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    s_ready_t_reg_1,
    if_full_n,
    O,
    \sect_cnt_reg[48] ,
    \sect_cnt_reg[44] ,
    \sect_cnt_reg[40] ,
    \sect_cnt_reg[36] ,
    \sect_cnt_reg[32] ,
    \sect_cnt_reg[28] ,
    \sect_cnt_reg[24] ,
    \sect_cnt_reg[20] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[4] ,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    \sect_total_buf_reg[19] ,
    \could_multi_bursts.len_buf_reg[0] ,
    \could_multi_bursts.len_buf_reg[0]_0 ,
    AWREADY_Dummy_1,
    if_full_n_0,
    ost_resp_ready,
    \sect_total[19]_i_3__0_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output p_16_in;
  output next_req;
  output [0:0]E;
  output [51:0]D;
  output [61:0]Q;
  output single_sect__18;
  output [0:0]\could_multi_bursts.burst_valid_reg ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[81]_1 ;
  output [9:0]\data_p1_reg[81]_2 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input s_ready_t_reg_1;
  input if_full_n;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[48] ;
  input [3:0]\sect_cnt_reg[44] ;
  input [3:0]\sect_cnt_reg[40] ;
  input [3:0]\sect_cnt_reg[36] ;
  input [3:0]\sect_cnt_reg[32] ;
  input [3:0]\sect_cnt_reg[28] ;
  input [3:0]\sect_cnt_reg[24] ;
  input [3:0]\sect_cnt_reg[20] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[4] ;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input \sect_total_buf_reg[19] ;
  input \could_multi_bursts.len_buf_reg[0] ;
  input \could_multi_bursts.len_buf_reg[0]_0 ;
  input AWREADY_Dummy_1;
  input if_full_n_0;
  input ost_resp_ready;
  input [19:0]\sect_total[19]_i_3__0_0 ;
  input [64:0]\data_p2_reg[81]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire AWREADY_Dummy_1;
  wire [51:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [61:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire [0:0]\could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.len_buf_reg[0] ;
  wire \could_multi_bursts.len_buf_reg[0]_0 ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [9:0]\data_p1_reg[81]_1 ;
  wire [9:0]\data_p1_reg[81]_2 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[1] ;
  wire [64:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_from_4k[1]_i_2__0_n_0 ;
  wire \end_from_4k[1]_i_3__0_n_0 ;
  wire \end_from_4k[1]_i_4__0_n_0 ;
  wire \end_from_4k[1]_i_5__0_n_0 ;
  wire \end_from_4k[5]_i_2__0_n_0 ;
  wire \end_from_4k[5]_i_3__0_n_0 ;
  wire \end_from_4k[5]_i_4__0_n_0 ;
  wire \end_from_4k[5]_i_5__0_n_0 ;
  wire \end_from_4k[9]_i_2__0_n_0 ;
  wire \end_from_4k[9]_i_3__0_n_0 ;
  wire \end_from_4k[9]_i_4__0_n_0 ;
  wire \end_from_4k[9]_i_5__0_n_0 ;
  wire \end_from_4k_reg[1]_i_1__0_n_0 ;
  wire \end_from_4k_reg[1]_i_1__0_n_1 ;
  wire \end_from_4k_reg[1]_i_1__0_n_2 ;
  wire \end_from_4k_reg[1]_i_1__0_n_3 ;
  wire \end_from_4k_reg[5]_i_1__0_n_0 ;
  wire \end_from_4k_reg[5]_i_1__0_n_1 ;
  wire \end_from_4k_reg[5]_i_1__0_n_2 ;
  wire \end_from_4k_reg[5]_i_1__0_n_3 ;
  wire \end_from_4k_reg[9]_i_1__0_n_1 ;
  wire \end_from_4k_reg[9]_i_1__0_n_2 ;
  wire \end_from_4k_reg[9]_i_1__0_n_3 ;
  wire if_full_n;
  wire if_full_n_0;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire load_p1;
  wire m_ready;
  wire next_req;
  wire [1:0]next_st__0;
  wire ost_resp_ready;
  wire p_16_in;
  wire [17:17]p_1_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[20] ;
  wire [3:0]\sect_cnt_reg[24] ;
  wire [3:0]\sect_cnt_reg[28] ;
  wire [3:0]\sect_cnt_reg[32] ;
  wire [3:0]\sect_cnt_reg[36] ;
  wire [3:0]\sect_cnt_reg[40] ;
  wire [3:0]\sect_cnt_reg[44] ;
  wire [3:0]\sect_cnt_reg[48] ;
  wire [3:0]\sect_cnt_reg[4] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [19:0]\sect_total[19]_i_3__0_0 ;
  wire \sect_total[19]_i_4__0_n_0 ;
  wire \sect_total[19]_i_5__0_n_0 ;
  wire \sect_total[19]_i_6__0_n_0 ;
  wire \sect_total[3]_i_10__0_n_0 ;
  wire \sect_total[3]_i_11__0_n_0 ;
  wire \sect_total[3]_i_12__0_n_0 ;
  wire \sect_total[3]_i_13__0_n_0 ;
  wire \sect_total[3]_i_14__0_n_0 ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total[3]_i_4__0_n_0 ;
  wire \sect_total[3]_i_5__0_n_0 ;
  wire \sect_total[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_7__0_n_0 ;
  wire \sect_total[3]_i_9__0_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000A200FF0000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0000D02FFF008080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(if_full_n),
        .I2(s_ready_t_reg_1),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_16_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_1),
        .I3(req_handling_reg),
        .O(m_ready));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in,p_1_in}),
        .O({\data_p1_reg[81]_2 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({p_1_in,p_1_in,\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_2 [5:2]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_2 [9:6]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\could_multi_bursts.len_buf_reg[0]_0 ),
        .I1(AWREADY_Dummy_1),
        .I2(if_full_n_0),
        .I3(ost_resp_ready),
        .I4(\could_multi_bursts.len_buf_reg[0] ),
        .O(\could_multi_bursts.burst_valid_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00008808AAAACC0C)) 
    \data_p1[81]_i_1__0 
       (.I0(m_ready),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2__0 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_2__0 
       (.I0(p_1_in),
        .I1(Q[1]),
        .O(\end_from_4k[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_3__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .O(\end_from_4k[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_4__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_5__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\end_from_4k[1]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_2__0 
       (.I0(p_1_in),
        .I1(Q[5]),
        .O(\end_from_4k[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_3__0 
       (.I0(p_1_in),
        .I1(Q[4]),
        .O(\end_from_4k[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_4__0 
       (.I0(p_1_in),
        .I1(Q[3]),
        .O(\end_from_4k[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_5__0 
       (.I0(p_1_in),
        .I1(Q[2]),
        .O(\end_from_4k[5]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_2__0 
       (.I0(p_1_in),
        .I1(Q[9]),
        .O(\end_from_4k[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_3__0 
       (.I0(p_1_in),
        .I1(Q[8]),
        .O(\end_from_4k[9]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_4__0 
       (.I0(p_1_in),
        .I1(Q[7]),
        .O(\end_from_4k[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_5__0 
       (.I0(p_1_in),
        .I1(Q[6]),
        .O(\end_from_4k[9]_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[1]_i_1__0_n_0 ,\end_from_4k_reg[1]_i_1__0_n_1 ,\end_from_4k_reg[1]_i_1__0_n_2 ,\end_from_4k_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in,p_1_in,p_1_in,p_1_in}),
        .O({\data_p1_reg[81]_1 [1:0],\NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\end_from_4k[1]_i_2__0_n_0 ,\end_from_4k[1]_i_3__0_n_0 ,\end_from_4k[1]_i_4__0_n_0 ,\end_from_4k[1]_i_5__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[5]_i_1__0 
       (.CI(\end_from_4k_reg[1]_i_1__0_n_0 ),
        .CO({\end_from_4k_reg[5]_i_1__0_n_0 ,\end_from_4k_reg[5]_i_1__0_n_1 ,\end_from_4k_reg[5]_i_1__0_n_2 ,\end_from_4k_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in,p_1_in,p_1_in,p_1_in}),
        .O(\data_p1_reg[81]_1 [5:2]),
        .S({\end_from_4k[5]_i_2__0_n_0 ,\end_from_4k[5]_i_3__0_n_0 ,\end_from_4k[5]_i_4__0_n_0 ,\end_from_4k[5]_i_5__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[9]_i_1__0 
       (.CI(\end_from_4k_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED [3],\end_from_4k_reg[9]_i_1__0_n_1 ,\end_from_4k_reg[9]_i_1__0_n_2 ,\end_from_4k_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in,p_1_in,p_1_in}),
        .O(\data_p1_reg[81]_1 [9:6]),
        .S({\end_from_4k[9]_i_2__0_n_0 ,\end_from_4k[9]_i_3__0_n_0 ,\end_from_4k[9]_i_4__0_n_0 ,\end_from_4k[9]_i_5__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_16_in),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1__0
       (.I0(p_16_in),
        .I1(last_sect_reg_1),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hF0F0FAFAB0F0FFFF)) 
    s_ready_t_i_1__2
       (.I0(m_ready),
        .I1(if_full_n),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [3]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [1]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [2]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [3]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [0]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [1]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [2]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [3]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [0]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [1]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [2]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [3]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [0]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [1]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [2]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [3]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [0]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [1]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [2]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [3]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [0]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [1]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [2]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [3]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [0]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [1]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [2]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [3]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(O[0]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(O[1]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_16_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(O[2]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg ),
        .I1(\sect_total_buf_reg[19] ),
        .I2(\could_multi_bursts.len_buf_reg[0] ),
        .I3(req_handling_reg),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1__0 
       (.I0(req_handling_reg),
        .I1(last_sect_reg_1),
        .I2(single_sect__18),
        .I3(p_16_in),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_3__0_0 [11]),
        .I1(\sect_total[19]_i_3__0_0 [10]),
        .I2(\sect_total[19]_i_3__0_0 [13]),
        .I3(\sect_total[19]_i_3__0_0 [12]),
        .I4(\sect_total[19]_i_4__0_n_0 ),
        .I5(\sect_total[19]_i_5__0_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_3__0_0 [14]),
        .I1(\sect_total[19]_i_3__0_0 [15]),
        .I2(\sect_total[19]_i_3__0_0 [16]),
        .I3(\sect_total[19]_i_3__0_0 [17]),
        .I4(\sect_total[19]_i_3__0_0 [19]),
        .I5(\sect_total[19]_i_3__0_0 [18]),
        .O(\sect_total[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_6__0_n_0 ),
        .I1(\sect_total[19]_i_3__0_0 [2]),
        .I2(\sect_total[19]_i_3__0_0 [3]),
        .I3(\sect_total[19]_i_3__0_0 [0]),
        .I4(\sect_total[19]_i_3__0_0 [1]),
        .O(\sect_total[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_3__0_0 [4]),
        .I1(\sect_total[19]_i_3__0_0 [5]),
        .I2(\sect_total[19]_i_3__0_0 [6]),
        .I3(\sect_total[19]_i_3__0_0 [7]),
        .I4(\sect_total[19]_i_3__0_0 [9]),
        .I5(\sect_total[19]_i_3__0_0 [8]),
        .O(\sect_total[19]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[4]),
        .O(\sect_total[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11__0 
       (.I0(p_1_in),
        .I1(Q[3]),
        .O(\sect_total[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12__0 
       (.I0(p_1_in),
        .I1(Q[2]),
        .O(\sect_total[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13__0 
       (.I0(p_1_in),
        .I1(Q[1]),
        .O(\sect_total[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .O(\sect_total[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(p_1_in),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\sect_total[3]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4__0 
       (.I0(p_1_in),
        .I1(Q[9]),
        .O(\sect_total[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5__0 
       (.I0(p_1_in),
        .I1(Q[8]),
        .O(\sect_total[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6__0 
       (.I0(p_1_in),
        .I1(Q[7]),
        .O(\sect_total[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7__0 
       (.I0(p_1_in),
        .I1(Q[6]),
        .O(\sect_total[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9__0 
       (.I0(p_1_in),
        .I1(Q[5]),
        .O(\sect_total[3]_i_9__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in,p_1_in,p_1_in,p_1_in}),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_4__0_n_0 ,\sect_total[3]_i_5__0_n_0 ,\sect_total[3]_i_6__0_n_0 ,\sect_total[3]_i_7__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in,p_1_in,p_1_in,p_1_in}),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_9__0_n_0 ,\sect_total[3]_i_10__0_n_0 ,\sect_total[3]_i_11__0_n_0 ,\sect_total[3]_i_12__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in,p_1_in,p_1_in,p_1_in}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_13__0_n_0 ,\sect_total[3]_i_14__0_n_0 ,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in}));
  LUT6 #(
    .INIT(64'hF7F777F7A0000000)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(m_ready),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__4 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF77F75555)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(if_full_n),
        .I4(state),
        .I5(m_ready),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized1_8
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_16_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    last_sect_reg,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[79]_0 ,
    \data_p1_reg[79]_1 ,
    s_ready_t_reg_1,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    last_sect_reg_1,
    s_ready_t_reg_2,
    if_full_n,
    O,
    \sect_cnt_reg[48] ,
    \sect_cnt_reg[44] ,
    \sect_cnt_reg[40] ,
    \sect_cnt_reg[36] ,
    \sect_cnt_reg[32] ,
    \sect_cnt_reg[28] ,
    \sect_cnt_reg[24] ,
    \sect_cnt_reg[20] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[4] ,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    ost_ctrl_ready,
    \sect_total_buf_reg[19] ,
    m_axi_gmem_ARREADY,
    \sect_total_buf_reg[19]_0 ,
    \sect_total_buf_reg[19]_1 ,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_16_in;
  output next_req;
  output [0:0]E;
  output [51:0]D;
  output [61:0]Q;
  output single_sect__18;
  output last_sect_reg;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[79]_0 ;
  output [9:0]\data_p1_reg[79]_1 ;
  input s_ready_t_reg_1;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input s_ready_t_reg_2;
  input if_full_n;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[48] ;
  input [3:0]\sect_cnt_reg[44] ;
  input [3:0]\sect_cnt_reg[40] ;
  input [3:0]\sect_cnt_reg[36] ;
  input [3:0]\sect_cnt_reg[32] ;
  input [3:0]\sect_cnt_reg[28] ;
  input [3:0]\sect_cnt_reg[24] ;
  input [3:0]\sect_cnt_reg[20] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[4] ;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[19] ;
  input m_axi_gmem_ARREADY;
  input \sect_total_buf_reg[19]_0 ;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [65:0]\data_p2_reg[81]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [61:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [9:0]\data_p1_reg[79]_0 ;
  wire [9:0]\data_p1_reg[79]_1 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[1] ;
  wire [81:0]data_p2;
  wire [65:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire \end_from_4k[1]_i_2_n_0 ;
  wire \end_from_4k[1]_i_3_n_0 ;
  wire \end_from_4k[1]_i_4_n_0 ;
  wire \end_from_4k[1]_i_5_n_0 ;
  wire \end_from_4k[5]_i_2_n_0 ;
  wire \end_from_4k[5]_i_3_n_0 ;
  wire \end_from_4k[5]_i_4_n_0 ;
  wire \end_from_4k[5]_i_5_n_0 ;
  wire \end_from_4k[9]_i_2_n_0 ;
  wire \end_from_4k[9]_i_3_n_0 ;
  wire \end_from_4k[9]_i_4_n_0 ;
  wire \end_from_4k[9]_i_5_n_0 ;
  wire \end_from_4k_reg[1]_i_1_n_0 ;
  wire \end_from_4k_reg[1]_i_1_n_1 ;
  wire \end_from_4k_reg[1]_i_1_n_2 ;
  wire \end_from_4k_reg[1]_i_1_n_3 ;
  wire \end_from_4k_reg[5]_i_1_n_0 ;
  wire \end_from_4k_reg[5]_i_1_n_1 ;
  wire \end_from_4k_reg[5]_i_1_n_2 ;
  wire \end_from_4k_reg[5]_i_1_n_3 ;
  wire \end_from_4k_reg[9]_i_1_n_1 ;
  wire \end_from_4k_reg[9]_i_1_n_2 ;
  wire \end_from_4k_reg[9]_i_1_n_3 ;
  wire if_full_n;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire load_p1;
  wire m_axi_gmem_ARREADY;
  wire m_ready;
  wire next_req;
  wire [1:0]next_st__0;
  wire ost_ctrl_ready;
  wire p_16_in;
  wire [17:15]p_1_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[20] ;
  wire [3:0]\sect_cnt_reg[24] ;
  wire [3:0]\sect_cnt_reg[28] ;
  wire [3:0]\sect_cnt_reg[32] ;
  wire [3:0]\sect_cnt_reg[36] ;
  wire [3:0]\sect_cnt_reg[40] ;
  wire [3:0]\sect_cnt_reg[44] ;
  wire [3:0]\sect_cnt_reg[48] ;
  wire [3:0]\sect_cnt_reg[4] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000C400FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0000C43BFF008080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_16_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_1),
        .I3(req_handling_reg),
        .O(m_ready));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(s_ready_t_reg_1));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(s_ready_t_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[15],p_1_in[15]}),
        .O({\data_p1_reg[79]_1 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({p_1_in[15],p_1_in[15],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[79]_1 [5:2]),
        .S({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[79]_1 [9:6]),
        .S({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A020AAAAF030)) 
    \data_p1[81]_i_1 
       (.I0(m_ready),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_2),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_2 
       (.I0(p_1_in[15]),
        .I1(Q[1]),
        .O(\end_from_4k[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_3 
       (.I0(p_1_in[15]),
        .I1(Q[0]),
        .O(\end_from_4k[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_4 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_5 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\end_from_4k[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_2 
       (.I0(p_1_in[15]),
        .I1(Q[5]),
        .O(\end_from_4k[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_3 
       (.I0(p_1_in[15]),
        .I1(Q[4]),
        .O(\end_from_4k[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_4 
       (.I0(p_1_in[15]),
        .I1(Q[3]),
        .O(\end_from_4k[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_5 
       (.I0(p_1_in[15]),
        .I1(Q[2]),
        .O(\end_from_4k[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_2 
       (.I0(p_1_in[15]),
        .I1(Q[9]),
        .O(\end_from_4k[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_3 
       (.I0(p_1_in[15]),
        .I1(Q[8]),
        .O(\end_from_4k[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_4 
       (.I0(p_1_in[15]),
        .I1(Q[7]),
        .O(\end_from_4k[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_5 
       (.I0(p_1_in[15]),
        .I1(Q[6]),
        .O(\end_from_4k[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[1]_i_1_n_0 ,\end_from_4k_reg[1]_i_1_n_1 ,\end_from_4k_reg[1]_i_1_n_2 ,\end_from_4k_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O({\data_p1_reg[79]_0 [1:0],\NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\end_from_4k[1]_i_2_n_0 ,\end_from_4k[1]_i_3_n_0 ,\end_from_4k[1]_i_4_n_0 ,\end_from_4k[1]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[5]_i_1 
       (.CI(\end_from_4k_reg[1]_i_1_n_0 ),
        .CO({\end_from_4k_reg[5]_i_1_n_0 ,\end_from_4k_reg[5]_i_1_n_1 ,\end_from_4k_reg[5]_i_1_n_2 ,\end_from_4k_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O(\data_p1_reg[79]_0 [5:2]),
        .S({\end_from_4k[5]_i_2_n_0 ,\end_from_4k[5]_i_3_n_0 ,\end_from_4k[5]_i_4_n_0 ,\end_from_4k[5]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[9]_i_1 
       (.CI(\end_from_4k_reg[5]_i_1_n_0 ),
        .CO({\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED [3],\end_from_4k_reg[9]_i_1_n_1 ,\end_from_4k_reg[9]_i_1_n_2 ,\end_from_4k_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O(\data_p1_reg[79]_0 [9:6]),
        .S({\end_from_4k[9]_i_2_n_0 ,\end_from_4k[9]_i_3_n_0 ,\end_from_4k[9]_i_4_n_0 ,\end_from_4k[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(p_16_in),
        .I3(last_sect_reg_1),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1
       (.I0(p_16_in),
        .I1(last_sect_reg_1),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hAAAAFFAAAA2AFFFF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[19] ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\sect_total_buf_reg[19]_0 ),
        .I4(\sect_total_buf_reg[19]_1 ),
        .I5(req_handling_reg),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(\sect_cnt_reg[20] [3]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [1]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [2]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(\sect_cnt_reg[24] [3]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [0]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [1]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [2]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(\sect_cnt_reg[28] [3]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [0]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [1]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [2]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(\sect_cnt_reg[32] [3]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [0]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [1]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [2]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(\sect_cnt_reg[36] [3]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [0]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [1]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [2]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(\sect_cnt_reg[40] [3]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [0]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [1]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [2]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(\sect_cnt_reg[44] [3]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [0]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [1]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [2]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(\sect_cnt_reg[48] [3]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(O[0]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(\sect_cnt_reg[4] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(O[1]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_16_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(O[2]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1 
       (.I0(req_handling_reg),
        .I1(last_sect_reg_1),
        .I2(single_sect__18),
        .I3(p_16_in),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_3_0 [11]),
        .I1(\sect_total[19]_i_3_0 [10]),
        .I2(\sect_total[19]_i_3_0 [13]),
        .I3(\sect_total[19]_i_3_0 [12]),
        .I4(\sect_total[19]_i_4_n_0 ),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [14]),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [16]),
        .I3(\sect_total[19]_i_3_0 [17]),
        .I4(\sect_total[19]_i_3_0 [19]),
        .I5(\sect_total[19]_i_3_0 [18]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_6_n_0 ),
        .I1(\sect_total[19]_i_3_0 [2]),
        .I2(\sect_total[19]_i_3_0 [3]),
        .I3(\sect_total[19]_i_3_0 [0]),
        .I4(\sect_total[19]_i_3_0 [1]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [4]),
        .I1(\sect_total[19]_i_3_0 [5]),
        .I2(\sect_total[19]_i_3_0 [6]),
        .I3(\sect_total[19]_i_3_0 [7]),
        .I4(\sect_total[19]_i_3_0 [9]),
        .I5(\sect_total[19]_i_3_0 [8]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[15]),
        .I1(Q[4]),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[15]),
        .I1(Q[3]),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[15]),
        .I1(Q[2]),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[15]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[15]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(p_1_in[15]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\sect_total[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[15]),
        .I1(Q[9]),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[15]),
        .I1(Q[8]),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[15]),
        .I1(Q[7]),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[15]),
        .I1(Q[6]),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[15]),
        .I1(Q[5]),
        .O(\sect_total[3]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[15],p_1_in[15],p_1_in[15],p_1_in[15]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 ,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hFF777F77A0000000)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(m_ready),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_2),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FDFDFDF5F5FDFD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(m_ready),
        .I3(if_full_n),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(s_ready_t_reg_1));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(s_ready_t_reg_1));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    m_axi_gmem_AWVALID,
    \aggressive_gen.last_cnt_reg[3] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    \aggressive_gen.req_en ,
    if_empty_n_0,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output \aggressive_gen.rs_req_ready ;
  output m_axi_gmem_AWVALID;
  output \aggressive_gen.last_cnt_reg[3] ;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \aggressive_gen.req_en ;
  input if_empty_n_0;
  input m_axi_gmem_AWREADY;
  input [3:0]Q;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.last_cnt_reg[3] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__4_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__4
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWREADY),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\aggressive_gen.last_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__4 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_reg_slice" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_2_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_2_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next_st__0;
  wire p_2_in;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_BVALID),
        .I1(p_2_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_2_in),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(p_2_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_2_in),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(p_2_in),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl
   (re,
    \fifo_depth_gt1_gen.dout_reg[64]_0 ,
    \fifo_depth_gt1_gen.dout_reg[64]_1 ,
    \fifo_depth_gt1_gen.full_n_reg ,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    we,
    in,
    raddr,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_2 );
  output re;
  output \fifo_depth_gt1_gen.dout_reg[64]_0 ;
  output [64:0]\fifo_depth_gt1_gen.dout_reg[64]_1 ;
  output \fifo_depth_gt1_gen.full_n_reg ;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input we;
  input [63:0]in;
  input [2:0]raddr;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;

  wire AWREADY_Dummy;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[64]_0 ;
  wire [64:0]\fifo_depth_gt1_gen.dout_reg[64]_1 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][64]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ;
  wire [63:0]in;
  wire [2:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[64]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [10]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [11]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [12]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [13]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [14]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [15]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [16]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [17]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [18]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [19]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [20]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [21]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [22]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [23]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [24]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [25]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [26]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [27]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [28]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [29]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [30]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [31]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [32]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [33]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [34]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [35]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [36]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [37]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [38]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [39]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [40]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [41]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [42]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [43]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [44]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [45]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [46]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [47]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [48]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [49]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [50]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [51]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [52]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [53]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [54]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [55]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [56]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [57]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [58]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [59]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [5]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [60]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [61]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [62]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [63]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][64]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [64]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [6]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [7]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [8]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[64]_1 [9]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][64]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[64]_1 [64]),
        .O(\fifo_depth_gt1_gen.dout_reg[64]_0 ));
  LUT6 #(
    .INIT(64'h88F8F8F800F0F0F0)) 
    tmp_valid_i_1__0
       (.I0(wrsp_ready),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(AWREADY_Dummy),
        .I5(\fifo_depth_gt1_gen.dout_reg[64]_1 [64]),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl_1
   (re,
    we,
    \fifo_depth_gt1_gen.dout_reg[80]_0 ,
    \fifo_depth_gt1_gen.dout_reg[80]_1 ,
    \fifo_depth_gt1_gen.dout_reg[63]_0 ,
    ARREADY_Dummy,
    tmp_valid_reg,
    tmp_valid_reg_0,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    first_iter_0_reg_260,
    Q,
    \fifo_depth_gt1_gen.dout_reg[80]_2 ,
    \fifo_depth_gt1_gen.dout_reg[63]_1 ,
    raddr,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_2 );
  output re;
  output we;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[80]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[80]_1 ;
  output [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input first_iter_0_reg_260;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.dout_reg[80]_2 ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_1 ;
  input [2:0]raddr;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;

  wire ARREADY_Dummy;
  wire [0:0]Q;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[80]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[80]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[80]_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][80]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ;
  wire first_iter_0_reg_260;
  wire [2:0]raddr;
  wire re;
  wire [80:80]rreq_pack;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;

  LUT5 #(
    .INIT(32'h8FFF0000)) 
    \fifo_depth_gt1_gen.dout[80]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [10]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [11]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [12]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [13]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [14]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [15]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [16]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [17]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [18]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [19]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [20]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [21]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [22]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [23]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [24]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [25]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [26]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [27]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [28]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [29]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [30]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [31]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [32]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [33]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [34]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [35]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [36]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [37]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [38]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [39]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [40]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [41]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [42]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [43]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [44]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [45]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [46]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [47]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [48]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [49]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [50]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [51]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [52]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [53]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [54]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [55]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [56]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [57]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [58]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [59]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [5]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [60]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [61]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [62]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [63]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [6]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [7]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[80] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][80]_srl6_n_0 ),
        .Q(rreq_pack),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [8]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[63]_0 [9]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1 
       (.I0(first_iter_0_reg_260),
        .I1(Q),
        .I2(\fifo_depth_gt1_gen.dout_reg[80]_2 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][80]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][80]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][80]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_1 [9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(rreq_pack),
        .O(\fifo_depth_gt1_gen.dout_reg[80]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    tmp_valid_i_1
       (.I0(rreq_pack),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(tmp_valid_reg),
        .O(\fifo_depth_gt1_gen.dout_reg[80]_1 ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized1
   (\ap_CS_fsm_reg[9] ,
    tmp_valid_reg,
    E,
    \fifo_depth_gt1_gen.mOutPtr_reg[3] ,
    D,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[1]_0 ,
    tmp_valid_reg_0,
    \data_p1_reg[23] ,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg ,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.data_buf_reg[16] ,
    Q,
    I_CH0_RVALID,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.offset_valid ,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    \fifo_srl_gen.raddr1__0 ,
    dout_vld_reg,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    \fifo_depth_gt1_gen.dout_reg[3]_2 ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    p_18_in,
    \fifo_depth_gt1_gen.dout_reg[3]_3 ,
    \fifo_depth_gt1_gen.dout_reg[1]_1 ,
    ap_rst_n,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_0 );
  output \ap_CS_fsm_reg[9] ;
  output tmp_valid_reg;
  output [0:0]E;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  output [3:0]D;
  output [2:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.dout_reg[1]_0 ;
  output [0:0]tmp_valid_reg_0;
  output [7:0]\data_p1_reg[23] ;
  output [1:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input [0:0]Q;
  input I_CH0_RVALID;
  input [0:0]\bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.offset_valid ;
  input \fifo_depth_gt1_gen.full_n_reg_1 ;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  input \fifo_srl_gen.raddr1__0 ;
  input dout_vld_reg;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [16:0]\fifo_depth_gt1_gen.dout_reg[3]_2 ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input p_18_in;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[3]_3 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[1]_1 ;
  input ap_rst_n;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire I_CH0_RVALID;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.offset_valid ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [7:0]\data_p1_reg[23] ;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[1]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[1]_1 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire [16:0]\fifo_depth_gt1_gen.dout_reg[3]_2 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire [2:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__0 ;
  wire p_18_in;
  wire pop__1;
  wire re;
  wire tmp_valid_reg;
  wire [0:0]tmp_valid_reg_0;

  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_2 [16]),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .I5(\bus_wide_gen.split_cnt__5 [1]),
        .O(\fifo_depth_gt1_gen.dout_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF7F000000800000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_2 [16]),
        .I3(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I4(p_18_in),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [0]),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [8]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [1]),
        .I2(\bus_wide_gen.data_buf_reg[17] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [9]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [2]),
        .I2(\bus_wide_gen.data_buf_reg[18] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [10]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [3]),
        .I2(\bus_wide_gen.data_buf_reg[19] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [11]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [4]),
        .I2(\bus_wide_gen.data_buf_reg[20] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [12]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [5]),
        .I2(\bus_wide_gen.data_buf_reg[21] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [13]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [6]),
        .I2(\bus_wide_gen.data_buf_reg[22] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [14]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [7]),
        .I2(\bus_wide_gen.data_buf_reg[23] ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [15]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\data_p1_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_1 ),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFAAAAAA)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(Q),
        .I2(I_CH0_RVALID),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(\bus_wide_gen.offset_valid ),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_18_in),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(p_18_in),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFF08FF00FF00FF00)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.offset_valid ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT6 #(
    .INIT(64'hF0F8F0F0F0F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.offset_valid ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_2 [16]),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 [16]),
        .I2(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] ));
  LUT6 #(
    .INIT(64'h3FFF80003FFFC000)) 
    \fifo_depth_gt1_gen.full_n_i_1__0 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg ),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg ),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg ),
        .O(tmp_valid_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3 
       (.I0(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ),
        .I1(dout_vld_reg),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 [16]),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(pop__1));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(ARREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[1]_1 ),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[1]_1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4_n_0 ),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(dout_vld_reg),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [1]));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    \fifo_srl_gen.raddr[3]_i_1 
       (.I0(\fifo_srl_gen.raddr1__0 ),
        .I1(dout_vld_reg),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(ARREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.full_n_reg ),
        .I5(re),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2 
       (.I0(dout_vld_reg),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [2]));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized11
   (re,
    we,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.dout_reg[2]_0 ,
    \fifo_depth_gt1_gen.dout_reg[67]_1 ,
    AWVALID_Dummy,
    in,
    Q,
    ap_clk,
    SR);
  output re;
  output we;
  output [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  input AWVALID_Dummy;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  wire [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.dout[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[2]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[67]_1 ),
        .I1(AWVALID_Dummy),
        .O(we));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized13
   (E,
    \aggressive_gen.req_en ,
    dout_vld_reg,
    \len_cnt_reg[7] ,
    D,
    we,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    re,
    \aggressive_gen.data_en ,
    WVALID_Dummy_reg,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.flying_req_reg ,
    Q,
    \aggressive_gen.last_cnt_reg[1] ,
    \aggressive_gen.last_cnt_reg[1]_0 ,
    WVALID_Dummy,
    if_empty_n,
    in,
    \aggressive_gen.last_cnt_reg[4] ,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem_WREADY,
    \aggressive_gen.flying_req_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [0:0]E;
  output \aggressive_gen.req_en ;
  output dout_vld_reg;
  output \len_cnt_reg[7] ;
  output [3:0]D;
  output we;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output re;
  output \aggressive_gen.data_en ;
  output [0:0]WVALID_Dummy_reg;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.flying_req_reg ;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1] ;
  input \aggressive_gen.last_cnt_reg[1]_0 ;
  input WVALID_Dummy;
  input if_empty_n;
  input [36:0]in;
  input [4:0]\aggressive_gen.last_cnt_reg[4] ;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem_WREADY;
  input \aggressive_gen.flying_req_reg_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4_n_0 ;
  wire \aggressive_gen.last_cnt_reg[1] ;
  wire \aggressive_gen.last_cnt_reg[1]_0 ;
  wire [4:0]\aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem_WREADY;
  wire p_8_in;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \aggressive_gen.flying_req_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(p_8_in),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \aggressive_gen.last_cnt[1]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I3(\aggressive_gen.last_cnt_reg[1] ),
        .I4(in[36]),
        .I5(\aggressive_gen.last_cnt_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \aggressive_gen.last_cnt[2]_i_1 
       (.I0(p_8_in),
        .I1(we),
        .I2(in[36]),
        .I3(\aggressive_gen.last_cnt_reg[4] [0]),
        .I4(\aggressive_gen.last_cnt_reg[4] [2]),
        .I5(\aggressive_gen.last_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \aggressive_gen.last_cnt[3]_i_1 
       (.I0(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I1(\aggressive_gen.last_cnt_reg[4] [1]),
        .I2(\aggressive_gen.last_cnt_reg[4] [3]),
        .I3(\aggressive_gen.last_cnt_reg[4] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \aggressive_gen.last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \aggressive_gen.last_cnt[4]_i_2 
       (.I0(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I1(\aggressive_gen.last_cnt_reg[4] [1]),
        .I2(\aggressive_gen.last_cnt_reg[4] [2]),
        .I3(\aggressive_gen.last_cnt_reg[4] [4]),
        .I4(\aggressive_gen.last_cnt_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \aggressive_gen.last_cnt[4]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(\aggressive_gen.data_en ),
        .I3(m_axi_gmem_WREADY),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h22222222B2222222)) 
    \aggressive_gen.last_cnt[4]_i_4 
       (.I0(\aggressive_gen.last_cnt_reg[4] [0]),
        .I1(\aggressive_gen.last_cnt_reg[4] [1]),
        .I2(in[36]),
        .I3(\aggressive_gen.last_cnt_reg[1] ),
        .I4(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I5(p_8_in),
        .O(\aggressive_gen.last_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[31]_i_1 
       (.I0(\aggressive_gen.flying_req_reg ),
        .I1(m_axi_gmem_WREADY),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.fifo_valid ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \fifo_depth_gt1_gen.dout[3]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I4(WVALID_Dummy),
        .I5(if_empty_n),
        .O(\len_cnt_reg[7] ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3 
       (.I0(\aggressive_gen.last_cnt_reg[1] ),
        .I1(\aggressive_gen.last_cnt_reg[1]_0 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(\aggressive_gen.last_cnt_reg[4] [2]),
        .I1(\aggressive_gen.last_cnt_reg[4] [1]),
        .I2(\aggressive_gen.last_cnt_reg[4] [4]),
        .I3(\aggressive_gen.last_cnt_reg[4] [3]),
        .I4(\aggressive_gen.last_cnt_reg[4] [0]),
        .O(\aggressive_gen.data_en ));
  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \state[0]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(m_axi_gmem_WREADY),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(\aggressive_gen.flying_req_reg_0 ),
        .I5(\aggressive_gen.last_cnt_reg[4] [0]),
        .O(\aggressive_gen.req_en ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized3
   (\fifo_depth_gt1_gen.full_n_reg ,
    we,
    re,
    p_62_in,
    p_66_in,
    \bus_wide_gen.offset_pack_reg_reg[30] ,
    \fifo_depth_gt1_gen.dout_reg[33]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    AWREADY_Dummy,
    S,
    Q,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    \fifo_depth_gt1_gen.dout_reg[0]_4 ,
    \fifo_depth_gt1_gen.dout_reg[0]_5 ,
    \fifo_depth_gt1_gen.dout_reg[0]_6 ,
    \fifo_depth_gt1_gen.dout_reg[0]_7 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.len_cnt_buf_reg[29] ,
    \fifo_depth_gt1_gen.dout_reg[33]_1 ,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_8 );
  output \fifo_depth_gt1_gen.full_n_reg ;
  output we;
  output re;
  output p_62_in;
  output p_66_in;
  output \bus_wide_gen.offset_pack_reg_reg[30] ;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input AWREADY_Dummy;
  input [2:0]S;
  input [1:0]Q;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input [1:0]\bus_wide_gen.len_cnt_buf_reg[29] ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_8 ;

  wire [31:2]ARG;
  wire AWREADY_Dummy;
  wire [1:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [1:0]\bus_wide_gen.len_cnt_buf_reg[29] ;
  wire \bus_wide_gen.offset_pack_reg_reg[30] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_8 ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire [31:30]if_din;
  wire if_empty_n_0;
  wire p_62_in;
  wire p_66_in;
  wire re;
  wire we;
  wire wrsp_ready;
  wire [1:0]\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \bus_wide_gen.len_cnt_buf[0]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .O(p_62_in));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.len_cnt_buf[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_buf_reg[29] [0]),
        .I1(\bus_wide_gen.len_cnt_buf_reg[29] [1]),
        .O(\bus_wide_gen.offset_pack_reg_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.pad_oh_reg[1]_i_3 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .O(p_66_in));
  LUT6 #(
    .INIT(64'hE0FFFFFF00000000)) 
    \fifo_depth_gt1_gen.dout[33]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_7 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [10]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [11]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [12]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [13]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [14]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [15]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [16]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [17]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [18]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [19]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [20]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [21]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [22]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [23]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [24]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [25]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [26]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [27]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [28]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [29]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [30]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [31]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [32]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [33]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [5]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [6]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [7]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [8]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [9]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_8 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8F000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I3(if_empty_n_0),
        .I4(wrsp_ready),
        .O(we));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(AWREADY_Dummy),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S[2],S[2]}),
        .O({ARG[3:2],\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_O_UNCONNECTED [1:0]}),
        .S({S[2],S}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[15:12]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[19:16]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[23:20]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[27:24]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[31:28]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[7:4]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1 
       (.I0(Q[0]),
        .I1(S[2]),
        .O(if_din[30]));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_i_1 
       (.I0(Q[0]),
        .I1(S[2]),
        .I2(Q[1]),
        .O(if_din[31]));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[11:8]),
        .S({S[2],S[2],S[2],S[2]}));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_1 [3]),
        .CE(\fifo_depth_gt1_gen.full_n_reg ),
        .CLK(ap_clk),
        .D(ARG[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.mOutPtr_reg[3] ,
    D,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    we,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    Q,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_srl_gen.raddr_reg[3] ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.mOutPtr_reg[4] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ,
    AWREADY_Dummy,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_2 ,
    dout_vld_reg,
    \fifo_srl_gen.raddr1__3 ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    wrsp_valid);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  output [3:0]D;
  output [2:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.empty_n_reg_1 ;
  input we;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_srl_gen.raddr_reg[3] ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  input AWREADY_Dummy;
  input [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_2 ;
  input dout_vld_reg;
  input \fifo_srl_gen.raddr1__3 ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input wrsp_valid;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [2:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_2 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__3 ;
  wire \fifo_srl_gen.raddr_reg[3] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  wire if_empty_n_0;
  wire last_resp;
  wire pop__1;
  wire re;
  wire we;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(dout_vld_reg_1),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(dout_vld_reg_0),
        .I5(last_resp),
        .O(\fifo_depth_gt1_gen.empty_n_reg_1 ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__0 
       (.I0(last_resp),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h6A6AAA6AAA6AAA6A)) 
    \fifo_depth_gt1_gen.empty_n_i_1__5 
       (.I0(re),
        .I1(\fifo_srl_gen.raddr_reg[3] ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I5(AWREADY_Dummy),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_2 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [2]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_2 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg[3] ),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I4(AWREADY_Dummy),
        .I5(re),
        .O(pop__1));
  LUT4 #(
    .INIT(16'h2A80)) 
    \fifo_depth_gt1_gen.full_n_i_1__4 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ),
        .I1(\fifo_srl_gen.raddr_reg[3]_0 ),
        .I2(\fifo_srl_gen.raddr_reg[3] ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_2 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [2]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_2 [4]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_2 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_2 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_2 [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_2 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_2 [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_2 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_2 [4]),
        .O(D[3]));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(Q[1]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__2 
       (.I0(dout_vld_reg),
        .I1(pop__1),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__2 
       (.I0(\fifo_srl_gen.raddr1__3 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[3] ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \fifo_srl_gen.raddr[3]_i_2__2 
       (.I0(dout_vld_reg),
        .I1(pop__1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\fifo_depth_gt1_gen.empty_n_reg [2]));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5_3
   (last_resp,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    sel,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    ost_ctrl_valid,
    \fifo_srl_gen.raddr_reg[3] ,
    \fifo_srl_gen.raddr1__8 ,
    dout_vld_reg,
    ursp_ready,
    wrsp_type,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input sel;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input ost_ctrl_valid;
  input \fifo_srl_gen.raddr_reg[3] ;
  input \fifo_srl_gen.raddr1__8 ;
  input dout_vld_reg;
  input ursp_ready;
  input wrsp_type;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__8 ;
  wire \fifo_srl_gen.raddr_reg[3] ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire re;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__12
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_type),
        .I5(ursp_ready),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__1 
       (.I0(ursp_ready),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT4 #(
    .INIT(16'h2A80)) 
    \fifo_depth_gt1_gen.full_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(ost_ctrl_valid),
        .I2(\fifo_srl_gen.raddr_reg[3] ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__4 
       (.I0(\fifo_srl_gen.raddr1__8 ),
        .I1(dout_vld_reg),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[3] ),
        .I4(re),
        .O(E));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized5_9
   (din,
    we_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    re,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input we_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input re;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire if_dout;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire ost_ctrl_info;
  wire re;
  wire we_0;

  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(if_dout),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(if_dout),
        .O(din));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_srl" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_srl__parameterized9
   (ap_rst_n_0,
    E,
    dout_vld_reg,
    full_n0,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    WVALID_Dummy_reg,
    ap_rst_n,
    AWVALID_Dummy,
    AWREADY_Dummy_1,
    \fifo_srl_gen.raddr_reg[3] ,
    ost_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg ,
    ost_ctrl_valid,
    Q,
    \fifo_srl_gen.raddr1__5 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_depth_gt1_gen.dout[3]_i_2_0 ,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    sel,
    in,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output full_n0;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input AWVALID_Dummy;
  input AWREADY_Dummy_1;
  input \fifo_srl_gen.raddr_reg[3] ;
  input ost_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input ost_ctrl_valid;
  input [0:0]Q;
  input \fifo_srl_gen.raddr1__5 ;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input [5:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input sel;
  input [3:0]in;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [5:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__5 ;
  wire \fifo_srl_gen.raddr_reg[3] ;
  wire full_n0;
  wire if_read6_out;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(if_read6_out),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(if_read6_out),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \fifo_depth_gt1_gen.dout[3]_i_1__0 
       (.I0(if_read6_out),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \fifo_depth_gt1_gen.dout[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [1]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ),
        .O(if_read6_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [0]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [3]),
        .I4(\fifo_depth_gt1_gen.dout[3]_i_2_0 [4]),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_2_0 [5]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h3F803FC0)) 
    \fifo_depth_gt1_gen.full_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(ost_ctrl_valid),
        .I2(\fifo_srl_gen.raddr_reg[3] ),
        .I3(dout_vld_reg),
        .I4(Q),
        .O(full_n0));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAAAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__4 
       (.I0(dout_vld_reg),
        .I1(AWVALID_Dummy),
        .I2(AWREADY_Dummy_1),
        .I3(\fifo_srl_gen.raddr_reg[3] ),
        .I4(ost_resp_ready),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .O(E));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__3 
       (.I0(\fifo_srl_gen.raddr1__5 ),
        .I1(dout_vld_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[3] ),
        .I4(dout_vld_reg),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(if_read6_out),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_store" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_store
   (if_full_n,
    wrsp_type,
    ursp_ready,
    AWLEN_Dummy,
    \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ,
    p_61_in,
    tmp_valid_reg_0,
    WVALID_Dummy,
    \bus_wide_gen.offset_valid_reg_0 ,
    \icmp_ln708_reg_274_reg[0] ,
    ap_NS_fsm1,
    D,
    CO,
    \dst_row_16_fu_128_reg[31] ,
    \row4_fu_116_reg[0] ,
    dout_vld_reg,
    \ap_CS_fsm_reg[22] ,
    \select_ln65_reg_644_reg[4] ,
    \tmp_addr_reg[63]_0 ,
    tmp_valid_reg_1,
    p_0_in22_in,
    p_0_in26_in,
    p_0_in30_in,
    p_2_in,
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ,
    ap_clk,
    \fifo_depth_gt1_gen.empty_n_reg ,
    E,
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ,
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ,
    \bus_wide_gen.data_valid_reg_0 ,
    \icmp_ln708_reg_274_reg[0]_0 ,
    select_ln65_reg_644,
    Q,
    ap_start,
    I_CH0_ARREADY,
    first_iter_0_reg_260,
    and_ln77_reg_687,
    and_ln82_reg_716,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done,
    \ap_CS_fsm_reg[22]_0 ,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    \fifo_depth_gt1_gen.dout_reg[63]_0 ,
    tmp_fu_405_p4,
    \ap_CS_fsm_reg[22]_1 ,
    mem_reg,
    mem_reg_0,
    AWREADY_Dummy,
    ap_rst_n,
    row4_fu_116,
    add_ln689_fu_124,
    trunc_ln77_reg_664,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_buf_reg[29]_0 ,
    if_empty_n,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    out_TOP_WREADY,
    last_resp,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    need_wrsp);
  output if_full_n;
  output wrsp_type;
  output ursp_ready;
  output [0:0]AWLEN_Dummy;
  output [3:0]\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ;
  output p_61_in;
  output tmp_valid_reg_0;
  output WVALID_Dummy;
  output \bus_wide_gen.offset_valid_reg_0 ;
  output \icmp_ln708_reg_274_reg[0] ;
  output ap_NS_fsm1;
  output [7:0]D;
  output [0:0]CO;
  output [0:0]\dst_row_16_fu_128_reg[31] ;
  output \row4_fu_116_reg[0] ;
  output dout_vld_reg;
  output [0:0]\ap_CS_fsm_reg[22] ;
  output \select_ln65_reg_644_reg[4] ;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [0:0]tmp_valid_reg_1;
  output p_0_in22_in;
  output p_0_in26_in;
  output p_0_in30_in;
  output p_2_in;
  output [31:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.empty_n_reg ;
  input [0:0]E;
  input [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  input [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \icmp_ln708_reg_274_reg[0]_0 ;
  input [7:0]select_ln65_reg_644;
  input [10:0]Q;
  input ap_start;
  input I_CH0_ARREADY;
  input first_iter_0_reg_260;
  input and_ln77_reg_687;
  input and_ln82_reg_716;
  input \ap_CS_fsm_reg[0] ;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  input \ap_CS_fsm_reg[22]_0 ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  input [24:0]tmp_fu_405_p4;
  input [24:0]\ap_CS_fsm_reg[22]_1 ;
  input [7:0]mem_reg;
  input [7:0]mem_reg_0;
  input AWREADY_Dummy;
  input ap_rst_n;
  input [0:0]row4_fu_116;
  input [0:0]add_ln689_fu_124;
  input trunc_ln77_reg_664;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  input if_empty_n;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input out_TOP_WREADY;
  input last_resp;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input need_wrsp;

  wire [0:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire [63:0]I_CH0_AWADDR;
  wire [10:0]Q;
  wire [0:0]SHIFT_LEFT3;
  wire WVALID_Dummy;
  wire [0:0]add_ln689_fu_124;
  wire and_ln77_reg_687;
  wire and_ln82_reg_716;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire [24:0]\ap_CS_fsm_reg[22]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire \bus_wide_gen.data_buf049_out ;
  wire \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[0].data_buf[7]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ;
  wire [31:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  wire [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ;
  wire [3:0]\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire [1:0]\bus_wide_gen.head_offset ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_beat_set_i_10_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_17_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_10_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_11_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_8_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_9_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_buf_reg ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[28] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[29] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.single_beat ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_39 ;
  wire \bus_wide_gen.wreq_offset_n_40 ;
  wire \bus_wide_gen.wreq_offset_n_41 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire [1:0]din;
  wire dout_vld_reg;
  wire [0:0]\dst_row_16_fu_128_reg[31] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire first_iter_0_reg_260;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire \icmp_ln708_reg_274_reg[0] ;
  wire \icmp_ln708_reg_274_reg[0]_0 ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_full_n;
  wire if_read57_out;
  wire last_resp;
  wire [7:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in30_in;
  wire p_2_in;
  wire p_61_in;
  wire p_62_in;
  wire p_66_in;
  wire [0:0]row4_fu_116;
  wire \row4_fu_116_reg[0] ;
  wire [7:0]select_ln65_reg_644;
  wire \select_ln65_reg_644_reg[4] ;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [24:0]tmp_fu_405_p4;
  wire tmp_valid_reg_0;
  wire [0:0]tmp_valid_reg_1;
  wire trunc_ln77_reg_664;
  wire ursp_ready;
  wire [8:0]wdata_pack;
  wire we;
  wire we_0;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED ;

  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized6 buff_wdata
       (.D({D[5],D[3]}),
        .E(\bus_wide_gen.data_buf049_out ),
        .Q(Q[7:5]),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_wdata_n_76),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] ({\bus_wide_gen.head_offset ,din}),
        .\bus_wide_gen.data_valid_reg (p_61_in),
        .\bus_wide_gen.first_beat_set_reg (buff_wdata_n_75),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.first_beat_set_reg_1 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_beat_set_reg_2 (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_pad_reg (buff_wdata_n_79),
        .\bus_wide_gen.last_beat_set (\bus_wide_gen.last_beat_set ),
        .\bus_wide_gen.len_cnt_buf_reg[29] (\bus_wide_gen.len_cnt_buf_reg[29]_0 ),
        .\bus_wide_gen.len_cnt_buf_reg[29]_0 (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[33] (\bus_wide_gen.offset_valid_reg_0 ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.single_beat0 ),
        .\bus_wide_gen.offset_valid_reg_0 (buff_wdata_n_74),
        .\bus_wide_gen.offset_valid_reg_1 (buff_wdata_n_77),
        .\bus_wide_gen.offset_valid_reg_2 (buff_wdata_n_78),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_2 (\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout(wdata_pack),
        .\fifo_depth_gt1_gen.dout_reg[63] (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (\fifo_depth_gt1_gen.dout_reg[63]_0 ),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_WREADY(gmem_WREADY),
        .if_empty_n(if_empty_n),
        .in(I_CH0_AWADDR),
        .mem_reg(\fifo_depth_gt1_gen.empty_n_reg ),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in26_in(p_0_in26_in),
        .p_0_in30_in(p_0_in30_in),
        .p_62_in(p_62_in),
        .p_66_in(p_66_in),
        .we(we));
  LUT5 #(
    .INIT(32'hDDDDDDFD)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[0].data_buf[7]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ),
        .I3(din[1]),
        .I4(din[0]),
        .O(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(\bus_wide_gen.head_offset [0]),
        .I1(\bus_wide_gen.head_offset [1]),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.data_gen[0].data_buf[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000000000000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_4 
       (.I0(din[0]),
        .I1(din[1]),
        .I2(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.single_beat_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [2]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [3]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [4]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [5]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [6]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [7]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF5DFFFF5D5D5D5D)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ),
        .I3(\bus_wide_gen.head_offset [1]),
        .I4(\bus_wide_gen.head_offset [0]),
        .I5(\bus_wide_gen.data_gen[0].data_buf[7]_i_3_n_0 ),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(din[0]),
        .I1(din[1]),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [10]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [11]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [12]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [13]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [14]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [15]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [8]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [9]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [1]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD5DFFFFDD5DDD5D)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ),
        .I2(din[0]),
        .I3(din[1]),
        .I4(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ),
        .I5(\bus_wide_gen.data_gen[0].data_buf[7]_i_3_n_0 ),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.head_offset [0]),
        .I1(\bus_wide_gen.head_offset [1]),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [16]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [17]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [18]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [19]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [20]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [21]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [22]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [23]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [2]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[0].data_buf[7]_i_4_n_0 ),
        .O(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [24]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [25]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [26]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [27]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [28]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [29]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [30]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 [31]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_1 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [3]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_0 ),
        .Q(WVALID_Dummy),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_75),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_74),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h0005050533050505)) 
    \bus_wide_gen.last_beat_set_i_10 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [24]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [25]),
        .I3(\bus_wide_gen.offset_valid_reg_0 ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .O(\bus_wide_gen.last_beat_set_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0005050533050505)) 
    \bus_wide_gen.last_beat_set_i_11 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [26]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [27]),
        .I3(\bus_wide_gen.offset_valid_reg_0 ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .O(\bus_wide_gen.last_beat_set_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.last_beat_set_i_12 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \bus_wide_gen.last_beat_set_i_13 
       (.I0(\bus_wide_gen.last_beat_set_i_17_n_0 ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [2]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [3]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .I4(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.last_beat_set_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0005050533050505)) 
    \bus_wide_gen.last_beat_set_i_14 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [8]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [9]),
        .I3(\bus_wide_gen.offset_valid_reg_0 ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .O(\bus_wide_gen.last_beat_set_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0005050533050505)) 
    \bus_wide_gen.last_beat_set_i_15 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [14]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [15]),
        .I3(\bus_wide_gen.offset_valid_reg_0 ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .O(\bus_wide_gen.last_beat_set_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0005050533050505)) 
    \bus_wide_gen.last_beat_set_i_16 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [22]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [23]),
        .I3(\bus_wide_gen.offset_valid_reg_0 ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .O(\bus_wide_gen.last_beat_set_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \bus_wide_gen.last_beat_set_i_17 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [4]),
        .I1(\bus_wide_gen.len_cnt_buf_reg [5]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [6]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.last_beat_set_i_2 
       (.I0(\bus_wide_gen.last_beat_set_i_3_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8_n_0 ),
        .O(\bus_wide_gen.last_beat_set ));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \bus_wide_gen.last_beat_set_i_3 
       (.I0(\bus_wide_gen.last_beat_set_i_9_n_0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I2(p_66_in),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [18]),
        .O(\bus_wide_gen.last_beat_set_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \bus_wide_gen.last_beat_set_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [29]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [28]),
        .I5(\bus_wide_gen.last_beat_set_i_10_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \bus_wide_gen.last_beat_set_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [21]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [20]),
        .I5(\bus_wide_gen.last_beat_set_i_11_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \bus_wide_gen.last_beat_set_i_6 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I4(\bus_wide_gen.last_beat_set_i_12_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_13_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \bus_wide_gen.last_beat_set_i_7 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [11]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [10]),
        .I5(\bus_wide_gen.last_beat_set_i_14_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \bus_wide_gen.last_beat_set_i_8 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [13]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [12]),
        .I5(\bus_wide_gen.last_beat_set_i_15_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \bus_wide_gen.last_beat_set_i_9 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I1(p_66_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [17]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [16]),
        .I5(\bus_wide_gen.last_beat_set_i_16_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_9_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_76),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_10 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_11 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_8 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [3]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_9 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [2]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [15]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [14]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [13]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [12]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [18]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [23]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [22]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [21]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [20]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [27]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [26]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [29]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [28]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [6]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [5]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [4]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [11]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [10]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [9]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [8]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [0]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[0]_i_8_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_9_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_10_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_11_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [10]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [11]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [12]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [13]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [14]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [15]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [16]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [17]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [18]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [19]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [1]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [20]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [21]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [22]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [23]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [24]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [25]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [26]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [27]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [28]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [29]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [2]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [3]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [4]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [5]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [6]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [7]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [8]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [9]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_41 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_40 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_39 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(din[0]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(din[1]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.head_offset [0]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_8 ),
        .Q(\bus_wide_gen.head_offset [1]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_7 ),
        .Q(\bus_wide_gen.offset_valid_reg_0 ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(\bus_wide_gen.head_offset [0]),
        .I1(\bus_wide_gen.head_offset [1]),
        .O(\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_79),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_78),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_77),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_39 ),
        .I1(\bus_wide_gen.wreq_offset_n_38 ),
        .I2(\bus_wide_gen.wreq_offset_n_41 ),
        .I3(\bus_wide_gen.wreq_offset_n_40 ),
        .I4(\bus_wide_gen.wreq_offset_n_36 ),
        .I5(\bus_wide_gen.wreq_offset_n_37 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_21 ),
        .I1(\bus_wide_gen.wreq_offset_n_20 ),
        .I2(\bus_wide_gen.wreq_offset_n_23 ),
        .I3(\bus_wide_gen.wreq_offset_n_22 ),
        .I4(\bus_wide_gen.wreq_offset_n_18 ),
        .I5(\bus_wide_gen.wreq_offset_n_19 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_15 ),
        .I1(\bus_wide_gen.wreq_offset_n_14 ),
        .I2(\bus_wide_gen.wreq_offset_n_17 ),
        .I3(\bus_wide_gen.wreq_offset_n_16 ),
        .I4(\bus_wide_gen.wreq_offset_n_12 ),
        .I5(\bus_wide_gen.wreq_offset_n_13 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_33 ),
        .I1(\bus_wide_gen.wreq_offset_n_32 ),
        .I2(\bus_wide_gen.wreq_offset_n_35 ),
        .I3(\bus_wide_gen.wreq_offset_n_34 ),
        .I4(\bus_wide_gen.wreq_offset_n_30 ),
        .I5(\bus_wide_gen.wreq_offset_n_31 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_27 ),
        .I1(\bus_wide_gen.wreq_offset_n_26 ),
        .I2(\bus_wide_gen.wreq_offset_n_29 ),
        .I3(\bus_wide_gen.wreq_offset_n_28 ),
        .I4(\bus_wide_gen.wreq_offset_n_24 ),
        .I5(\bus_wide_gen.wreq_offset_n_25 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized8 \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(\tmp_addr_reg[63]_0 [1:0]),
        .S({AWLEN_Dummy,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 }),
        .ap_clk(ap_clk),
        .\bus_wide_gen.len_cnt_buf_reg[29] (din),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[30] (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\data_p2_reg[81] (tmp_valid_reg_0),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_7 ),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\bus_wide_gen.offset_valid_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (p_61_in),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[33] ({\bus_wide_gen.wreq_offset_n_8 ,\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 ,\bus_wide_gen.wreq_offset_n_39 ,\bus_wide_gen.wreq_offset_n_40 ,\bus_wide_gen.wreq_offset_n_41 }),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .if_empty_n_0(if_empty_n_0),
        .p_62_in(p_62_in),
        .p_66_in(p_66_in),
        .tmp_valid_reg(tmp_valid_reg_1),
        .we(we_0),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3 
       (.I0(AWLEN_Dummy),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4 
       (.I0(AWLEN_Dummy),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({D[4],D[2]}),
        .Q(Q[7:4]),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.dout_reg[64] (fifo_wreq_n_4),
        .\fifo_depth_gt1_gen.dout_reg[64]_0 ({SHIFT_LEFT3,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_wreq_n_70),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_WREADY(gmem_WREADY),
        .if_empty_n_0(if_empty_n_0),
        .in(I_CH0_AWADDR),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(if_full_n),
        .we(we),
        .wrsp_ready(wrsp_ready));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(if_read57_out),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .dout_vld_reg_1(ursp_ready),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (SHIFT_LEFT3),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 (tmp_valid_reg_0),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_1 (if_full_n),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .we(we_0),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read57_out),
        .D(fifo_wreq_n_4),
        .Q(AWLEN_Dummy),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_70),
        .Q(tmp_valid_reg_0),
        .R(\fifo_depth_gt1_gen.empty_n_reg ));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized12 user_resp
       (.CO(CO),
        .D({D[7:6],D[1:0]}),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .Q({Q[10:8],Q[3:0]}),
        .add_ln689_fu_124(add_ln689_fu_124),
        .and_ln77_reg_687(and_ln77_reg_687),
        .and_ln82_reg_716(and_ln82_reg_716),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[22]_1 (\ap_CS_fsm_reg[22]_1 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_done(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .dout_vld_reg_0(dout_vld_reg),
        .\dst_row_16_fu_128_reg[31] (\dst_row_16_fu_128_reg[31] ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (ursp_ready),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (wrsp_type),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .first_iter_0_reg_260(first_iter_0_reg_260),
        .\icmp_ln708_reg_274_reg[0] (\icmp_ln708_reg_274_reg[0] ),
        .\icmp_ln708_reg_274_reg[0]_0 (\icmp_ln708_reg_274_reg[0]_0 ),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_2_in(p_2_in),
        .row4_fu_116(row4_fu_116),
        .\row4_fu_116_reg[0] (\row4_fu_116_reg[0] ),
        .select_ln65_reg_644(select_ln65_reg_644),
        .\select_ln65_reg_644_reg[4] (\select_ln65_reg_644_reg[4] ),
        .tmp_fu_405_p4(tmp_fu_405_p4),
        .trunc_ln77_reg_664(trunc_ln77_reg_664),
        .wrsp_valid(wrsp_valid));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_throttle" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_throttle
   (AWREADY_Dummy_1,
    \fifo_depth_gt1_gen.full_n_reg ,
    m_axi_gmem_AWVALID,
    \len_cnt_reg[7] ,
    \bus_wide_gen.ready_for_data__0 ,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    m_axi_gmem_AWREADY,
    Q,
    \aggressive_gen.last_cnt_reg[1]_0 ,
    WVALID_Dummy,
    if_empty_n,
    AWVALID_Dummy,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    m_axi_gmem_WREADY,
    in,
    \fifo_depth_gt1_gen.dout_reg[35] );
  output AWREADY_Dummy_1;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output m_axi_gmem_AWVALID;
  output \len_cnt_reg[7] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [65:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem_AWREADY;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1]_0 ;
  input WVALID_Dummy;
  input if_empty_n;
  input AWVALID_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  input m_axi_gmem_WREADY;
  input [65:0]in;
  input [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_fifo_n_3 ;
  wire \aggressive_gen.data_fifo_n_48 ;
  wire \aggressive_gen.data_fifo_n_6 ;
  wire \aggressive_gen.data_fifo_n_7 ;
  wire \aggressive_gen.data_fifo_n_8 ;
  wire \aggressive_gen.data_fifo_n_9 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire \aggressive_gen.last_cnt_reg[1]_0 ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_2 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_3 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_66 ;
  wire \aggressive_gen.req_fifo_n_67 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_2 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [65:0]in;
  wire \len_cnt_reg[7] ;
  wire load_p2;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;

  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized18 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_6 ,\aggressive_gen.data_fifo_n_7 ,\aggressive_gen.data_fifo_n_8 ,\aggressive_gen.data_fifo_n_9 }),
        .E(load_p2),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(\aggressive_gen.data_fifo_n_48 ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.rs_req_n_2 ),
        .\aggressive_gen.last_cnt_reg[1] (\aggressive_gen.last_cnt_reg[1]_0 ),
        .\aggressive_gen.last_cnt_reg[4] ({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_0(\aggressive_gen.data_fifo_n_3 ),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in({\fifo_depth_gt1_gen.dout_reg[36]_0 ,\fifo_depth_gt1_gen.dout_reg[35] }),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_3 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_48 ),
        .D(\aggressive_gen.last_cnt[0]_i_1_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_48 ),
        .D(\aggressive_gen.data_fifo_n_9 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_48 ),
        .D(\aggressive_gen.data_fifo_n_8 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_48 ),
        .D(\aggressive_gen.data_fifo_n_7 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_48 ),
        .D(\aggressive_gen.data_fifo_n_6 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(SR));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized16 \aggressive_gen.req_fifo 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_1),
        .if_empty_n_0(if_empty_n_0),
        .in(in));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .E(load_p2),
        .Q(\aggressive_gen.last_cnt_reg ),
        .SR(SR),
        .\aggressive_gen.last_cnt_reg[3] (\aggressive_gen.rs_req_n_2 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID));
endmodule

(* ORIG_REF_NAME = "image_pooling_gmem_m_axi_write" *) 
module design_1_image_pooling_0_0_image_pooling_gmem_m_axi_write
   (ap_rst_n_0,
    out_TOP_WREADY,
    last_resp,
    AWREADY_Dummy,
    if_empty_n,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    m_axi_gmem_AWVALID,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem_WVALID,
    \bus_wide_gen.data_valid_reg_2 ,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    s_ready_t_reg_0,
    if_full_n,
    WVALID_Dummy,
    p_0_in22_in,
    p_0_in26_in,
    p_0_in30_in,
    \bus_wide_gen.len_cnt_buf_reg[29] ,
    p_2_in,
    m_axi_gmem_WREADY,
    ursp_ready,
    wrsp_type,
    m_axi_gmem_BVALID,
    \data_p2_reg[63] ,
    AWLEN_Dummy,
    p_61_in,
    \data_p2_reg[81] ,
    D,
    \strb_buf_reg[3]_0 );
  output ap_rst_n_0;
  output out_TOP_WREADY;
  output last_resp;
  output AWREADY_Dummy;
  output if_empty_n;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output \bus_wide_gen.data_valid_reg_1 ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output \bus_wide_gen.data_valid_reg_2 ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input s_ready_t_reg_0;
  input if_full_n;
  input WVALID_Dummy;
  input p_0_in22_in;
  input p_0_in26_in;
  input p_0_in30_in;
  input \bus_wide_gen.len_cnt_buf_reg[29] ;
  input p_2_in;
  input m_axi_gmem_WREADY;
  input ursp_ready;
  input wrsp_type;
  input m_axi_gmem_BVALID;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]AWLEN_Dummy;
  input p_61_in;
  input [0:0]\data_p2_reg[81] ;
  input [31:0]D;
  input [3:0]\strb_buf_reg[3]_0 ;

  wire [63:2]AWADDR_Dummy;
  wire [0:0]AWLEN_Dummy;
  wire [3:0]AWLEN_Dummy_2;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [0:0]\data_p2_reg[81] ;
  wire fifo_burst_n_10;
  wire fifo_burst_n_11;
  wire fifo_burst_n_2;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire if_empty_n;
  wire if_full_n;
  wire if_full_n_0;
  wire last_resp;
  wire \len_cnt[7]_i_3_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire out_TOP_WREADY;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in30_in;
  wire p_2_in;
  wire p_5_in;
  wire p_61_in;
  wire [7:0]plusOp;
  wire pop__1;
  wire re;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [3:0]strb_buf;
  wire [3:0]\strb_buf_reg[3]_0 ;
  wire ursp_ready;
  wire we;
  wire wreq_burst_conv_n_70;
  wire wreq_throttl_n_3;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_11),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_0));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_10),
        .Q(WVALID_Dummy_reg_0),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(ap_rst_n_0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized14 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(p_5_in),
        .Q(len_cnt_reg[5:0]),
        .SR(ap_rst_n_0),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(out_TOP_WREADY),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_2),
        .\bus_wide_gen.data_valid_reg (E),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_valid_reg_1 ),
        .\bus_wide_gen.data_valid_reg_3 (\bus_wide_gen.data_valid_reg_2 ),
        .\bus_wide_gen.data_valid_reg_4 (fifo_burst_n_10),
        .\bus_wide_gen.len_cnt_buf_reg[29] (\bus_wide_gen.len_cnt_buf_reg[29] ),
        .dout_vld_reg_0(if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[3] (wreq_throttl_n_3),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (wreq_burst_conv_n_70),
        .if_full_n_0(if_full_n_0),
        .in(ost_ctrl_len),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_0_in22_in(p_0_in22_in),
        .p_0_in26_in(p_0_in26_in),
        .p_0_in30_in(p_0_in30_in),
        .p_61_in(p_61_in),
        .pop__1(pop__1),
        .re(re),
        .sel(we));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_fifo__parameterized10_2 fifo_resp
       (.Q(Q),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_2_in(p_2_in),
        .sel(we),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_2));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(Q),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_2_in(p_2_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [0]),
        .Q(strb_buf[0]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [1]),
        .Q(strb_buf[1]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [2]),
        .Q(strb_buf[2]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [3]),
        .Q(strb_buf[3]),
        .R(ap_rst_n_0));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,\data_p2_reg[63] }),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_70),
        .\data_p2_reg[81] (\data_p2_reg[81] ),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .in({AWLEN_Dummy_2,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .pop__1(pop__1),
        .re(re),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .sel(we));
  design_1_image_pooling_0_0_image_pooling_gmem_m_axi_throttle wreq_throttl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Q(len_cnt_reg[7:6]),
        .SR(ap_rst_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\fifo_depth_gt1_gen.dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .\fifo_depth_gt1_gen.full_n_reg (out_TOP_WREADY),
        .if_empty_n(if_empty_n),
        .in({AWLEN_Dummy_2,AWADDR_Dummy}),
        .\len_cnt_reg[7] (wreq_throttl_n_3),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
endmodule

(* ORIG_REF_NAME = "image_pooling_linebuf_1_RAM_AUTO_1R1W" *) 
module design_1_image_pooling_0_0_image_pooling_linebuf_1_RAM_AUTO_1R1W
   (DOADO,
    ADDRBWRADDR,
    S,
    DI,
    \gmem_addr_read_reg_669_reg[6] ,
    \gmem_addr_read_reg_669_reg[6]_0 ,
    ram_reg_0,
    ram_reg_1,
    D,
    \gmem_addr_read_reg_669_reg[7] ,
    ram_reg_2,
    ap_clk,
    Q,
    ram_reg_3,
    ram_reg_4,
    DOBDO,
    trunc_ln77_reg_664,
    select_ln65_reg_644,
    ram_reg_5,
    ram_reg_6,
    CO,
    \min2_reg_176_reg[0] ,
    \min1_reg_170_reg[0] );
  output [7:0]DOADO;
  output [3:0]ADDRBWRADDR;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\gmem_addr_read_reg_669_reg[6] ;
  output [3:0]\gmem_addr_read_reg_669_reg[6]_0 ;
  output [3:0]ram_reg_0;
  output [3:0]ram_reg_1;
  output [7:0]D;
  output [7:0]\gmem_addr_read_reg_669_reg[7] ;
  output [7:0]ram_reg_2;
  input ap_clk;
  input [3:0]Q;
  input [3:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]DOBDO;
  input trunc_ln77_reg_664;
  input [6:0]select_ln65_reg_644;
  input [7:0]ram_reg_5;
  input ram_reg_6;
  input [0:0]CO;
  input [0:0]\min2_reg_176_reg[0] ;
  input [0:0]\min1_reg_170_reg[0] ;

  wire [3:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire [3:0]S;
  wire [7:0]address0;
  wire ap_clk;
  wire ce0;
  wire [3:0]\gmem_addr_read_reg_669_reg[6] ;
  wire [3:0]\gmem_addr_read_reg_669_reg[6]_0 ;
  wire [7:0]\gmem_addr_read_reg_669_reg[7] ;
  wire [7:0]linebuf_1_load_1_reg_711;
  wire [0:0]\min1_reg_170_reg[0] ;
  wire [0:0]\min2_reg_176_reg[0] ;
  wire [3:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [3:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_9__0_n_0;
  wire [6:0]select_ln65_reg_644;
  wire trunc_ln77_reg_664;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[0]_i_1 
       (.I0(ram_reg_4[0]),
        .I1(linebuf_1_load_1_reg_711[0]),
        .I2(CO),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[1]_i_1 
       (.I0(ram_reg_4[1]),
        .I1(linebuf_1_load_1_reg_711[1]),
        .I2(CO),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[2]_i_1 
       (.I0(ram_reg_4[2]),
        .I1(linebuf_1_load_1_reg_711[2]),
        .I2(CO),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[3]_i_1 
       (.I0(ram_reg_4[3]),
        .I1(linebuf_1_load_1_reg_711[3]),
        .I2(CO),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[4]_i_1 
       (.I0(ram_reg_4[4]),
        .I1(linebuf_1_load_1_reg_711[4]),
        .I2(CO),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[5]_i_1 
       (.I0(ram_reg_4[5]),
        .I1(linebuf_1_load_1_reg_711[5]),
        .I2(CO),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[6]_i_1 
       (.I0(ram_reg_4[6]),
        .I1(linebuf_1_load_1_reg_711[6]),
        .I2(CO),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max2_reg_164[7]_i_2 
       (.I0(ram_reg_4[7]),
        .I1(linebuf_1_load_1_reg_711[7]),
        .I2(CO),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[0]_i_1 
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[1]_i_1 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOBDO[2]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[3]_i_1 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[4]_i_1 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[5]_i_1 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[6]_i_1 
       (.I0(DOADO[6]),
        .I1(DOBDO[6]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min1_reg_170[7]_i_1 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(\min1_reg_170_reg[0] ),
        .O(ram_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[0]_i_1 
       (.I0(ram_reg_4[0]),
        .I1(linebuf_1_load_1_reg_711[0]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[1]_i_1 
       (.I0(ram_reg_4[1]),
        .I1(linebuf_1_load_1_reg_711[1]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[2]_i_1 
       (.I0(ram_reg_4[2]),
        .I1(linebuf_1_load_1_reg_711[2]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[3]_i_1 
       (.I0(ram_reg_4[3]),
        .I1(linebuf_1_load_1_reg_711[3]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[4]_i_1 
       (.I0(ram_reg_4[4]),
        .I1(linebuf_1_load_1_reg_711[4]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[5]_i_1 
       (.I0(ram_reg_4[5]),
        .I1(linebuf_1_load_1_reg_711[5]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[6]_i_1 
       (.I0(ram_reg_4[6]),
        .I1(linebuf_1_load_1_reg_711[6]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/min2_reg_176[7]_i_1 
       (.I0(ram_reg_4[7]),
        .I1(linebuf_1_load_1_reg_711[7]),
        .I2(\min2_reg_176_reg[0] ),
        .O(\gmem_addr_read_reg_669_reg[7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "U0/linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR[3:2],ram_reg_3,ADDRBWRADDR[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],linebuf_1_load_1_reg_711}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(Q[2]),
        .REGCEAREGCE(Q[1]),
        .REGCEB(Q[3]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Q[2],Q[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(ce0));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_i_1__0
       (.I0(select_ln65_reg_644[6]),
        .I1(select_ln65_reg_644[5]),
        .I2(ram_reg_i_9__0_n_0),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_2
       (.I0(select_ln65_reg_644[6]),
        .I1(Q[2]),
        .I2(ram_reg_5[7]),
        .I3(ram_reg_6),
        .O(address0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_2__0
       (.I0(select_ln65_reg_644[5]),
        .I1(ram_reg_i_9__0_n_0),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_3
       (.I0(select_ln65_reg_644[5]),
        .I1(Q[2]),
        .I2(ram_reg_5[6]),
        .I3(ram_reg_6),
        .O(address0[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_4
       (.I0(select_ln65_reg_644[4]),
        .I1(Q[2]),
        .I2(ram_reg_5[5]),
        .I3(ram_reg_6),
        .O(address0[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_5
       (.I0(select_ln65_reg_644[3]),
        .I1(Q[2]),
        .I2(ram_reg_5[4]),
        .I3(ram_reg_6),
        .O(address0[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_6
       (.I0(select_ln65_reg_644[2]),
        .I1(Q[2]),
        .I2(ram_reg_5[3]),
        .I3(ram_reg_6),
        .O(address0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_7
       (.I0(select_ln65_reg_644[0]),
        .I1(trunc_ln77_reg_664),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_7__0
       (.I0(select_ln65_reg_644[1]),
        .I1(Q[2]),
        .I2(ram_reg_5[2]),
        .I3(ram_reg_6),
        .O(address0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_8
       (.I0(trunc_ln77_reg_664),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_8__0
       (.I0(select_ln65_reg_644[0]),
        .I1(Q[2]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6),
        .O(address0[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_9
       (.I0(trunc_ln77_reg_664),
        .I1(Q[2]),
        .I2(ram_reg_5[0]),
        .I3(ram_reg_6),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_9__0
       (.I0(select_ln65_reg_644[4]),
        .I1(select_ln65_reg_644[2]),
        .I2(trunc_ln77_reg_664),
        .I3(select_ln65_reg_644[0]),
        .I4(select_ln65_reg_644[1]),
        .I5(select_ln65_reg_644[3]),
        .O(ram_reg_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln24_fu_82_p20_carry_i_1
       (.I0(linebuf_1_load_1_reg_711[6]),
        .I1(ram_reg_4[6]),
        .I2(ram_reg_4[7]),
        .I3(linebuf_1_load_1_reg_711[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln24_fu_82_p20_carry_i_2
       (.I0(linebuf_1_load_1_reg_711[4]),
        .I1(ram_reg_4[4]),
        .I2(ram_reg_4[5]),
        .I3(linebuf_1_load_1_reg_711[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln24_fu_82_p20_carry_i_3
       (.I0(linebuf_1_load_1_reg_711[2]),
        .I1(ram_reg_4[2]),
        .I2(ram_reg_4[3]),
        .I3(linebuf_1_load_1_reg_711[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln24_fu_82_p20_carry_i_4
       (.I0(linebuf_1_load_1_reg_711[0]),
        .I1(ram_reg_4[0]),
        .I2(ram_reg_4[1]),
        .I3(linebuf_1_load_1_reg_711[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln24_fu_82_p20_carry_i_5
       (.I0(linebuf_1_load_1_reg_711[6]),
        .I1(ram_reg_4[6]),
        .I2(linebuf_1_load_1_reg_711[7]),
        .I3(ram_reg_4[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln24_fu_82_p20_carry_i_6
       (.I0(linebuf_1_load_1_reg_711[4]),
        .I1(ram_reg_4[4]),
        .I2(linebuf_1_load_1_reg_711[5]),
        .I3(ram_reg_4[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln24_fu_82_p20_carry_i_7
       (.I0(linebuf_1_load_1_reg_711[2]),
        .I1(ram_reg_4[2]),
        .I2(linebuf_1_load_1_reg_711[3]),
        .I3(ram_reg_4[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln24_fu_82_p20_carry_i_8
       (.I0(linebuf_1_load_1_reg_711[0]),
        .I1(ram_reg_4[0]),
        .I2(linebuf_1_load_1_reg_711[1]),
        .I3(ram_reg_4[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln30_fu_102_p20_carry_i_1
       (.I0(DOADO[6]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(DOADO[7]),
        .O(ram_reg_1[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln30_fu_102_p20_carry_i_2
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOBDO[5]),
        .I3(DOADO[5]),
        .O(ram_reg_1[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln30_fu_102_p20_carry_i_3
       (.I0(DOADO[2]),
        .I1(DOBDO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(ram_reg_1[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln30_fu_102_p20_carry_i_4
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(DOBDO[1]),
        .I3(DOADO[1]),
        .O(ram_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln30_fu_102_p20_carry_i_5
       (.I0(DOADO[6]),
        .I1(DOBDO[6]),
        .I2(DOADO[7]),
        .I3(DOBDO[7]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln30_fu_102_p20_carry_i_6
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln30_fu_102_p20_carry_i_7
       (.I0(DOADO[2]),
        .I1(DOBDO[2]),
        .I2(DOADO[3]),
        .I3(DOBDO[3]),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln30_fu_102_p20_carry_i_8
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(DOADO[1]),
        .I3(DOBDO[1]),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln31_fu_122_p20_carry_i_1
       (.I0(ram_reg_4[6]),
        .I1(linebuf_1_load_1_reg_711[6]),
        .I2(linebuf_1_load_1_reg_711[7]),
        .I3(ram_reg_4[7]),
        .O(\gmem_addr_read_reg_669_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln31_fu_122_p20_carry_i_2
       (.I0(ram_reg_4[4]),
        .I1(linebuf_1_load_1_reg_711[4]),
        .I2(linebuf_1_load_1_reg_711[5]),
        .I3(ram_reg_4[5]),
        .O(\gmem_addr_read_reg_669_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln31_fu_122_p20_carry_i_3
       (.I0(ram_reg_4[2]),
        .I1(linebuf_1_load_1_reg_711[2]),
        .I2(linebuf_1_load_1_reg_711[3]),
        .I3(ram_reg_4[3]),
        .O(\gmem_addr_read_reg_669_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln31_fu_122_p20_carry_i_4
       (.I0(ram_reg_4[0]),
        .I1(linebuf_1_load_1_reg_711[0]),
        .I2(linebuf_1_load_1_reg_711[1]),
        .I3(ram_reg_4[1]),
        .O(\gmem_addr_read_reg_669_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln31_fu_122_p20_carry_i_5
       (.I0(ram_reg_4[6]),
        .I1(linebuf_1_load_1_reg_711[6]),
        .I2(ram_reg_4[7]),
        .I3(linebuf_1_load_1_reg_711[7]),
        .O(\gmem_addr_read_reg_669_reg[6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln31_fu_122_p20_carry_i_6
       (.I0(ram_reg_4[4]),
        .I1(linebuf_1_load_1_reg_711[4]),
        .I2(ram_reg_4[5]),
        .I3(linebuf_1_load_1_reg_711[5]),
        .O(\gmem_addr_read_reg_669_reg[6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln31_fu_122_p20_carry_i_7
       (.I0(ram_reg_4[2]),
        .I1(linebuf_1_load_1_reg_711[2]),
        .I2(ram_reg_4[3]),
        .I3(linebuf_1_load_1_reg_711[3]),
        .O(\gmem_addr_read_reg_669_reg[6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln31_fu_122_p20_carry_i_8
       (.I0(ram_reg_4[0]),
        .I1(linebuf_1_load_1_reg_711[0]),
        .I2(ram_reg_4[1]),
        .I3(linebuf_1_load_1_reg_711[1]),
        .O(\gmem_addr_read_reg_669_reg[6] [0]));
endmodule

(* ORIG_REF_NAME = "image_pooling_linebuf_RAM_AUTO_1R1W" *) 
module design_1_image_pooling_0_0_image_pooling_linebuf_RAM_AUTO_1R1W
   (DOBDO,
    \select_ln65_reg_644_reg[5] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    Q,
    select_ln65_reg_644,
    trunc_ln77_reg_664,
    ADDRBWRADDR,
    DOADO,
    \max1_reg_158_reg[0] );
  output [7:0]DOBDO;
  output [3:0]\select_ln65_reg_644_reg[5] ;
  output [3:0]ram_reg_0;
  output [3:0]ram_reg_1;
  output [7:0]ram_reg_2;
  input ap_clk;
  input [1:0]Q;
  input [6:0]select_ln65_reg_644;
  input trunc_ln77_reg_664;
  input [3:0]ADDRBWRADDR;
  input [7:0]DOADO;
  input [0:0]\max1_reg_158_reg[0] ;

  wire [3:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire [0:0]\max1_reg_158_reg[0] ;
  wire [3:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [6:0]select_ln65_reg_644;
  wire [3:0]\select_ln65_reg_644_reg[5] ;
  wire trunc_ln77_reg_664;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[0]_i_1 
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[1]_i_1 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOBDO[2]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[3]_i_1 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[4]_i_1 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[5]_i_1 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[6]_i_1 
       (.I0(DOADO[6]),
        .I1(DOBDO[6]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \pooling_2x2_Block_entry_split_proc_U0/max1_reg_158[7]_i_1 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(\max1_reg_158_reg[0] ),
        .O(ram_reg_2[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "U0/linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,select_ln65_reg_644,trunc_ln77_reg_664,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR[3:2],\select_ln65_reg_644_reg[5] ,ADDRBWRADDR[1:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q[0]),
        .ENBWREN(Q[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q[1]),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    ram_reg_i_3__0
       (.I0(select_ln65_reg_644[4]),
        .I1(select_ln65_reg_644[2]),
        .I2(trunc_ln77_reg_664),
        .I3(select_ln65_reg_644[0]),
        .I4(select_ln65_reg_644[1]),
        .I5(select_ln65_reg_644[3]),
        .O(\select_ln65_reg_644_reg[5] [3]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    ram_reg_i_4__0
       (.I0(select_ln65_reg_644[3]),
        .I1(select_ln65_reg_644[1]),
        .I2(select_ln65_reg_644[0]),
        .I3(trunc_ln77_reg_664),
        .I4(select_ln65_reg_644[2]),
        .O(\select_ln65_reg_644_reg[5] [2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    ram_reg_i_5__0
       (.I0(select_ln65_reg_644[2]),
        .I1(trunc_ln77_reg_664),
        .I2(select_ln65_reg_644[0]),
        .I3(select_ln65_reg_644[1]),
        .O(\select_ln65_reg_644_reg[5] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    ram_reg_i_6__0
       (.I0(select_ln65_reg_644[1]),
        .I1(select_ln65_reg_644[0]),
        .I2(trunc_ln77_reg_664),
        .O(\select_ln65_reg_644_reg[5] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln23_fu_62_p20_carry_i_1
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(DOADO[7]),
        .I3(DOBDO[7]),
        .O(ram_reg_1[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln23_fu_62_p20_carry_i_2
       (.I0(DOBDO[4]),
        .I1(DOADO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .O(ram_reg_1[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln23_fu_62_p20_carry_i_3
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOADO[3]),
        .I3(DOBDO[3]),
        .O(ram_reg_1[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    xor_ln23_fu_62_p20_carry_i_4
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .I3(DOBDO[1]),
        .O(ram_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln23_fu_62_p20_carry_i_5
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(DOBDO[7]),
        .I3(DOADO[7]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln23_fu_62_p20_carry_i_6
       (.I0(DOBDO[4]),
        .I1(DOADO[4]),
        .I2(DOBDO[5]),
        .I3(DOADO[5]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln23_fu_62_p20_carry_i_7
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    xor_ln23_fu_62_p20_carry_i_8
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(DOBDO[1]),
        .I3(DOADO[1]),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "image_pooling_pooling_2x2" *) 
module design_1_image_pooling_0_0_image_pooling_pooling_2x2
   (CO,
    \gmem_addr_read_reg_669_reg[6] ,
    ram_reg,
    ram_reg_0,
    \ap_CS_fsm_reg[1] ,
    E,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \max1_reg_158_reg[7] ,
    \min1_reg_170_reg[7] ,
    DI,
    S,
    \min2_reg_176_reg[0] ,
    \min2_reg_176_reg[0]_0 ,
    \max1_reg_158_reg[0] ,
    \max1_reg_158_reg[0]_0 ,
    \min1_reg_170_reg[0] ,
    \min1_reg_170_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0,
    grp_pooling_2x2_fu_286_ap_start_reg_reg,
    SR,
    D,
    \max1_reg_158_reg[7]_0 ,
    \min2_reg_176_reg[7] ,
    \min1_reg_170_reg[7]_0 );
  output [0:0]CO;
  output [0:0]\gmem_addr_read_reg_669_reg[6] ;
  output [0:0]ram_reg;
  output [0:0]ram_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]\max1_reg_158_reg[7] ;
  output [7:0]\min1_reg_170_reg[7] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\min2_reg_176_reg[0] ;
  input [3:0]\min2_reg_176_reg[0]_0 ;
  input [3:0]\max1_reg_158_reg[0] ;
  input [3:0]\max1_reg_158_reg[0]_0 ;
  input [3:0]\min1_reg_170_reg[0] ;
  input [3:0]\min1_reg_170_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0;
  input grp_pooling_2x2_fu_286_ap_start_reg_reg;
  input [0:0]SR;
  input [7:0]D;
  input [7:0]\max1_reg_158_reg[7]_0 ;
  input [7:0]\min2_reg_176_reg[7] ;
  input [7:0]\min1_reg_170_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0;
  wire [0:0]\gmem_addr_read_reg_669_reg[6] ;
  wire grp_pooling_2x2_fu_286_ap_start_reg_reg;
  wire [3:0]\max1_reg_158_reg[0] ;
  wire [3:0]\max1_reg_158_reg[0]_0 ;
  wire [7:0]\max1_reg_158_reg[7] ;
  wire [7:0]\max1_reg_158_reg[7]_0 ;
  wire [3:0]\min1_reg_170_reg[0] ;
  wire [3:0]\min1_reg_170_reg[0]_0 ;
  wire [7:0]\min1_reg_170_reg[7] ;
  wire [7:0]\min1_reg_170_reg[7]_0 ;
  wire [3:0]\min2_reg_176_reg[0] ;
  wire [3:0]\min2_reg_176_reg[0]_0 ;
  wire [7:0]\min2_reg_176_reg[7] ;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;

  design_1_image_pooling_0_0_image_pooling_pooling_2x2_Block_entry_split_proc pooling_2x2_Block_entry_split_proc_U0
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_done(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg),
        .ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0),
        .\gmem_addr_read_reg_669_reg[6] (\gmem_addr_read_reg_669_reg[6] ),
        .grp_pooling_2x2_fu_286_ap_start_reg_reg(grp_pooling_2x2_fu_286_ap_start_reg_reg),
        .\max1_reg_158_reg[0]_0 (\max1_reg_158_reg[0] ),
        .\max1_reg_158_reg[0]_1 (\max1_reg_158_reg[0]_0 ),
        .\max1_reg_158_reg[7]_0 (\max1_reg_158_reg[7] ),
        .\max1_reg_158_reg[7]_1 (\max1_reg_158_reg[7]_0 ),
        .\min1_reg_170_reg[0]_0 (\min1_reg_170_reg[0] ),
        .\min1_reg_170_reg[0]_1 (\min1_reg_170_reg[0]_0 ),
        .\min1_reg_170_reg[7]_0 (\min1_reg_170_reg[7] ),
        .\min1_reg_170_reg[7]_1 (\min1_reg_170_reg[7]_0 ),
        .\min2_reg_176_reg[0]_0 (\min2_reg_176_reg[0] ),
        .\min2_reg_176_reg[0]_1 (\min2_reg_176_reg[0]_0 ),
        .\min2_reg_176_reg[7]_0 (\min2_reg_176_reg[7] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "image_pooling_pooling_2x2_Block_entry_split_proc" *) 
module design_1_image_pooling_0_0_image_pooling_pooling_2x2_Block_entry_split_proc
   (CO,
    \gmem_addr_read_reg_669_reg[6] ,
    ram_reg,
    ram_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg,
    \ap_CS_fsm_reg[1]_1 ,
    \max1_reg_158_reg[7]_0 ,
    \min1_reg_170_reg[7]_0 ,
    DI,
    S,
    \min2_reg_176_reg[0]_0 ,
    \min2_reg_176_reg[0]_1 ,
    \max1_reg_158_reg[0]_0 ,
    \max1_reg_158_reg[0]_1 ,
    \min1_reg_170_reg[0]_0 ,
    \min1_reg_170_reg[0]_1 ,
    ap_clk,
    ap_rst_n,
    Q,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done,
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0,
    grp_pooling_2x2_fu_286_ap_start_reg_reg,
    SR,
    D,
    \max1_reg_158_reg[7]_1 ,
    \min2_reg_176_reg[7]_0 ,
    \min1_reg_170_reg[7]_1 );
  output [0:0]CO;
  output [0:0]\gmem_addr_read_reg_669_reg[6] ;
  output [0:0]ram_reg;
  output [0:0]ram_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output [7:0]\max1_reg_158_reg[7]_0 ;
  output [7:0]\min1_reg_170_reg[7]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\min2_reg_176_reg[0]_0 ;
  input [3:0]\min2_reg_176_reg[0]_1 ;
  input [3:0]\max1_reg_158_reg[0]_0 ;
  input [3:0]\max1_reg_158_reg[0]_1 ;
  input [3:0]\min1_reg_170_reg[0]_0 ;
  input [3:0]\min1_reg_170_reg[0]_1 ;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  input ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0;
  input grp_pooling_2x2_fu_286_ap_start_reg_reg;
  input [0:0]SR;
  input [7:0]D;
  input [7:0]\max1_reg_158_reg[7]_1 ;
  input [7:0]\min2_reg_176_reg[7]_0 ;
  input [7:0]\min1_reg_170_reg[7]_1 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_1__0_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_rst_n;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_done;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg;
  wire ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0;
  wire [0:0]\gmem_addr_read_reg_669_reg[6] ;
  wire grp_pooling_2x2_fu_286_ap_ready;
  wire grp_pooling_2x2_fu_286_ap_start_reg_reg;
  wire [7:0]max1_reg_158;
  wire [3:0]\max1_reg_158_reg[0]_0 ;
  wire [3:0]\max1_reg_158_reg[0]_1 ;
  wire [7:0]\max1_reg_158_reg[7]_0 ;
  wire [7:0]\max1_reg_158_reg[7]_1 ;
  wire [7:0]max2_reg_164;
  wire [7:0]min1_reg_170;
  wire [3:0]\min1_reg_170_reg[0]_0 ;
  wire [3:0]\min1_reg_170_reg[0]_1 ;
  wire [7:0]\min1_reg_170_reg[7]_0 ;
  wire [7:0]\min1_reg_170_reg[7]_1 ;
  wire [7:0]min2_reg_176;
  wire [3:0]\min2_reg_176_reg[0]_0 ;
  wire [3:0]\min2_reg_176_reg[0]_1 ;
  wire [7:0]\min2_reg_176_reg[7]_0 ;
  wire p_0_in;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire select_ln25_fu_140_p31_carry_i_1_n_0;
  wire select_ln25_fu_140_p31_carry_i_2_n_0;
  wire select_ln25_fu_140_p31_carry_i_3_n_0;
  wire select_ln25_fu_140_p31_carry_i_4_n_0;
  wire select_ln25_fu_140_p31_carry_i_5_n_0;
  wire select_ln25_fu_140_p31_carry_i_6_n_0;
  wire select_ln25_fu_140_p31_carry_i_7_n_0;
  wire select_ln25_fu_140_p31_carry_i_8_n_0;
  wire select_ln25_fu_140_p31_carry_n_1;
  wire select_ln25_fu_140_p31_carry_n_2;
  wire select_ln25_fu_140_p31_carry_n_3;
  wire select_ln32_fu_151_p31_carry_i_1_n_0;
  wire select_ln32_fu_151_p31_carry_i_2_n_0;
  wire select_ln32_fu_151_p31_carry_i_3_n_0;
  wire select_ln32_fu_151_p31_carry_i_4_n_0;
  wire select_ln32_fu_151_p31_carry_i_5_n_0;
  wire select_ln32_fu_151_p31_carry_i_6_n_0;
  wire select_ln32_fu_151_p31_carry_i_7_n_0;
  wire select_ln32_fu_151_p31_carry_i_8_n_0;
  wire select_ln32_fu_151_p31_carry_n_0;
  wire select_ln32_fu_151_p31_carry_n_1;
  wire select_ln32_fu_151_p31_carry_n_2;
  wire select_ln32_fu_151_p31_carry_n_3;
  wire xor_ln23_fu_62_p20_carry_n_1;
  wire xor_ln23_fu_62_p20_carry_n_2;
  wire xor_ln23_fu_62_p20_carry_n_3;
  wire xor_ln24_fu_82_p20_carry_n_1;
  wire xor_ln24_fu_82_p20_carry_n_2;
  wire xor_ln24_fu_82_p20_carry_n_3;
  wire xor_ln30_fu_102_p20_carry_n_1;
  wire xor_ln30_fu_102_p20_carry_n_2;
  wire xor_ln30_fu_102_p20_carry_n_3;
  wire xor_ln31_fu_122_p20_carry_n_1;
  wire xor_ln31_fu_122_p20_carry_n_2;
  wire xor_ln31_fu_122_p20_carry_n_3;
  wire [3:0]NLW_select_ln25_fu_140_p31_carry_O_UNCONNECTED;
  wire [3:0]NLW_select_ln32_fu_151_p31_carry_O_UNCONNECTED;
  wire [3:0]NLW_xor_ln23_fu_62_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_xor_ln24_fu_82_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_xor_ln30_fu_102_p20_carry_O_UNCONNECTED;
  wire [3:0]NLW_xor_ln31_fu_122_p20_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done_reg),
        .I1(grp_pooling_2x2_fu_286_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_done_reg),
        .I1(grp_pooling_2x2_fu_286_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_pooling_2x2_fu_286_ap_ready),
        .O(\ap_CS_fsm[1]_i_1__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__0_n_0 ),
        .Q(grp_pooling_2x2_fu_286_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(grp_pooling_2x2_fu_286_ap_ready),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I5(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0E0E0F0F0E0E0)) 
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_done_i_1
       (.I0(grp_pooling_2x2_fu_286_ap_ready),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I5(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0CCC8888)) 
    ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_i_1
       (.I0(grp_pooling_2x2_fu_286_ap_ready),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_sync_reg_grp_pooling_2x2_fu_286_ap_done),
        .I4(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFF0FFF04)) 
    grp_pooling_2x2_fu_286_ap_start_reg_i_1
       (.I0(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg_0),
        .I1(Q[1]),
        .I2(grp_pooling_2x2_fu_286_ap_ready),
        .I3(Q[0]),
        .I4(grp_pooling_2x2_fu_286_ap_start_reg_reg),
        .O(ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready_reg));
  FDRE \max1_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [0]),
        .Q(max1_reg_158[0]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [1]),
        .Q(max1_reg_158[1]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [2]),
        .Q(max1_reg_158[2]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [3]),
        .Q(max1_reg_158[3]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [4]),
        .Q(max1_reg_158[4]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [5]),
        .Q(max1_reg_158[5]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [6]),
        .Q(max1_reg_158[6]),
        .R(1'b0));
  FDRE \max1_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\max1_reg_158_reg[7]_1 [7]),
        .Q(max1_reg_158[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \max2_reg_164[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_pooling_2x2_fu_286_ap_start_reg_reg),
        .I2(ap_done_reg),
        .O(ap_NS_fsm1));
  FDRE \max2_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[0]),
        .Q(max2_reg_164[0]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[1]),
        .Q(max2_reg_164[1]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[2]),
        .Q(max2_reg_164[2]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[3]),
        .Q(max2_reg_164[3]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[4]),
        .Q(max2_reg_164[4]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[5]),
        .Q(max2_reg_164[5]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[6]),
        .Q(max2_reg_164[6]),
        .R(1'b0));
  FDRE \max2_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(D[7]),
        .Q(max2_reg_164[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[0]_i_1 
       (.I0(max1_reg_158[0]),
        .I1(p_0_in),
        .I2(max2_reg_164[0]),
        .O(\max1_reg_158_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[1]_i_1 
       (.I0(max1_reg_158[1]),
        .I1(p_0_in),
        .I2(max2_reg_164[1]),
        .O(\max1_reg_158_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[2]_i_1 
       (.I0(max1_reg_158[2]),
        .I1(p_0_in),
        .I2(max2_reg_164[2]),
        .O(\max1_reg_158_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[3]_i_1 
       (.I0(max1_reg_158[3]),
        .I1(p_0_in),
        .I2(max2_reg_164[3]),
        .O(\max1_reg_158_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[4]_i_1 
       (.I0(max1_reg_158[4]),
        .I1(p_0_in),
        .I2(max2_reg_164[4]),
        .O(\max1_reg_158_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[5]_i_1 
       (.I0(max1_reg_158[5]),
        .I1(p_0_in),
        .I2(max2_reg_164[5]),
        .O(\max1_reg_158_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[6]_i_1 
       (.I0(max1_reg_158[6]),
        .I1(p_0_in),
        .I2(max2_reg_164[6]),
        .O(\max1_reg_158_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_val_fu_148[7]_i_1 
       (.I0(max1_reg_158[7]),
        .I1(p_0_in),
        .I2(max2_reg_164[7]),
        .O(\max1_reg_158_reg[7]_0 [7]));
  FDRE \min1_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [0]),
        .Q(min1_reg_170[0]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [1]),
        .Q(min1_reg_170[1]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [2]),
        .Q(min1_reg_170[2]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [3]),
        .Q(min1_reg_170[3]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [4]),
        .Q(min1_reg_170[4]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [5]),
        .Q(min1_reg_170[5]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [6]),
        .Q(min1_reg_170[6]),
        .R(1'b0));
  FDRE \min1_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min1_reg_170_reg[7]_1 [7]),
        .Q(min1_reg_170[7]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [0]),
        .Q(min2_reg_176[0]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [1]),
        .Q(min2_reg_176[1]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [2]),
        .Q(min2_reg_176[2]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [3]),
        .Q(min2_reg_176[3]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [4]),
        .Q(min2_reg_176[4]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [5]),
        .Q(min2_reg_176[5]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [6]),
        .Q(min2_reg_176[6]),
        .R(1'b0));
  FDRE \min2_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\min2_reg_176_reg[7]_0 [7]),
        .Q(min2_reg_176[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[0]_i_1 
       (.I0(min1_reg_170[0]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[0]),
        .O(\min1_reg_170_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[1]_i_1 
       (.I0(min1_reg_170[1]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[1]),
        .O(\min1_reg_170_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[2]_i_1 
       (.I0(min1_reg_170[2]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[2]),
        .O(\min1_reg_170_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[3]_i_1 
       (.I0(min1_reg_170[3]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[3]),
        .O(\min1_reg_170_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[4]_i_1 
       (.I0(min1_reg_170[4]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[4]),
        .O(\min1_reg_170_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[5]_i_1 
       (.I0(min1_reg_170[5]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[5]),
        .O(\min1_reg_170_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[6]_i_1 
       (.I0(min1_reg_170[6]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[6]),
        .O(\min1_reg_170_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \min_val_fu_144[7]_i_1 
       (.I0(Q[1]),
        .I1(grp_pooling_2x2_fu_286_ap_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \min_val_fu_144[7]_i_2 
       (.I0(min1_reg_170[7]),
        .I1(select_ln32_fu_151_p31_carry_n_0),
        .I2(min2_reg_176[7]),
        .O(\min1_reg_170_reg[7]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 select_ln25_fu_140_p31_carry
       (.CI(1'b0),
        .CO({p_0_in,select_ln25_fu_140_p31_carry_n_1,select_ln25_fu_140_p31_carry_n_2,select_ln25_fu_140_p31_carry_n_3}),
        .CYINIT(1'b0),
        .DI({select_ln25_fu_140_p31_carry_i_1_n_0,select_ln25_fu_140_p31_carry_i_2_n_0,select_ln25_fu_140_p31_carry_i_3_n_0,select_ln25_fu_140_p31_carry_i_4_n_0}),
        .O(NLW_select_ln25_fu_140_p31_carry_O_UNCONNECTED[3:0]),
        .S({select_ln25_fu_140_p31_carry_i_5_n_0,select_ln25_fu_140_p31_carry_i_6_n_0,select_ln25_fu_140_p31_carry_i_7_n_0,select_ln25_fu_140_p31_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln25_fu_140_p31_carry_i_1
       (.I0(max1_reg_158[6]),
        .I1(max2_reg_164[6]),
        .I2(max2_reg_164[7]),
        .I3(max1_reg_158[7]),
        .O(select_ln25_fu_140_p31_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln25_fu_140_p31_carry_i_2
       (.I0(max1_reg_158[4]),
        .I1(max2_reg_164[4]),
        .I2(max2_reg_164[5]),
        .I3(max1_reg_158[5]),
        .O(select_ln25_fu_140_p31_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln25_fu_140_p31_carry_i_3
       (.I0(max1_reg_158[2]),
        .I1(max2_reg_164[2]),
        .I2(max2_reg_164[3]),
        .I3(max1_reg_158[3]),
        .O(select_ln25_fu_140_p31_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln25_fu_140_p31_carry_i_4
       (.I0(max1_reg_158[0]),
        .I1(max2_reg_164[0]),
        .I2(max2_reg_164[1]),
        .I3(max1_reg_158[1]),
        .O(select_ln25_fu_140_p31_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln25_fu_140_p31_carry_i_5
       (.I0(max1_reg_158[6]),
        .I1(max2_reg_164[6]),
        .I2(max1_reg_158[7]),
        .I3(max2_reg_164[7]),
        .O(select_ln25_fu_140_p31_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln25_fu_140_p31_carry_i_6
       (.I0(max1_reg_158[4]),
        .I1(max2_reg_164[4]),
        .I2(max1_reg_158[5]),
        .I3(max2_reg_164[5]),
        .O(select_ln25_fu_140_p31_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln25_fu_140_p31_carry_i_7
       (.I0(max1_reg_158[2]),
        .I1(max2_reg_164[2]),
        .I2(max1_reg_158[3]),
        .I3(max2_reg_164[3]),
        .O(select_ln25_fu_140_p31_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln25_fu_140_p31_carry_i_8
       (.I0(max1_reg_158[0]),
        .I1(max2_reg_164[0]),
        .I2(max1_reg_158[1]),
        .I3(max2_reg_164[1]),
        .O(select_ln25_fu_140_p31_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 select_ln32_fu_151_p31_carry
       (.CI(1'b0),
        .CO({select_ln32_fu_151_p31_carry_n_0,select_ln32_fu_151_p31_carry_n_1,select_ln32_fu_151_p31_carry_n_2,select_ln32_fu_151_p31_carry_n_3}),
        .CYINIT(1'b0),
        .DI({select_ln32_fu_151_p31_carry_i_1_n_0,select_ln32_fu_151_p31_carry_i_2_n_0,select_ln32_fu_151_p31_carry_i_3_n_0,select_ln32_fu_151_p31_carry_i_4_n_0}),
        .O(NLW_select_ln32_fu_151_p31_carry_O_UNCONNECTED[3:0]),
        .S({select_ln32_fu_151_p31_carry_i_5_n_0,select_ln32_fu_151_p31_carry_i_6_n_0,select_ln32_fu_151_p31_carry_i_7_n_0,select_ln32_fu_151_p31_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln32_fu_151_p31_carry_i_1
       (.I0(min2_reg_176[6]),
        .I1(min1_reg_170[6]),
        .I2(min1_reg_170[7]),
        .I3(min2_reg_176[7]),
        .O(select_ln32_fu_151_p31_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln32_fu_151_p31_carry_i_2
       (.I0(min2_reg_176[4]),
        .I1(min1_reg_170[4]),
        .I2(min1_reg_170[5]),
        .I3(min2_reg_176[5]),
        .O(select_ln32_fu_151_p31_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln32_fu_151_p31_carry_i_3
       (.I0(min2_reg_176[2]),
        .I1(min1_reg_170[2]),
        .I2(min1_reg_170[3]),
        .I3(min2_reg_176[3]),
        .O(select_ln32_fu_151_p31_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    select_ln32_fu_151_p31_carry_i_4
       (.I0(min2_reg_176[0]),
        .I1(min1_reg_170[0]),
        .I2(min1_reg_170[1]),
        .I3(min2_reg_176[1]),
        .O(select_ln32_fu_151_p31_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln32_fu_151_p31_carry_i_5
       (.I0(min2_reg_176[6]),
        .I1(min1_reg_170[6]),
        .I2(min2_reg_176[7]),
        .I3(min1_reg_170[7]),
        .O(select_ln32_fu_151_p31_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln32_fu_151_p31_carry_i_6
       (.I0(min2_reg_176[4]),
        .I1(min1_reg_170[4]),
        .I2(min2_reg_176[5]),
        .I3(min1_reg_170[5]),
        .O(select_ln32_fu_151_p31_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln32_fu_151_p31_carry_i_7
       (.I0(min2_reg_176[2]),
        .I1(min1_reg_170[2]),
        .I2(min2_reg_176[3]),
        .I3(min1_reg_170[3]),
        .O(select_ln32_fu_151_p31_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    select_ln32_fu_151_p31_carry_i_8
       (.I0(min2_reg_176[0]),
        .I1(min1_reg_170[0]),
        .I2(min2_reg_176[1]),
        .I3(min1_reg_170[1]),
        .O(select_ln32_fu_151_p31_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 xor_ln23_fu_62_p20_carry
       (.CI(1'b0),
        .CO({ram_reg,xor_ln23_fu_62_p20_carry_n_1,xor_ln23_fu_62_p20_carry_n_2,xor_ln23_fu_62_p20_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\max1_reg_158_reg[0]_0 ),
        .O(NLW_xor_ln23_fu_62_p20_carry_O_UNCONNECTED[3:0]),
        .S(\max1_reg_158_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 xor_ln24_fu_82_p20_carry
       (.CI(1'b0),
        .CO({CO,xor_ln24_fu_82_p20_carry_n_1,xor_ln24_fu_82_p20_carry_n_2,xor_ln24_fu_82_p20_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_xor_ln24_fu_82_p20_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 xor_ln30_fu_102_p20_carry
       (.CI(1'b0),
        .CO({ram_reg_0,xor_ln30_fu_102_p20_carry_n_1,xor_ln30_fu_102_p20_carry_n_2,xor_ln30_fu_102_p20_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\min1_reg_170_reg[0]_0 ),
        .O(NLW_xor_ln30_fu_102_p20_carry_O_UNCONNECTED[3:0]),
        .S(\min1_reg_170_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 xor_ln31_fu_122_p20_carry
       (.CI(1'b0),
        .CO({\gmem_addr_read_reg_669_reg[6] ,xor_ln31_fu_122_p20_carry_n_1,xor_ln31_fu_122_p20_carry_n_2,xor_ln31_fu_122_p20_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\min2_reg_176_reg[0]_0 ),
        .O(NLW_xor_ln31_fu_122_p20_carry_O_UNCONNECTED[3:0]),
        .S(\min2_reg_176_reg[0]_1 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
