<HTML><HEAD><script async src="https://www.googletagmanager.com/gtag/js?id=UA-83731338-2"></script><script>  window.dataLayer = window.dataLayer || [];  function gtag(){dataLayer.push(arguments);}  gtag('js', new Date());  gtag('config', 'UA-83731338-2');</script><title>IDE Controllers Requirements</TITLE><META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset= iso-8859-1"><style>@import url(/msdn_ie4.css);</style>
<link disabled rel="stylesheet" href="/msdn_ie3.css"></HEAD><BODY BGCOLOR="#FFFFFF"><font face="verdana,arial,helvetica" size="2">

<H2 CLASS="h1">IDE Controllers Requirements</H2><P CLASS="t">This section summarizes the specifications and standards for Windows-compatible IDE controllers. </P>
<P CLASS="h4"><B>1. Compliance with ATA-2 specification</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">Recommended: ATA-3 compliance. </P>
<P CLASS="t">All IDE adapters (and peripherals) must meet the hardware and software design requirements listed in the current version of the <I>AT Attachment 2 </I>specification. </P>
<P CLASS="h4"><B>2. Support Int 13h Extensions in BIOS and option ROMs</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">The Int 13h Extensions ensure correct support for high-capacity drives, consistent drive-letter mapping between real mode and protected mode, and other capabilities for both Windows&nbsp;95 and Windows&nbsp;NT. Support for the "fixed disk access" subset of Int 13h Extensions must be provided in the system BIOS and in any option ROMs for storage devices that include BIOS support. The Int 13h Extensions are defined in "Int 13h Extension APIs" in the Layered Block Device Drivers section of the Windows&nbsp;95 DDK.</P>
<P CLASS="h4"><B>3. Media Status Notification support v. 1.03 or higher</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">The Microsoft specification for Media Status Notification support (v. 1.03 or higher) defines the protocol for ATA and ATAPI devices to use in communicating about the current state of removable media.</P>
<P CLASS="h4"><B>4. Dual IDE adapters run in Native mode with PCI IDE bus mastering</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">Dual IDE devices allow for writing data to both devices with the expectation that the data is to be serialized outside of the device. If PCI IDE bus mastering is implemented, dual IDE adapters must be built to run in Native mode and must be compliant with the PCI IDE Controller Specification (revision 0.9, dated May 1994, or later versions). When a device is enabled, whether in Native or Compatibility mode, it must be able to report whether it is programmable in Native mode, so that Windows can move the device's resources if necessary. </P>
<P CLASS="t">Native mode is not required for integrated IDE in a south bridge multifunction device that supports Compatibility mode for Programmed Input/Output (PIO).</P>
<P CLASS="h4"><B>5. Dual IDE adapters use single FIFO with asynchronous access or dual FIFOs and channels </B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">PCI dual IDE adapters must be designed so that either channel might be used at any time — that is, the operating system does not have to serialize access between the primary and secondary channel at any time. This means that either the two channels are totally independent or that anything which is shared, such as a PIO read prefetch buffer, is protected by a hardware arbitrator. </P>
<P CLASS="t">A design implementing a single FIFO that uses a hardware solution to synchronize access to both channels meets this requirement if the design does not require a request on one channel be completed before the other can be started.</P>
<P CLASS="t">The Compaq, Intel, Phoenix BIOS Boot Specification (Section 5.0) defines the implementation for dual asynchronous channels.</P>
<P CLASS="t">Dual-channel controllers that require special software to serialize channel I/O for a single prefetch FIFO do not qualify for the "Designed for Microsoft Windows" logo. Such designs require serial access to one of four devices, defeating the primary advantage of asynchronous dual-channel controllers. Further, such devices are non-standard and require custom driver support. Microsoft strongly discourages introduction of non-standard IDE hardware, because it negatively impacts traditional compatibility of the IDE interface. Notice, however, that dual-channel controllers that do not require special software to serialize channel I/O do qualify for the logo.</P>
<P CLASS="h4"><B>6. Support for LBA in system BIOS</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">To enable support for IDE disk drives larger than 528&nbsp;MB, the system BIOS must use a logical block addressing (LBA) scheme that is compatible with the BIOS/CMOS and IDE register set constraints. </P>
<P CLASS="t">Although ATAPI was defined to be transparent to the BIOS, the BIOS must recognize the presence of ATAPI devices using the signature as defined in SFF 8020i. In some cases, without such support the BIOS might fail to configure the adapter if it does not see a device.</P>
<P CLASS="h4"><B>7. PCI IDE bus master DMA compliant with SFF 8038i</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Recommended</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">The programming register set for PCI IDE bus master DMA is defined in Small Form Factor (SFF) 8038i. IDE drives should be compliant with SFF 8038i to ensure fully-featured hardware and Windows-compatible device driver support. </P>
<P CLASS="t">With ATAPI CD-ROM, PIO demands placed on the system CPU can have a negative impact on system performance and application processing, especially for multimedia. Bus master DMA IDE adapters, which leverage local bus data rates, can provide higher data rates and the ability to offload the system CPU from I/O transfers. Other factors that encourage the adoption of bus master DMA include the increased disk media transfer rates, plus the demands made by multitasking operating systems and multichannel/multidevice IDE configurations. </P>
<P CLASS="nt"><FONT CLASS="nh"><B>Note</B></FONT>  This will become a requirement in 1998.</P>
<P CLASS="h4"><B>8. Support for fast PIO modes</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="158pt" VALIGN="TOP"><COL WIDTH="68pt" VALIGN="TOP"><COL WIDTH="119pt" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required if no bus mastering</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="nt"><FONT CLASS="nh"><B>Note</B></FONT>  This is required if PCI IDE bus mastering is not implemented. This alternate implementation can be used instead of PCI IDE bus master DMA for PC&nbsp;97. </P>
<P CLASS="t">Fast PIO mode timing is defined in ATA-2, but the BIOS support should set up fast PIO mode transfers to accommodate chip-specific implementations, because an industry-standard programming interface does not exist for setting up timing. </P>
<P CLASS="t">Various problems have been observed with 32-bit PIO adapters. Manufacturers who implement 32-bit PIO for IDE adapters must follow the ATA-2 signal protocol to ensure that data integrity is preserved and to eliminate potential problems with early ISR entry. </P>
<P CLASS="h4"><B>9. Support SFF 8020i Section 10.0 (Cable Select) for master-slave configuration</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">SFF 8020i Section 10.0 (v. 1.2 or higher) defines the cabling and connectors required for automatic configuration of a device as master (dev0) or slave (dev1) on a given channel. </P>
<P CLASS="h4"><B>10. Pin&nbsp;1 cable designation for connections</B></P>

<TABLE COLS="3" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"><COL WIDTH="25%" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP">Required</TD><TD VALIGN="TOP"></TD><TD VALIGN="TOP"></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P CLASS="t">Pin&nbsp;1 orientation must be designated by one edge of the ribbon cable and also on the keyed connector of the IDE or ATAPI peripheral device.</P></BODY></HTML>
