Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ps2_mouse.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ps2_mouse.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ps2_mouse"
Output Format                      : NGC
Target Device                      : xc3s500e-5-vq100

---- Source Options
Top Module Name                    : ps2_mouse
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/work/special assig/ADSD/zmouese vhdl/debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <logic>) compiled.
Compiling vhdl file "D:/work/special assig/ADSD/zmouese vhdl/ps2_transceiver.vhd" in Library work.
Entity <ps2_transceiver> compiled.
Entity <ps2_transceiver> (Architecture <logic>) compiled.
Compiling vhdl file "D:/work/special assig/ADSD/zmouese vhdl/ps2_mouse.vhd.vhd" in Library work.
Entity <ps2_mouse> compiled.
Entity <ps2_mouse> (Architecture <logic>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ps2_mouse> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	ps2_debounce_counter_size = 8

Analyzing hierarchy for entity <ps2_transceiver> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ps2_mouse> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	ps2_debounce_counter_size = 8
WARNING:Xst:753 - "D:/work/special assig/ADSD/zmouese vhdl/ps2_mouse.vhd.vhd" line 73: Unconnected output port 'ack_error' of component 'ps2_transceiver'.
WARNING:Xst:753 - "D:/work/special assig/ADSD/zmouese vhdl/ps2_mouse.vhd.vhd" line 73: Unconnected output port 'rx_error' of component 'ps2_transceiver'.
Entity <ps2_mouse> analyzed. Unit <ps2_mouse> generated.

Analyzing generic Entity <ps2_transceiver> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_transceiver> analyzed. Unit <ps2_transceiver> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "D:/work/special assig/ADSD/zmouese vhdl/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ps2_transceiver>.
    Related source file is "D:/work/special assig/ADSD/zmouese vhdl/ps2_transceiver.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | receive                                        |
    | Power Up State     | receive                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit register for signal <ps2_code_new>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 1-bit register for signal <rx_error>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <ack_error>.
    Found 8-bit register for signal <ps2_code>.
    Found 4-bit register for signal <bit_cnt>.
    Found 4-bit adder for signal <bit_cnt$addsub0000> created at line 156.
    Found 1-bit xor9 for signal <error$xor0000> created at line 85.
    Found 1-bit register for signal <Mtridata_ps2_clk> created at line 93.
    Found 13-bit comparator greatequal for signal <Mtridata_ps2_clk$cmp_ge0000> created at line 142.
    Found 1-bit register for signal <Mtridata_ps2_data> created at line 94.
    Found 1-bit register for signal <Mtrien_ps2_clk> created at line 93.
    Found 1-bit register for signal <Mtrien_ps2_data> created at line 94.
    Found 4-bit comparator less for signal <Mtrien_ps2_data$cmp_lt0000> created at line 158.
    Found 1-bit register for signal <ps2_clk_int_prev>.
    Found 11-bit register for signal <ps2_word>.
    Found 13-bit comparator less for signal <state$cmp_lt0000> created at line 142.
    Found 2-bit register for signal <sync_ffs>.
    Found 13-bit register for signal <timer>.
    Found 13-bit comparator less for signal <timer$cmp_lt0000> created at line 122.
    Found 13-bit adder for signal <timer$share0000> created at line 103.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Xor(s).
	inferred   2 Tristate(s).
Unit <ps2_transceiver> synthesized.


Synthesizing Unit <ps2_mouse>.
    Related source file is "D:/work/special assig/ADSD/zmouese vhdl/ps2_mouse.vhd.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit register for signal <mouse_data>.
    Found 1-bit register for signal <mouse_data_new>.
    Found 24-bit register for signal <mouse_data_int>.
    Found 2-bit down counter for signal <packet_byte>.
    Found 1-bit register for signal <ps2_code_new_prev>.
    Found 9-bit register for signal <tx_cmd>.
    Found 1-bit register for signal <tx_ena>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  60 D-type flip-flop(s).
Unit <ps2_mouse> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 2-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Registers                                            : 60
 1-bit register                                        : 55
 13-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 4
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 reset         | 000
 rx_ack1       | 001
 rx_bat        | 010
 rx_id         | 011
 ena_reporting | 100
 rx_ack2       | 101
 stream        | 110
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2_transceiver_0/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 receive     | 00
 inhibit     | 01
 transact    | 11
 tx_complete | 10
-------------------------
WARNING:Xst:1710 - FF/Latch <Mtridata_ps2_clk> (without init value) has a constant value of 0 in block <ps2_transceiver_0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 2-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Registers                                            : 113
 Flip-Flops                                            : 113
# Comparators                                          : 4
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_ps2_clk> (without init value) has a constant value of 0 in block <ps2_transceiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ps2_transceiver_0/ack_error> of sequential type is unconnected in block <ps2_mouse>.
WARNING:Xst:2677 - Node <ps2_transceiver_0/rx_error> of sequential type is unconnected in block <ps2_mouse>.

Optimizing unit <ps2_mouse> ...
WARNING:Xst:1710 - FF/Latch <tx_cmd_2> (without init value) has a constant value of 1 in block <ps2_mouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cmd_4> (without init value) has a constant value of 1 in block <ps2_mouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cmd_5> (without init value) has a constant value of 1 in block <ps2_mouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cmd_6> (without init value) has a constant value of 1 in block <ps2_mouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cmd_7> (without init value) has a constant value of 1 in block <ps2_mouse>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ps2_mouse, actual ratio is 2.

Final Macro Processing ...

Processing Unit <ps2_mouse> :
	Found 2-bit shift register for signal <ps2_transceiver_0/debounce_ps2_clk/flipflops_0>.
	Found 2-bit shift register for signal <ps2_transceiver_0/debounce_ps2_data/flipflops_0>.
Unit <ps2_mouse> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ps2_mouse.ngr
Top Level Output File Name         : ps2_mouse
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 234
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 31
#      LUT2                        : 15
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 25
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 55
#      LUT4_D                      : 5
#      LUT4_L                      : 9
#      MUXCY                       : 38
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 128
#      FD                          : 4
#      FDC                         : 5
#      FDCE                        : 35
#      FDE                         : 64
#      FDPE                        : 2
#      FDRE                        : 18
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 1
#      IOBUF                       : 2
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-5 

 Number of Slices:                      107  out of   4656     2%  
 Number of Slice Flip Flops:            128  out of   9312     1%  
 Number of 4 input LUTs:                160  out of   9312     1%  
    Number used as logic:               158
    Number used as Shift registers:       2
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     66    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------+-------+
Control Signal                                                       | Buffer(FF name)        | Load  |
---------------------------------------------------------------------+------------------------+-------+
ps2_transceiver_0/reset_n_inv(ps2_transceiver_0/reset_n_inv1_INV_0:O)| NONE(mouse_data_0)     | 42    |
---------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.133ns (Maximum Frequency: 163.054MHz)
   Minimum input arrival time before clock: 5.251ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.133ns (frequency: 163.054MHz)
  Total number of paths / destination ports: 2015 / 230
-------------------------------------------------------------------------
Delay:               6.133ns (Levels of Logic = 14)
  Source:            ps2_transceiver_0/timer_0 (FF)
  Destination:       ps2_transceiver_0/timer_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2_transceiver_0/timer_0 to ps2_transceiver_0/timer_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.651  ps2_transceiver_0/timer_0 (ps2_transceiver_0/timer_0)
     LUT1:I0->O            1   0.612   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<0>_rt (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<0> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<1> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<2> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<3> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<4> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<5> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<6> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<7> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<8> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<8>)
     MUXCY:CI->O           2   0.399   0.532  ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<9> (ps2_transceiver_0/Mcompar_state_cmp_lt0000_cy<9>)
     LUT4:I0->O            1   0.612   0.000  ps2_transceiver_0/timer_mux0000<0>3_F (N63)
     MUXF5:I0->O          13   0.278   0.839  ps2_transceiver_0/timer_mux0000<0>3 (N14)
     LUT4:I3->O            1   0.612   0.000  ps2_transceiver_0/timer_mux0000<9>1 (ps2_transceiver_0/timer_mux0000<9>)
     FDE:D                     0.268          ps2_transceiver_0/timer_3
    ----------------------------------------
    Total                      6.133ns (4.112ns logic, 2.021ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Offset:              5.251ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       mouse_data_int_3 (FF)
  Destination Clock: clk rising

  Data Path: reset_n to mouse_data_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.106   1.226  reset_n_IBUF (reset_n_IBUF)
     LUT4:I0->O            5   0.612   0.568  mouse_data_int_3_and000011 (packet_byte_and0000)
     LUT3:I2->O            8   0.612   0.643  mouse_data_int_3_and00002 (mouse_data_int_3_and0000)
     FDE:CE                    0.483          mouse_data_int_3
    ----------------------------------------
    Total                      5.251ns (2.813ns logic, 2.438ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 27
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            ps2_transceiver_0/Mtrien_ps2_clk (FF)
  Destination:       ps2_clk (PAD)
  Source Clock:      clk rising

  Data Path: ps2_transceiver_0/Mtrien_ps2_clk to ps2_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  ps2_transceiver_0/Mtrien_ps2_clk (ps2_transceiver_0/Mtrien_ps2_clk)
     IOBUF:T->IO               3.169          ps2_clk_IOBUF (ps2_clk)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.39 secs
 
--> 

Total memory usage is 4513620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

