Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 14 19:08:10 2022
| Host         : GDESK-39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.658        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.658        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.610 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y105        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.602 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.602    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y105        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.526 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.526    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y105        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.506 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.506    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y105        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.493 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.493    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y104        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.485 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.485    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y104        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.409 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.409    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y104        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X66Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.389 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.389    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y104        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.376 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.376    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y103        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.279    DIV_CLK_reg_n_0_[1]
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.368 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.368    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.496    14.918    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X66Y103        FDCE (Setup_fdce_C_D)        0.109    15.268    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  7.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.760    DIV_CLK_reg_n_0_[10]
    SLICE_X66Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.760    DIV_CLK_reg_n_0_[14]
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    ClkPort_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.761    DIV_CLK_reg_n_0_[6]
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    ClkPort_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.134     1.616    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[18]/Q
                         net (fo=7, routed)           0.127     1.772    DIV_CLK_reg_n_0_[18]
    SLICE_X66Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y105        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.760    DIV_CLK_reg_n_0_[10]
    SLICE_X66Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y103        FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.760    DIV_CLK_reg_n_0_[14]
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    ClkPort_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.761    DIV_CLK_reg_n_0_[6]
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    ClkPort_IBUF_BUFG
    SLICE_X66Y102        FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.134     1.616    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[18]/Q
                         net (fo=7, routed)           0.127     1.772    DIV_CLK_reg_n_0_[18]
    SLICE_X66Y105        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.918 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y105        FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y105        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164     1.646 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.810    DIV_CLK_reg_n_0_[0]
    SLICE_X66Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.855    DIV_CLK[0]_i_2_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  DIV_CLK_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    DIV_CLK_reg[0]_i_1_n_7
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    ClkPort_IBUF_BUFG
    SLICE_X66Y101        FDCE                                         r  DIV_CLK_reg[0]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.134     1.616    DIV_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DIV_CLK_reg[12]/Q
                         net (fo=1, routed)           0.170     1.816    DIV_CLK_reg_n_0_[12]
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    ClkPort_IBUF_BUFG
    SLICE_X66Y104        FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.134     1.615    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y101   DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y103   DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y103   DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y104   DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y104   DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y104   DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y104   DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y105   DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y105   DIV_CLK_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y101   DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y105   DIV_CLK_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y105   DIV_CLK_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y105   DIV_CLK_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y101   DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y101   DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y103   DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   DIV_CLK_reg[13]/C



