

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Mon Jul 15 19:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.67>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%cols_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %cols" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:942->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 4 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%rows_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %rows" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:942->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 5 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [3/3] (3.04ns)   --->   "%mul_rows_cols = mul i13 %cols_read, i13 %rows_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 6 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.04> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 7 [2/3] (3.04ns)   --->   "%mul_rows_cols = mul i13 %cols_read, i13 %rows_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 7 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.04> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:946->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 8 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/3] (3.04ns)   --->   "%mul_rows_cols = mul i13 %cols_read, i13 %rows_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 9 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.04> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_rows_cols, i64 12, i64 3, i64 2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 10 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin_i_i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:952->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 11 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (3.63ns)   --->   "%write_ln949 = write void @_ssdm_op_Write.ap_auto.volatile.i13P0A, i13 %p_channel, i13 %mul_rows_cols" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 12 'write' 'write_ln949' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln1421 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421]   --->   Operation 13 'ret' 'ret_ln1421' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.676ns
The critical path consists of the following:
	wire read operation ('cols', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:942->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) on port 'cols' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:942->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) [4]  (3.634 ns)
	'mul' operation 13 bit ('mul_rows_cols', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) [7]  (3.042 ns)

 <State 2>: 3.042ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_rows_cols', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) [7]  (3.042 ns)

 <State 3>: 6.676ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_rows_cols', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) [7]  (3.042 ns)
	wire write operation ('write_ln949', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) on port 'p_channel' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1421) [10]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
