// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_PEG_Xvec_PEG_Xvec_21 #(
    parameter ap_ST_fsm_state1  = 12'd1,
    parameter ap_ST_fsm_state2  = 12'd2,
    parameter ap_ST_fsm_state3  = 12'd4,
    parameter ap_ST_fsm_state4  = 12'd8,
    parameter ap_ST_fsm_state5  = 12'd16,
    parameter ap_ST_fsm_state6  = 12'd32,
    parameter ap_ST_fsm_state7  = 12'd64,
    parameter ap_ST_fsm_state8  = 12'd128,
    parameter ap_ST_fsm_state9  = 12'd256,
    parameter ap_ST_fsm_state10 = 12'd512,
    parameter ap_ST_fsm_state11 = 12'd1024,
    parameter ap_ST_fsm_state12 = 12'd2048
) (
    input wire          ap_clk,
    output wire         ap_done,
    output wire         ap_idle,
    output wire         ap_ready,
    input wire          ap_rst_n,
    input wire          ap_start,
    input wire  [512:0] fifo_A_peek_dout,
    input wire          fifo_A_peek_empty_n,
    output wire         fifo_A_peek_read,
    input wire  [512:0] fifo_A_s_dout,
    input wire          fifo_A_s_empty_n,
    output wire         fifo_A_s_read,
    input wire  [512:0] fifo_X_in_peek_dout,
    input wire          fifo_X_in_peek_empty_n,
    output wire         fifo_X_in_peek_read,
    input wire  [512:0] fifo_X_in_s_dout,
    input wire          fifo_X_in_s_empty_n,
    output wire         fifo_X_in_s_read,
    output wire [512:0] fifo_X_out_din,
    input wire          fifo_X_out_full_n,
    output wire         fifo_X_out_write,
    output wire [400:0] fifo_aXvec_din,
    input wire          fifo_aXvec_full_n,
    output wire         fifo_aXvec_write,
    input wire  [ 32:0] fifo_inst_in_peek_dout,
    input wire          fifo_inst_in_peek_empty_n,
    output wire         fifo_inst_in_peek_read,
    input wire  [ 32:0] fifo_inst_in_s_dout,
    input wire          fifo_inst_in_s_empty_n,
    output wire         fifo_inst_in_s_read,
    output wire [ 32:0] fifo_inst_out_din,
    input wire          fifo_inst_out_full_n,
    output wire [ 32:0] fifo_inst_out_to_Yvec_din,
    input wire          fifo_inst_out_to_Yvec_full_n,
    output wire         fifo_inst_out_to_Yvec_write,
    output wire         fifo_inst_out_write
);

wire        __rs_pipelined_ap_done;
wire        __rs_pipelined_ap_idle;
wire        __rs_pipelined_ap_ready;
wire        __rs_pipelined_ap_rst_n;
wire        __rs_pipelined_ap_start;



PEG_Xvec _ /**   PEG_Xvec_21   **/ (
    .ap_clk                       (ap_clk),
    .ap_done                      (__rs_pipelined_ap_done),
    .ap_idle                      (__rs_pipelined_ap_idle),
    .ap_ready                     (__rs_pipelined_ap_ready),
    .ap_rst_n                     (__rs_pipelined_ap_rst_n),
    .ap_start                     (__rs_pipelined_ap_start),
    .fifo_A_peek_dout             (fifo_A_peek_dout),
    .fifo_A_peek_empty_n          (fifo_A_peek_empty_n),
    .fifo_A_peek_read             (fifo_A_peek_read),
    .fifo_A_s_dout                (fifo_A_s_dout),
    .fifo_A_s_empty_n             (fifo_A_s_empty_n),
    .fifo_A_s_read                (fifo_A_s_read),
    .fifo_X_in_peek_dout          (fifo_X_in_peek_dout),
    .fifo_X_in_peek_empty_n       (fifo_X_in_peek_empty_n),
    .fifo_X_in_peek_read          (fifo_X_in_peek_read),
    .fifo_X_in_s_dout             (fifo_X_in_s_dout),
    .fifo_X_in_s_empty_n          (fifo_X_in_s_empty_n),
    .fifo_X_in_s_read             (fifo_X_in_s_read),
    .fifo_X_out_din               (fifo_X_out_din),
    .fifo_X_out_full_n            (fifo_X_out_full_n),
    .fifo_X_out_write             (fifo_X_out_write),
    .fifo_aXvec_din               (fifo_aXvec_din),
    .fifo_aXvec_full_n            (fifo_aXvec_full_n),
    .fifo_aXvec_write             (fifo_aXvec_write),
    .fifo_inst_in_peek_dout       (fifo_inst_in_peek_dout),
    .fifo_inst_in_peek_empty_n    (fifo_inst_in_peek_empty_n),
    .fifo_inst_in_peek_read       (fifo_inst_in_peek_read),
    .fifo_inst_in_s_dout          (fifo_inst_in_s_dout),
    .fifo_inst_in_s_empty_n       (fifo_inst_in_s_empty_n),
    .fifo_inst_in_s_read          (fifo_inst_in_s_read),
    .fifo_inst_out_din            (fifo_inst_out_din),
    .fifo_inst_out_full_n         (fifo_inst_out_full_n),
    .fifo_inst_out_to_Yvec_din    (fifo_inst_out_to_Yvec_din),
    .fifo_inst_out_to_Yvec_full_n (fifo_inst_out_to_Yvec_full_n),
    .fifo_inst_out_to_Yvec_write  (fifo_inst_out_to_Yvec_write),
    .fifo_inst_out_write          (fifo_inst_out_write)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ap_ctrl_start_ready_pipeline_2 #(
    .BODY_LEVEL      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ap_1_ap_start /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (__rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (__rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_1_ff_out /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pipelined_ap_done , __rs_pipelined_ap_idle }),
    .if_dout ({ ap_done , ap_idle })
);

endmodule  // __rs_pipelined_PEG_Xvec_PEG_Xvec_21