#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 14:52:31 2024
# Process ID: 20416
# Current directory: F:/VIVADO_CLASS/20240514_project/20240514_project.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: F:/VIVADO_CLASS/20240514_project/20240514_project.runs/synth_1/TopModule.vds
# Journal file: F:/VIVADO_CLASS/20240514_project/20240514_project.runs/synth_1\vivado.jou
# Running On: DESKTOP-O6IK6JF, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16866 MB
#-----------------------------------------------------------
source TopModule.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 472.973 ; gain = 177.230
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.094 ; gain = 439.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:294]
INFO: [Synth 8-6155] done synthesizing module 'button' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:294]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:269]
	Parameter HERZ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:269]
INFO: [Synth 8-6157] synthesizing module 'UpCounter' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:87]
	Parameter MAX_NUM bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UpCounter' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:87]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:111]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:269]
	Parameter HERZ bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:269]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:248]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:248]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:232]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:238]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:232]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:169]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:169]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:184]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:194]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:184]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:204]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:210]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:204]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:111]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (0#1) [F:/VIVADO_CLASS/20240514_project/20240514_project.srcs/sources_1/new/UpCounter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.051 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.051 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.051 ; gain = 546.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1414.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1508.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     5|
|4     |LUT2   |    98|
|5     |LUT3   |    36|
|6     |LUT4   |    52|
|7     |LUT5   |    35|
|8     |LUT6   |    69|
|9     |FDCE   |    58|
|10    |FDRE   |    40|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.859 ; gain = 640.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.859 ; gain = 546.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1508.859 ; gain = 640.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1508.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 299ef79e
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1508.859 ; gain = 1035.887
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1508.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/VIVADO_CLASS/20240514_project/20240514_project.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 14:53:28 2024...
