\documentclass{IEEEtran}

\bibliographystyle{plainnat}
\usepackage{amsmath,amsthm}
\usepackage{listings}
\usepackage{tikz}
\usepackage{subfigure}
\usepackage{multirow}
\usepackage{pgfplots}
\usepackage{booktabs}
\usepackage{dcolumn}
\usepackage{cancel}

\newcommand{\infrule}[2]{\displaystyle\frac{\displaystyle\strut{#1}}{\displaystyle\strut {#2}}}
\newcommand{\deref}{\ast}
\newcommand{\rread}[1]{\mbox{\em Read}(#1)}
\newcommand{\rwrite}[1]{\mbox{\em Write}(#1)}
\newcommand{\lca}[2]{#1 \sqcup #2}
\newcommand{\rleq}{\leq}
\newcommand{\interval}[1]{\mbox{\em interval}(#1)}
\newcommand{\context}[1]{\mbox{\em context}(#1)}
\newtheorem{theorem}{Theorem} 
\newtheorem{lemma}[theorem]{Lemma}

\begin{document}

\pdfpagewidth=8.5in
\pdfpageheight=11in

\title{Legion: Expressing Locality and Independence with Logical Regions}
\author{Author names omitted}
%\numberofauthors{4}
%\author{
%\alignauthor
%Michael Bauer \\
%\email{mebauer@cs.stanford.edu}
%\alignauthor
%Sean Treichler \\
%\email{sjt@cs.stanford.edu}
%\alignauthor
%Elliott Slaughter \\
%\email{slaughter@cs.stanford.edu}
%\alignauthor
%Alex Aiken \\
%\email{aiken@cs.stanford.edu}
%}

\maketitle


\begin{abstract}
%As transistor counts have continued to scale with Moore's Law, computer
%architectures are becoming increasingly parallel to avoid fundamental
%physical limitations.  
Modern parallel architectures have both
heterogeneous processors and deep, complex memory hierarchies.  
%New
%programming abstractions are required to grant programmers the power
%to leverage these architectures.  With this problem in mind 
We present Legion, 
a programming model, type system, and runtime for programming these machines.
Legion is organized around {\em logical regions}, which express both locality and independence of program data.  
Legion also enables explicit, programmer controlled movement of data through
the memory hierarchy and placement of tasks based on locality information
via a novel mapping interface.  Running on a 4 node cluster with 8 total GPUs 
and 4 levels of memory hierarchy, our implementation of Legion 
achieves up to 5.9X speedup over a single CPU-GPU node on real-world applications.
\end{abstract}

\section{Introduction}
\label{sect:intro}
Put intro text here \cite{Fatahalian06}

%\input{circuit}
\input{code_ex}
%\input{part_fig}

%\input{type_system}
%\input{exec}

%\input{highlevel}
%\input{mapping_fig}

%\input{lowlevel}
%\input{experiments}
%\input{related}
%\input{conclusion}

\bibstyle{IEEEtran}
{
\tiny
\bibliography{bibliography}
}

\end{document}


