#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 12 09:55:25 2023
# Process ID: 29092
# Current directory: D:/CPU_design/lab/lab3/cache_cpu_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22920 D:\CPU_design\lab\lab3\cache_cpu_test\cache_cpu_test.xpr
# Log file: D:/CPU_design/lab/lab3/cache_cpu_test/vivado.log
# Journal file: D:/CPU_design/lab/lab3/cache_cpu_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1009.672 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/ip/axi/sim/axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/imports/cache/cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/new/getPCaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sources_1/new/icache_tagv_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache_tagv_table
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_cpu_tb
INFO: [VRFC 10-2458] undeclared symbol arlen, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:127]
INFO: [VRFC 10-2458] undeclared symbol arsize, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:128]
INFO: [VRFC 10-2458] undeclared symbol arburst, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:129]
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:130]
INFO: [VRFC 10-2458] undeclared symbol awlen, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:131]
INFO: [VRFC 10-2458] undeclared symbol awburst, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:132]
INFO: [VRFC 10-2458] undeclared symbol awsize, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:133]
INFO: [VRFC 10-2458] undeclared symbol awaddr, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:134]
INFO: [VRFC 10-2458] undeclared symbol awvalid, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:135]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:136]
INFO: [VRFC 10-2458] undeclared symbol wvalid, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:137]
INFO: [VRFC 10-2458] undeclared symbol wlast, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:138]
INFO: [VRFC 10-2458] undeclared symbol bready, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:139]
INFO: [VRFC 10-2458] undeclared symbol leds, assumed default net type wire [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:189]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim'
"xelab -wto 0e46404737fb4768a2ae1e97f16e9ab0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_cpu_tb_behav xil_defaultlib.cache_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0e46404737fb4768a2ae1e97f16e9ab0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_cpu_tb_behav xil_defaultlib.cache_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 's_axi_wlast' [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_wvalid' [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_bready' [D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.cpu_core
Compiling module xil_defaultlib.getPCaddr
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.icache_tagv_table
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cpu_top
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi
Compiling module xil_defaultlib.cache_cpu_tb
WARNING: [XSIM 43-3373] "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v" Line 242. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_cpu_tb_behav -key {Behavioral:sim_1:Functional:cache_cpu_tb} -tclbatch {cache_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cache_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cache_cpu_tb.u_cpu.u_cache.BRAM_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cache_cpu_tb.u_axi.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1009.672 ; gain = 0.000
run all
blk_mem_gen_v8_4_4 collision detected at time: 2075000, Instance: cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 2305000, Instance: cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9, B  read address: 9
Test end!
CPU Total:         1456 insts use       1949 cycles, avg CPI = 1.338599
Cache Total:       1784 CPU requests,          3 cache misses, miss rate = 0.168161 %
    ----PASS!!!
$finish called at time : 21500 ns : File "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v" Line 228
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cache_cpu_tb.u_cpu.u_cache.BRAM_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cache_cpu_tb.u_axi.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 2075000, Instance: cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 2305000, Instance: cache_cpu_tb.u_cpu.u_cache.BRAM_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9, B  read address: 9
run 10 us
run 10 us
Test end!
CPU Total:         1456 insts use       1949 cycles, avg CPI = 1.338599
Cache Total:       1784 CPU requests,          3 cache misses, miss rate = 0.168161 %
    ----PASS!!!
$finish called at time : 21500 ns : File "D:/CPU_design/lab/lab3/cache_cpu_test/cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v" Line 228
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 11:42:58 2023...
