<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.h' l='32' type='void llvm::RISCVMatInt::generateInstSeq(int64_t Val, bool IsRV64, llvm::RISCVMatInt::InstSeq &amp; Res)'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='2177' u='c' c='_ZN12_GLOBAL__N_114RISCVAsmParser11emitLoadImmEN4llvm10MCRegisterElRNS1_10MCStreamerE'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.h' l='27'>// Helper to generate an instruction sequence that will materialise the given
// immediate value into a register. A sequence of instructions represented by
// a simple struct produced rather than directly emitting the instructions in
// order to allow this helper to be used from both the MC layer and during
// instruction selection.</doc>
<def f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp' l='17' ll='74' type='void llvm::RISCVMatInt::generateInstSeq(int64_t Val, bool IsRV64, llvm::RISCVMatInt::InstSeq &amp; Res)'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp' l='69' u='c' c='_ZN4llvm11RISCVMatInt15generateInstSeqElbRNS_11SmallVectorINS0_4InstELj8EEE'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp' l='85' u='c' c='_ZN4llvm11RISCVMatInt13getIntMatCostERKNS_5APIntEjb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='34' u='c' c='_ZL9selectImmPN4llvm12SelectionDAGERKNS_5SDLocElNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='218' u='c' c='_ZNK4llvm14RISCVInstrInfo6movImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEmNS4_6MIFlagE'/>
