
---------- Begin Simulation Statistics ----------
final_tick                               164632262894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828024                       # Number of bytes of host memory used
host_op_rate                                    41882                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   411.63                       # Real time elapsed on the host
host_tick_rate                               67137910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027636                       # Number of seconds simulated
sim_ticks                                 27636250250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       617910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1240027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6527203                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       563138                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7049016                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2747667                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6527203                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3779536                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7208805                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           85863                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       384141                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17708012                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11444319                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       563160                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1027216                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19683362                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240039                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52195056                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.330300                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.318782                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47423331     90.86%     90.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1646839      3.16%     94.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       366577      0.70%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       921049      1.76%     96.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       408974      0.78%     97.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       232852      0.45%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        98511      0.19%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        69707      0.13%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1027216      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52195056                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177967                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454883                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454883     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240039                       # Class of committed instruction
system.switch_cpus.commit.refs                4088996                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.527246                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.527246                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46011767                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44501845                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2414803                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4815269                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563781                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1463012                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5381058                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787905                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              985609                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25491                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7208805                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2498567                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51911529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29713784                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1127562                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.130423                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2793171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2833530                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.537587                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55268638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.930480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.367537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46771609     84.63%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           398732      0.72%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           576104      1.04%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           549570      0.99%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           868412      1.57%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           980065      1.77%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           380132      0.69%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           380167      0.69%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4363847      7.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55268638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737987                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3766551                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.645298                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12096109                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             985463                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22510577                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6746752                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1485327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36903086                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11110646                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1271053                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35667201                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         234193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4647644                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563781                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5032719                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       601140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       115623                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1195                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3291867                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       851214                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1195                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587266                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       150721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30702615                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28891772                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685823                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21056564                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.522715                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29039197                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48957711                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23912714                       # number of integer regfile writes
system.switch_cpus.ipc                       0.180922                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.180922                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       338001      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24184330     65.47%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1072      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11362192     30.76%     97.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1052659      2.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36938254                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1468636                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039759                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          284028     19.34%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     19.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1143463     77.86%     97.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41145      2.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38068889                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    131061810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28891772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56566902                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36903086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36938254                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19663025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       448028                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26854107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55268638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.668340                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.601292                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     43936847     79.50%     79.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3209912      5.81%     85.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1668697      3.02%     88.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1530304      2.77%     91.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1816182      3.29%     94.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1263222      2.29%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1026609      1.86%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       475376      0.86%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       341489      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55268638                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.668294                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2498590                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       471983                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       531366                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6746752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1485327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20950047                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 55272479                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33941556                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4825515                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3097253                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9622189                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        256689                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107187169                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41714052                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50770008                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5301204                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         120855                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563781                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      12360192                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29358095                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57563146                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4646                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6787                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7567063                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6750                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             88091241                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76954922                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       138319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         138319                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             614379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84501                       # Transaction distribution
system.membus.trans_dist::CleanEvict           533409                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7738                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        614379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1862144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1862144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1862144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45223552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     45223552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45223552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            622117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  622117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              622117                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1695339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3451641500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27636250250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       257269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1343457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72308544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72312512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          644697                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5408064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1601812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.280883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1463493     91.36%     91.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 138319      8.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1601812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1129337000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435572000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       334998                       # number of demand (read+write) hits
system.l2.demand_hits::total                   334998                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       334998                       # number of overall hits
system.l2.overall_hits::total                  334998                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       622050                       # number of demand (read+write) misses
system.l2.demand_misses::total                 622117                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       622050                       # number of overall misses
system.l2.overall_misses::total                622117                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  62484628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62489703000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  62484628000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62489703000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.649967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.649992                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.649967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.649992                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83196.721311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100449.526565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100446.866104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83196.721311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100449.526565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100446.866104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               84501                       # number of writebacks
system.l2.writebacks::total                     84501                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       622050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            622111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       622050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           622111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  56264128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56268593000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  56264128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56268593000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.649967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.649986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.649967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.649986                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73196.721311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90449.526565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90447.834872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73196.721311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90449.526565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90447.834872                       # average overall mshr miss latency
system.l2.replacements                         644697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172768                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172768                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       111532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        111532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13116                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7738                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    649524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     649524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.371056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83939.583872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83939.583872                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    572144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    572144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.371056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73939.583872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73939.583872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83196.721311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81854.838710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4465000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       321882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            321882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       614312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          614317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  61835103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61835103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.656180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.656182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100657.489191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100656.669928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       614312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       614312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  55691983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  55691983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.656180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.656177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90657.489191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90657.489191                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4080.020210                       # Cycle average of tags in use
system.l2.tags.total_refs                     1787253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    644697                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.772237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.804203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.054861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.316509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3920.839663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.957236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4475081                       # Number of tag accesses
system.l2.tags.data_accesses                  4475081                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     39811200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39815488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5408064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5408064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       622050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              622117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84501                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84501                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       141264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1440542752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1440697911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       141264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           143580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195687329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195687329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195687329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       141264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1440542752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1636385240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     84424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    619256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000319184250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1221793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      622111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84501                       # Number of write requests accepted
system.mem_ctrls.readBursts                    622111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84501                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2794                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    77                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5388                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18936616000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3096585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30548809750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30576.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49326.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    98123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27905                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                622111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  232145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       577673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.962557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.920258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.411576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       503443     87.15%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62213     10.77%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8390      1.45%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2272      0.39%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          749      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          334      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           60      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       577673                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.988946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.724473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.522451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4462     85.04%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          632     12.04%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          141      2.69%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      0.17%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.085382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.424594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5019     95.65%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      1.01%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              133      2.53%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      0.74%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5247                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39636288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  178816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5401600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39815104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5408064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1434.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1440.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27634797500                       # Total gap between requests
system.mem_ctrls.avgGap                      39108.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     39632384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5401600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 141263.737471041328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1434072410.022412538528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195453433.484522730112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       622050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        84501                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1957000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  30546852750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 676918180500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32081.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49106.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8010771.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2067351300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1098792915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2218298040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          223374240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2181357360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12253626300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        293417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20336217915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        735.853009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    660976250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    922740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26052523250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2057348160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1093476120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2203625340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          217193760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2181357360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12203803740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        335407680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20292212160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        734.260689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    770851250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    922740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25942648250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27636239500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2498451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2498461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2498451                       # number of overall hits
system.cpu.icache.overall_hits::total         2498461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8241500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8241500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8241500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8241500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2498567                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2498578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2498567                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2498578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70440.170940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70440.170940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5167000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84704.918033                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2498451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2498461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2498567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2498578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70440.170940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010387                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4997218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4997218                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3548643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3548645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3548643                       # number of overall hits
system.cpu.dcache.overall_hits::total         3548645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2024254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2024259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2024254                       # number of overall misses
system.cpu.dcache.overall_misses::total       2024259                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 133985580704                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 133985580704                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 133985580704                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 133985580704                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5572897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5572904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5572897                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5572904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.363232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.363232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.363232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.363232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66190.102973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66189.939481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66190.102973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66189.939481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22296930                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          312                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            613570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.339668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172768                       # number of writebacks
system.cpu.dcache.writebacks::total            172768                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1067206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1067206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1067206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1067206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  67542228770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67542228770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  67542228770                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67542228770                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171733                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171732                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70573.501820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70573.501820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70573.501820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70573.501820                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956029                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2935476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2935476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2003308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2003313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 133140887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 133140887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4938784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4938789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.405628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.405628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66460.517804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66460.351927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1066773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1066773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  66724748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  66724748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71246.401362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71246.401362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613169                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    844693704                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    844693704                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40327.208250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40327.208250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    817480270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    817480270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39851.814459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39851.814459                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164632262894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.171765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4499477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.706423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.171764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12102861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12102861                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164715675103500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33948                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828160                       # Number of bytes of host memory used
host_op_rate                                    58613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1178.26                       # Real time elapsed on the host
host_tick_rate                               70792926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083412                       # Number of seconds simulated
sim_ticks                                 83412209500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1822985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3645947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20039912                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1690847                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21479702                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8416888                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20039912                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11623024                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21937507                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246409                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1133490                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53619721                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34747100                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1690847                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3034006                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     60523425                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821445                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    157404115                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.329225                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.312827                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    142934233     90.81%     90.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5074212      3.22%     94.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1084367      0.69%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2812864      1.79%     96.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1205176      0.77%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       719112      0.46%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       329420      0.21%     97.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       210725      0.13%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3034006      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    157404115                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631822                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399634                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399634     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821445                       # Class of committed instruction
system.switch_cpus.commit.refs               12331794                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.560815                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.560815                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     138847539                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135063788                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7236423                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14658401                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1692506                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4389550                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16404571                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2327616                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2979791                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70474                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21937507                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7544588                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             156724789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        358851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90136077                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3385012                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.131501                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8407124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8663297                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.540305                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    166824419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.935786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.372529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        141019118     84.53%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1186808      0.71%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1817943      1.09%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1639413      0.98%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2588470      1.55%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2972735      1.78%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1235768      0.74%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1174456      0.70%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13189708      7.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    166824419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2212253                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11377431                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.640136                       # Inst execution rate
system.switch_cpus.iew.exec_refs             35214188                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2977741                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        71665369                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20555031                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       206744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4466645                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    112279096                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      32236447                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3787048                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106790275                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         689272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12972823                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1692506                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14125625                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1685118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       355594                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2668                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3368                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10155377                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2534481                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3368                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1737144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       475109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93690047                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87663446                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683708                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64056620                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.525483                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88105786                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        145517405                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72626508                       # number of integer regfile writes
system.switch_cpus.ipc                       0.179830                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.179830                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1022883      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73393289     66.37%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3260      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32976925     29.82%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3180967      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      110577324                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4162470                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037643                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          870451     20.91%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3178794     76.37%     97.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113225      2.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      113716911                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    393580415                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87663446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    172738884                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          112279096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         110577324                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     60457570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1438879                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     82926754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    166824419                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.662837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.600581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    132994025     79.72%     79.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9595073      5.75%     85.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4982643      2.99%     88.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4583570      2.75%     91.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5312940      3.18%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3742320      2.24%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3082290      1.85%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1443309      0.87%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1088249      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    166824419                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.662837                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7544588                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1383781                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1475772                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20555031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4466645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        62078705                       # number of misc regfile reads
system.switch_cpus.numCycles                166824419                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       104878304                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13947242                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9278246                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       26565565                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        756859                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     325784247                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126690895                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    154443113                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16098705                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         367329                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1692506                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      34860687                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         90173470                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    174825131                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15971                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20245                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22684983                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20181                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            266714979                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           234213733                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       412923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         412923                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1799991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261338                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1561647                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1799991                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5468909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5468909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5468909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    133395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    133395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1822962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1822962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1822962                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5044687000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10106359250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  83412209500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       803843                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3908880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    214074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              214074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1910313                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16725632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4712723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.282740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4299800     91.24%     91.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 412923      8.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4712723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3344915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203615000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       979448                       # number of demand (read+write) hits
system.l2.demand_hits::total                   979448                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       979448                       # number of overall hits
system.l2.overall_hits::total                  979448                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1822962                       # number of demand (read+write) misses
system.l2.demand_misses::total                1822962                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1822962                       # number of overall misses
system.l2.overall_misses::total               1822962                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 182727817500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     182727817500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 182727817500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    182727817500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.650498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.650498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.650498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.650498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100236.767141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100236.767141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100236.767141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100236.767141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              261338                       # number of writebacks
system.l2.writebacks::total                    261338                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1822962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1822962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1822962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1822962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 164498197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 164498197500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 164498197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 164498197500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.650498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.650498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.650498                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90236.767141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90236.767141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90236.767141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90236.767141                       # average overall mshr miss latency
system.l2.replacements                        1910313                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       542505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           542505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       542505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       542505                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       325595                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        325595                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        46364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22971                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1932242000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1932242000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.331305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.331305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84116.581777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84116.581777                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1702532000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1702532000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.331305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.331305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74116.581777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74116.581777                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       933084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            933084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1799991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1799991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 180795575500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 180795575500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.658596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.658596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100442.488601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100442.488601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1799991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1799991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 162795665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162795665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.658596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.658596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90442.488601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90442.488601                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5293584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1914409                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.765127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     168.420731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3927.579269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.958882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13119953                       # Number of tag accesses
system.l2.tags.data_accesses                 13119953                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83412209500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    116669568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116669568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16725632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16725632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1822962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1822962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       261338                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261338                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1398710917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1398710917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200517791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200517791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200517791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1398710917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1599228708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    260398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1812285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358461750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3589742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             244661                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1822962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261338                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1822962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261338                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   940                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           128193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55159129000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9061425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             89139472750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30436.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49186.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   296675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1822962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261338                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  595843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  672966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  438841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  104635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1695419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.241558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.116457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.595941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1471793     86.81%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       187845     11.08%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25190      1.49%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6560      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2281      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          962      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          396      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          199      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1695419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.965221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.340625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.811205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10771     66.54%     66.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1922     11.87%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          717      4.43%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          497      3.07%     85.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          467      2.88%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          521      3.22%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          430      2.66%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          310      1.91%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          244      1.51%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          136      0.84%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           94      0.58%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           47      0.29%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           16      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           10      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.085743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15489     95.68%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      0.90%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              429      2.65%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      0.71%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115986240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  683328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16665344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116669568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16725632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1390.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1398.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83413593500                       # Total gap between requests
system.mem_ctrls.avgGap                      40019.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    115986240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16665344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1390518734.550485610962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199795019.217180669308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1822962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       261338                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  89139472750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2051644567500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48898.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7850540.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6087613980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3235670130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6508131420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          688867740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6584638320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36921080250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        938852160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60964854000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.886454                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2134358000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2785380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  78492471500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6017599140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3198444975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6431583480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          670399380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6584638320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36812798490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1030036800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60745500585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        728.256702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2372629750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2785380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78254199750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   111048449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10043039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10043049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10043039                       # number of overall hits
system.cpu.icache.overall_hits::total        10043049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8241500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8241500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8241500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8241500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10043155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10043166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10043155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10043166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70440.170940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70440.170940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5167000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84704.918033                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10043039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10043049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10043155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10043166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71047.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70440.170940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84704.918033                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10043111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          161985.661290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20086394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20086394                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14451188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14451190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14451188                       # number of overall hits
system.cpu.dcache.overall_hits::total        14451190                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8037988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8037993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8037988                       # number of overall misses
system.cpu.dcache.overall_misses::total       8037993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 529606237377                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 529606237377                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 529606237377                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 529606237377                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22489176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22489183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22489176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22489183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.357416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.357416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.357416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.357416                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65887.910927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65887.869942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65887.910927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65887.869942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     85270871                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2333713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.538714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.210526                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       715273                       # number of writebacks
system.cpu.dcache.writebacks::total            715273                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4278530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4278530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4278530                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4278530                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 265091393593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 265091393593                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 265091393593                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 265091393593                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70513.194613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70513.194613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70513.194613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70513.194613                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11975444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11975444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7947459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7947464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 526150662500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 526150662500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19922903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19922908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.398911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.398911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66203.633451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66203.591800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4276820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4276820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 261751040500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 261751040500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71309.393405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71309.393405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3455574877                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3455574877                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38170.916248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38170.916248                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3340353093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3340353093                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37608.542012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37608.542012                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164715675103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.690233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18210653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.843951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.690232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48737829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48737829                       # Number of data accesses

---------- End Simulation Statistics   ----------
