
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003482                       # Number of seconds simulated
sim_ticks                                  3482038821                       # Number of ticks simulated
final_tick                               529786088829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146167                       # Simulator instruction rate (inst/s)
host_op_rate                                   184722                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916308                       # Number of bytes of host memory used
host_seconds                                 13797.37                       # Real time elapsed on the host
sim_insts                                  2016721975                       # Number of instructions simulated
sim_ops                                    2548678147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        19840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        32896                       # Number of bytes read from this memory
system.physmem.bytes_read::total                56192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        56192                       # Number of bytes written to this memory
system.physmem.bytes_written::total             56192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          155                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          257                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             439                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  439                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       551401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5697811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       441121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9447339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16137672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       551401                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       441121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             992522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16137672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16137672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16137672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       551401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5697811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       441121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9447339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32275344                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8350214                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3158069                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2576541                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1343540                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9402                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3271307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17157430                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3158069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3720325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1102268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        442193                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1592108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8322687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4602362     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304608      3.66%     58.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          456897      5.49%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316155      3.80%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223184      2.68%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217586      2.61%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          130632      1.57%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          279825      3.36%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791438     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8322687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.378202                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.054729                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       465779                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3551447                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51980                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        888617                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20545755                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        888617                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3552790                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48600                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       146737                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3411674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274263                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19931359                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113929                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27951617                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92769994                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92769994                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10752607                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818811                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18577167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14830671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6203855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18991708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8322687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911426                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2946378     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1644143     19.75%     55.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256540     15.10%     70.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808017      9.71%     79.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       791322      9.51%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       392902      4.72%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342195      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63091      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78099      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8322687                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81003     71.62%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16043     14.19%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16048     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12408696     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187408      1.26%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458376      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774483      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14830671                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.776083                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113094                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38126832                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24784490                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14420861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14943765                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          650                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223288                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        888617                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25061                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4847                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18580597                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       243956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14558947                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363059                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2120056                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743542                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14427273                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14420861                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9344102                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26540973                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727005                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6254201                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7434070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2821150     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138190     28.76%     66.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805217     10.83%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452837      6.09%     83.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387460      5.21%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172814      2.32%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167063      2.25%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111756      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377583      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7434070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25637067                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38050423                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  27527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835021                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835021                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.197574                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.197574                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65384624                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20061838                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18884080                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8350214                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071480                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2498338                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206383                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1318168                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          316135                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9265                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3398461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16788924                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071480                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1523660                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3525426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1059234                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        494614                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1660452                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8267773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.502793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4742347     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188972      2.29%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245419      2.97%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          373359      4.52%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          361139      4.37%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          276731      3.35%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163680      1.98%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          246659      2.98%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1669467     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8267773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367832                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.010598                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3511805                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       483599                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3396478                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26822                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        849068                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520579                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20086981                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        849068                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3697358                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99788                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       112778                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3233438                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       275336                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19500678                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118866                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27161764                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90828326                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90828326                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16845308                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10316418                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4140                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2348                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           781075                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1809325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18757                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       380897                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18122097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14574649                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27014                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5923976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18039347                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8267773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2838775     34.34%     34.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1827947     22.11%     56.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1202538     14.54%     70.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       796677      9.64%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       746536      9.03%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400645      4.85%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       293292      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88430      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72933      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8267773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71227     69.37%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14784     14.40%     83.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16669     16.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12128674     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205740      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1645      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1440398      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       798192      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14574649                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             102681                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007045                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37546765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24050111                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14163779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14677330                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49652                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       696870                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244650                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        849068                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57504                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10067                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18126048                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       118399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1809325                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958040                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2305                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242223                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14294056                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1355546                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280592                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136373                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2001084                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780827                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711819                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14167927                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14163779                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9098060                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25544136                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696217                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356170                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9867793                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12127914                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5998142                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209646                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7418705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634775                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2833871     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2148045     28.95%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       786578     10.60%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       450928      6.08%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378355      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       196415      2.65%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179133      2.41%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79404      1.07%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365976      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7418705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9867793                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12127914                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1825842                       # Number of memory references committed
system.switch_cpus1.commit.loads              1112452                       # Number of loads committed
system.switch_cpus1.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1739129                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10931974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247450                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365976                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25178785                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37101673                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  82441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9867793                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12127914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9867793                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846209                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846209                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181741                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181741                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64327420                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19561600                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18548039                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3292                       # number of misc regfile writes
system.l20.replacements                           170                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          365617                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65706                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.564439                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        46015.802444                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.961999                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    78.235557                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  191                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data                19236                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.702145                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000228                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.001194                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002914                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.293518                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3152                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3153                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1108                       # number of Writeback hits
system.l20.Writeback_hits::total                 1108                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3152                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3153                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3152                       # number of overall hits
system.l20.overall_hits::total                   3153                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          155                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  170                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          155                       # number of demand (read+write) misses
system.l20.demand_misses::total                   170                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          155                       # number of overall misses
system.l20.overall_misses::total                  170                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1674866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     12875941                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       14550807                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1674866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     12875941                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        14550807                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1674866                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     12875941                       # number of overall miss cycles
system.l20.overall_miss_latency::total       14550807                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3307                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3323                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1108                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1108                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3307                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3323                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3307                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3323                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.046870                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.051159                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.046870                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.051159                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.046870                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.051159                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 83070.587097                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 85592.982353                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 83070.587097                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 85592.982353                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111657.733333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 83070.587097                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 85592.982353                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 170                       # number of writebacks
system.l20.writebacks::total                      170                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          155                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             170                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          155                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              170                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          155                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             170                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     11723054                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     13287010                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     11723054                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     13287010                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1563956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     11723054                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     13287010                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046870                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.051159                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.046870                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.051159                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.046870                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.051159                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75632.606452                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 78158.882353                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 75632.606452                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 78158.882353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 104263.733333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 75632.606452                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 78158.882353                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           269                       # number of replacements
system.l21.tagsinuse                     65535.903887                       # Cycle average of tags in use
system.l21.total_refs                          708758                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65805                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.770580                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43919.257421                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.981871                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   135.153099                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  140                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21329.511497                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.670155                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002062                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002136                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.325463                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5149                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5151                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2930                       # number of Writeback hits
system.l21.Writeback_hits::total                 2930                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5149                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5151                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5149                       # number of overall hits
system.l21.overall_hits::total                   5151                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          254                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  266                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          257                       # number of demand (read+write) misses
system.l21.demand_misses::total                   269                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          257                       # number of overall misses
system.l21.overall_misses::total                  269                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       918937                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     19544709                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       20463646                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       233342                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       233342                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       918937                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     19778051                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        20696988                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       918937                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     19778051                       # number of overall miss cycles
system.l21.overall_miss_latency::total       20696988                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5403                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5417                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2930                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2930                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5406                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5420                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5406                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5420                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047011                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.049105                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047540                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.049631                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.857143                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047540                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.049631                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 76578.083333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 76947.673228                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total        76931                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 77780.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 77780.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 76578.083333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 76957.396887                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 76940.475836                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 76578.083333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 76957.396887                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 76940.475836                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 269                       # number of writebacks
system.l21.writebacks::total                      269                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          254                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             266                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          257                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              269                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          257                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             269                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       827227                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     17568543                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     18395770                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       209862                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       209862                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       827227                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     17778405                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     18605632                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       827227                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     17778405                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     18605632                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047011                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.049105                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047540                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.049631                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.857143                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047540                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.049631                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68935.583333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 69167.492126                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 69157.030075                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        69954                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        69954                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 68935.583333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 69176.673152                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 69165.918216                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 68935.583333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 69176.673152                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 69165.918216                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.961174                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001599739                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167964.803030                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.961174                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025579                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1592087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1592087                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1592087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1592087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1592087                       # number of overall hits
system.cpu0.icache.overall_hits::total        1592087                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1989111                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1989111                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1989111                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1989111                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94719.571429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94719.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94719.571429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1694567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1694567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1694567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105910.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105910.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921489                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41515.994667                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.163495                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.836505                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848295                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151705                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037174                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744516                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6636                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6636                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6636                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6636                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6636                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    156101012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    156101012                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    156101012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    156101012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    156101012                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    156101012                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006357                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006357                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23523.359253                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23523.359253                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23523.359253                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23523.359253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23523.359253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23523.359253                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1108                       # number of writebacks
system.cpu0.dcache.writebacks::total             1108                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3329                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3329                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3329                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     38600893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     38600893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     38600893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     38600893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     38600893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     38600893                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11672.480496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11672.480496                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11672.480496                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11672.480496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11672.480496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11672.480496                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972346                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998522231                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009099.056338                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972346                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022392                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1660436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1660436                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1660436                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1660436                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1660436                       # number of overall hits
system.cpu1.icache.overall_hits::total        1660436                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1136827                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1136827                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1136827                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1136827                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1136827                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1136827                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1660452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1660452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1660452                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1660452                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1660452                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1660452                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 71051.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71051.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 71051.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71051.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 71051.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71051.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       948738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       948738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       948738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       948738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       948738                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       948738                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        67767                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        67767                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        67767                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        67767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        67767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        67767                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5406                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157231808                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5662                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27769.658778                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.783891                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.216109                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885875                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114125                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1031096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1031096                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709512                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709512                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1746                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1646                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1646                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1740608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1740608                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1740608                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1740608                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13689                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13689                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14159                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14159                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    341058221                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    341058221                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     40944351                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     40944351                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    382002572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    382002572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    382002572                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    382002572                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044785                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044785                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1754767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1754767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1754767                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1754767                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013102                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000662                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000662                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008069                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008069                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008069                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008069                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24914.765213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24914.765213                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87115.640426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87115.640426                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26979.488099                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26979.488099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26979.488099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26979.488099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       235858                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 39309.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2930                       # number of writebacks
system.cpu1.dcache.writebacks::total             2930                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8286                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          467                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          467                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8753                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8753                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8753                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8753                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5403                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5406                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5406                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62262255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62262255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       236342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       236342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     62498597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     62498597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     62498597                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     62498597                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11523.645197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11523.645197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78780.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78780.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11560.968738                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11560.968738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11560.968738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11560.968738                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
