static inline long F_1 ( long V_1 , long V_2 , long V_3 , long V_4 ,\r\nlong V_5 )\r\n{\r\nregister long T_1 V_6 ( L_1 ) = V_1 ;\r\nregister long T_2 V_6 ( L_2 ) = V_2 ;\r\nregister long T_3 V_6 ( L_3 ) = V_3 ;\r\nregister long T_4 V_6 ( L_4 ) = V_4 ;\r\nregister long T_5 V_6 ( L_5 ) = V_5 ;\r\nif ( ! V_7 )\r\nreturn - V_8 ;\r\n__asm__ __volatile__("trapa #0x3f":"=z"(r0)\r\n:"0"(r0), "r"(r4), "r"(r5), "r"(r6), "r"(r7)\r\n:"memory");\r\nreturn T_1 ;\r\n}\r\nvoid F_2 ( const char * V_9 , unsigned int V_10 )\r\n{\r\nF_1 ( V_11 , ( long ) V_9 , ( long ) V_10 , 0 , 0 ) ;\r\n}\r\nvoid F_3 ( void )\r\n{\r\nF_1 ( V_12 , 0 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_4 ( unsigned char * V_13 )\r\n{\r\nF_1 ( V_14 , 0 , ( long ) V_13 , 0 , 0 ) ;\r\n}\r\nvoid F_5 ( unsigned int V_15 )\r\n{\r\nF_1 ( V_16 , V_15 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nunsigned long V_17 ;\r\nif ( F_7 ( V_7 ) )\r\nreturn;\r\n__asm__ __volatile__ ("stc vbr, %0" : "=r" (vbr));\r\nif ( V_17 ) {\r\nV_7 = ( void * ) ( V_17 + 0x100 ) ;\r\nF_8 ( V_18 L_6 ,\r\nV_7 ) ;\r\n} else\r\nF_8 ( V_18 L_7 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nif ( V_7 )\r\n__asm__ __volatile__ (\r\n"ldc %0, vbr"\r\n:\r\n: "r" (((unsigned long) gdb_vbr_vector) - 0x100)\r\n: "memory"\r\n);\r\n}\r\nstatic void F_10 ( struct V_19 * V_20 , const char * V_21 ,\r\nunsigned V_22 )\r\n{\r\nF_2 ( V_21 , V_22 ) ;\r\n}\r\nstatic int T_6 F_11 ( struct V_19 * V_20 , char * V_23 )\r\n{\r\nint V_24 = V_25 | V_26 | V_27 ;\r\nV_24 |= V_28 | V_29 | 0 ;\r\nV_20 -> V_24 = V_24 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_12 ( char * V_9 )\r\n{\r\nint V_30 = 0 ;\r\nif ( ! V_9 )\r\nreturn 0 ;\r\nif ( strstr ( V_9 , L_8 ) )\r\nV_30 = 1 ;\r\nif ( ! strncmp ( V_9 , L_9 , 4 ) )\r\nV_31 = & V_32 ;\r\nif ( F_13 ( V_31 ) ) {\r\nif ( V_30 )\r\nV_31 -> V_33 &= ~ V_34 ;\r\nelse\r\nV_31 -> V_33 |= V_34 ;\r\nF_14 ( V_31 ) ;\r\n}\r\nreturn 0 ;\r\n}
