TRACE::2025-05-22.20:18:28::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:28::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:28::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-22.20:18:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-05-22.20:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2025-05-22.20:18:30::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-05-22.20:18:30::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-05-22.20:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2025-05-22.20:18:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:30::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:30::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-22.20:18:30::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::mss does not exists at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::Creating sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::Adding the swdes entry, created swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::updating the scw layer changes to swdes at   C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::Writing mss at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:30::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-22.20:18:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-22.20:18:30::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-05-22.20:18:31::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:18:31::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-05-22.20:18:31::SCWMssOS::Could not open the swdb for C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2025-05-22.20:18:31::SCWMssOS::Could not open the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2025-05-22.20:18:31::SCWMssOS::Cleared the swdb table entry
TRACE::2025-05-22.20:18:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-22.20:18:31::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-22.20:18:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-22.20:18:31::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.20:18:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-22.20:18:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.20:18:31::SCWSystem::Not a boot domain 
LOG::2025-05-22.20:18:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.20:18:31::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.20:18:31::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.20:18:31::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.20:18:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.20:18:31::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-22.20:18:31::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-22.20:18:31::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.20:18:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.20:18:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.20:18:31::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.20:18:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-22.20:18:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-22.20:18:31::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.20:18:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-22.20:18:31::SCWSystem::dir created 
TRACE::2025-05-22.20:18:31::SCWSystem::Writing the bif 
TRACE::2025-05-22.20:18:31::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.20:18:31::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.20:18:31::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.20:18:31::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:18:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.20:18:31::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.20:18:31::SCWPlatform::updated the xpfm file.
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:18:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.20:18:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:18:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.20:18:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-22.20:18:32::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-22.20:18:32::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.20:18:32::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-22.20:18:32::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.20:18:32::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.20:18:32::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.20:18:32::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.20:18:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.20:18:32::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.20:18:32::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-22.20:18:32::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.20:18:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.20:18:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.20:18:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.20:18:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-22.20:18:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-22.20:18:32::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.20:18:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-22.20:18:32::SCWSystem::dir created 
TRACE::2025-05-22.20:18:32::SCWSystem::Writing the bif 
TRACE::2025-05-22.20:18:32::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.20:18:32::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.20:18:32::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.20:18:32::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:18:32::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.20:18:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:32::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:32::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:32::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.20:18:32::SCWPlatform::updated the xpfm file.
LOG::2025-05-22.20:18:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-22.20:18:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.20:18:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-22.20:18:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.20:18:40::SCWSystem::Not a boot domain 
LOG::2025-05-22.20:18:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.20:18:40::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.20:18:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.20:18:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.20:18:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:40::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:40::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:40::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:40::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.20:18:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.20:18:40::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.20:18:40::SCWMssOS::doing bsp build ... 
TRACE::2025-05-22.20:18:40::SCWMssOS::System Command Ran  C: & cd  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-22.20:18:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-22.20:18:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.20:18:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:18:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:18:41::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:18:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.20:18:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:18:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:18:41::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:18:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:18:41::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-05-22.20:18:41::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-05-22.20:18:41::SCWMssOS::ons -Wall -Wextra"

TRACE::2025-05-22.20:18:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.20:18:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.20:18:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.20:18:41::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.20:18:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.20:18:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.20:18:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.20:18:42::SCWMssOS::all -Wextra"

TRACE::2025-05-22.20:18:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:18:42::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-05-22.20:18:42::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2025-05-22.20:18:42::SCWMssOS:: -Wall -Wextra"

TRACE::2025-05-22.20:18:42::SCWMssOS::"Compiling myip_axi_spi_m..."

ERROR::2025-05-22.20:18:42::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2025-05-22.20:18:42::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2025-05-22.20:18:53::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-22.20:18:53::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.20:18:53::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-22.20:18:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.20:18:53::SCWSystem::Not a boot domain 
LOG::2025-05-22.20:18:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.20:18:53::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.20:18:53::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.20:18:53::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.20:18:53::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:53::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:53::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:53::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:18:53::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:18:53::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:18:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:18:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:18:53::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:53::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:18:53::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:53::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:18:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:18:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.20:18:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.20:18:53::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.20:18:53::SCWMssOS::doing bsp build ... 
TRACE::2025-05-22.20:18:53::SCWMssOS::System Command Ran  C: & cd  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-22.20:18:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:18:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:18:53::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:18:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:18:53::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-05-22.20:18:53::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-05-22.20:18:53::SCWMssOS::ons -Wall -Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.20:18:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.20:18:53::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.20:18:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.20:18:53::SCWMssOS::all -Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:18:53::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-05-22.20:18:53::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2025-05-22.20:18:53::SCWMssOS:: -Wall -Wextra"

TRACE::2025-05-22.20:18:53::SCWMssOS::"Compiling myip_axi_spi_m..."

ERROR::2025-05-22.20:18:54::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2025-05-22.20:18:54::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2025-05-22.20:20:16::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-22.20:20:16::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.20:20:16::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-22.20:20:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.20:20:16::SCWSystem::Not a boot domain 
LOG::2025-05-22.20:20:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.20:20:16::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.20:20:16::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.20:20:16::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.20:20:16::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:16::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:16::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:16::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:20:16::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:16::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:20:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:20:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:20:16::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:16::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:20:16::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:16::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.20:20:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.20:20:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.20:20:16::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.20:20:16::SCWMssOS::doing bsp build ... 
TRACE::2025-05-22.20:20:16::SCWMssOS::System Command Ran  C: & cd  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-22.20:20:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-05-22.20:20:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-05-22.20:20:16::SCWMssOS::ons -Wall -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.20:20:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.20:20:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.20:20:16::SCWMssOS::all -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-05-22.20:20:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2025-05-22.20:20:16::SCWMssOS:: -Wall -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-22.20:20:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.20:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_axi_spi_m_v1_0/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/myip_axi_spi_m_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-05-22.20:20:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2025-05-22.20:20:16::SCWMssOS::ons -Wall -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.20:20:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.20:20:16::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.20:20:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.20:20:16::SCWMssOS::all -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-22.20:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-22.20:20:16::SCWMssOS::xtra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-22.20:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-22.20:20:16::SCWMssOS::xtra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-22.20:20:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-22.20:20:16::SCWMssOS::ll -Wextra"

TRACE::2025-05-22.20:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.20:20:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-22.20:20:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-22.20:20:16::SCWMssOS:: -Wextra"

TRACE::2025-05-22.20:20:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-22.20:20:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-22.20:20:17::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-22.20:20:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/myip_axi_spi_m.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartl
TRACE::2025-05-22.20:20:17::SCWMssOS::ite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/_exit.o microblaze_0/lib/mic
TRACE::2025-05-22.20:20:17::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microbl
TRACE::2025-05-22.20:20:17::SCWMssOS::aze_0/lib/inbyte.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_testio.o microblaz
TRACE::2025-05-22.20:20:17::SCWMssOS::e_0/lib/xbram_g.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o micro
TRACE::2025-05-22.20:20:17::SCWMssOS::blaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o
TRACE::2025-05-22.20:20:17::SCWMssOS:: microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o
TRACE::2025-05-22.20:20:17::SCWMssOS:: microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xbram_intr.o microblaze
TRACE::2025-05-22.20:20:17::SCWMssOS::_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o microblaze_0/lib/micro
TRACE::2025-05-22.20:20:17::SCWMssOS::blaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/myip_axi_spi_m_selftest.o microblaze_0/lib/micr
TRACE::2025-05-22.20:20:17::SCWMssOS::oblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2025-05-22.20:20:17::SCWMssOS:: microblaze_0/lib/xil_util.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/micr
TRACE::2025-05-22.20:20:17::SCWMssOS::oblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/m
TRACE::2025-05-22.20:20:17::SCWMssOS::icroblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/micro
TRACE::2025-05-22.20:20:17::SCWMssOS::blaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l
TRACE::2025-05-22.20:20:17::SCWMssOS::.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-22.20:20:17::SCWMssOS::_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/micr
TRACE::2025-05-22.20:20:17::SCWMssOS::oblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o
TRACE::2025-05-22.20:20:17::SCWMssOS:: microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaz
TRACE::2025-05-22.20:20:17::SCWMssOS::e_0/lib/microblaze_init_icache_range.o

TRACE::2025-05-22.20:20:18::SCWMssOS::'Finished building libraries'

TRACE::2025-05-22.20:20:18::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.20:20:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.20:20:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.20:20:18::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.20:20:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-22.20:20:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-22.20:20:18::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.20:20:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-22.20:20:18::SCWSystem::dir created 
TRACE::2025-05-22.20:20:18::SCWSystem::Writing the bif 
TRACE::2025-05-22.20:20:18::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.20:20:18::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.20:20:18::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.20:20:18::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.20:20:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.20:20:18::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:20:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:20:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:20:18::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:20:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:20:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:20:18::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:20:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:20:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:20:18::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.20:20:18::SCWPlatform::updated the xpfm file.
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-22.20:20:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-22.20:20:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.20:20:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-05-22.20:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.20:20:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.20:20:18::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.20:20:18::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:04::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:04::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:04::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.11:44:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.11:44:07::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:07::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.11:44:07::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:44:07::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.11:44:07::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:44:07::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:44:07::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:44:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.11:44:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:07::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-05-23.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:07::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:44:07::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:07::SCWReader::No isolation master present  
TRACE::2025-05-23.11:44:27::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.11:44:27::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.11:44:27::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.11:44:27::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.11:44:27::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.11:44:27::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:27::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.11:44:27::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:44:27::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.11:44:27::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:44:27::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:44:27::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:44:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.11:44:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:44:27::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:44:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:44:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2025-05-23.11:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:44:27::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:44:27::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:44:27::SCWReader::No isolation master present  
TRACE::2025-05-23.11:45:25::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.11:45:25::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.11:45:25::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.11:45:25::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.11:45:25::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.11:45:25::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:25::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.11:45:25::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:45:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.11:45:25::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:45:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:45:25::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:45:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.11:45:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:25::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:25::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:25::SCWReader::No isolation master present  
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:31::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2025-05-23.11:45:31::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2025-05-23.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2025-05-23.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:31::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:45:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:45:31::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:45:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.11:45:31::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:45:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2025-05-23.11:45:31::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:45:31::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2025-05-23.11:45:31::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2025-05-23.11:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_2/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-23.11:45:38::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.11:45:38::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.11:45:38::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.11:45:38::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.11:45:38::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.11:45:38::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:38::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.11:45:38::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:45:38::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.11:45:38::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:45:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:45:38::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:45:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.11:45:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:38::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:38::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:38::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:38::SCWReader::No isolation master present  
LOG::2025-05-23.11:45:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-23.11:45:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.11:45:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-23.11:45:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.11:45:47::SCWSystem::Not a boot domain 
LOG::2025-05-23.11:45:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.11:45:47::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.11:45:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.11:45:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:47::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:47::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:47::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.11:45:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.11:45:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.11:45:47::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-23.11:45:47::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-23.11:45:47::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.11:45:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.11:45:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.11:45:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.11:45:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-23.11:45:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-23.11:45:47::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.11:45:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-23.11:45:47::SCWSystem::dir created 
TRACE::2025-05-23.11:45:47::SCWSystem::Writing the bif 
TRACE::2025-05-23.11:45:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.11:45:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.11:45:47::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.11:45:47::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:45:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:45:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:47::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:47::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:47::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_2/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.11:45:47::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:45:47::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:45:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:45:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2025-05-23.11:45:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:45:47::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:45:47::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:45:47::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:17::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.11:47:17::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.11:47:17::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:17::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.11:47:17::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.11:47:17::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:17::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:17::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:17::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.11:47:18::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.11:47:18::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.11:47:18::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:47:18::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.11:47:18::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:47:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:47:18::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:47:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.11:47:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:18::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:18::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:18::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:18::SCWReader::No isolation master present  
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_2_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2025-05-23.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2025-05-23.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:26::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:26::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_24
TRACE::2025-05-23.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:26::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:47:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:47:26::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:47:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.11:47:26::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.11:47:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2025-05-23.11:47:26::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.11:47:26::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:26::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2025-05-23.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2025-05-23.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:26::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:26::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-23.11:47:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-23.11:47:31::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.11:47:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-23.11:47:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.11:47:31::SCWSystem::Not a boot domain 
LOG::2025-05-23.11:47:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.11:47:31::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.11:47:31::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.11:47:31::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.11:47:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.11:47:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.11:47:31::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-23.11:47:31::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-23.11:47:31::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.11:47:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.11:47:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.11:47:31::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.11:47:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-23.11:47:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-23.11:47:31::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.11:47:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-23.11:47:31::SCWSystem::dir created 
TRACE::2025-05-23.11:47:31::SCWSystem::Writing the bif 
TRACE::2025-05-23.11:47:31::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.11:47:31::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.11:47:31::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.11:47:31::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.11:47:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.11:47:31::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.11:47:31::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.11:47:31::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.11:47:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.11:47:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2025-05-23.11:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.11:47:31::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.11:47:31::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.11:47:31::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:29::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.12:49:29::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.12:49:29::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:29::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.12:49:29::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.12:49:29::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:29::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:29::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:29::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:29::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.12:49:30::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.12:49:30::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:30::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.12:49:30::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.12:49:30::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.12:49:30::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.12:49:30::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.12:49:30::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.12:49:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.12:49:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:30::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:30::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:30::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:30::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:30::SCWReader::No isolation master present  
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2025-05-23.12:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2025-05-23.12:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:40::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:40::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_28
TRACE::2025-05-23.12:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:40::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.12:49:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.12:49:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.12:49:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.12:49:40::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.12:49:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_29
TRACE::2025-05-23.12:49:40::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.12:49:40::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2025-05-23.12:49:40::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2025-05-23.12:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:40::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:40::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-23.12:49:48::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-23.12:49:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.12:49:48::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-23.12:49:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.12:49:48::SCWSystem::Not a boot domain 
LOG::2025-05-23.12:49:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.12:49:48::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.12:49:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.12:49:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:48::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:48::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:48::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.12:49:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.12:49:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.12:49:48::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-23.12:49:48::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-23.12:49:48::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.12:49:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.12:49:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.12:49:48::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.12:49:48::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-23.12:49:48::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-23.12:49:48::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.12:49:48::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-23.12:49:48::SCWSystem::dir created 
TRACE::2025-05-23.12:49:48::SCWSystem::Writing the bif 
TRACE::2025-05-23.12:49:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.12:49:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.12:49:48::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.12:49:48::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.12:49:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.12:49:48::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:48::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:48::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:48::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.12:49:48::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.12:49:48::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.12:49:48::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.12:49:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2025-05-23.12:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.12:49:48::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.12:49:48::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.12:49:48::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.17:55:40::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.17:55:40::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.17:55:40::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.17:55:40::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.17:55:40::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:40::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.17:55:40::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.17:55:40::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.17:55:40::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.17:55:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.17:55:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.17:55:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.17:55:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:40::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:40::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:40::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:40::SCWReader::No isolation master present  
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.17:55:46::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:46::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:46::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:46::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:46::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2025-05-23.17:55:46::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2025-05-23.17:55:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:46::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:46::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:46::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:46::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_32
TRACE::2025-05-23.17:55:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:46::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.17:55:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.17:55:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.17:55:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.17:55:46::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:47::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:47::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.17:55:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_33
TRACE::2025-05-23.17:55:47::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.17:55:47::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.17:55:47::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:47::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2025-05-23.17:55:47::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2025-05-23.17:55:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:47::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:47::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:47::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-23.17:55:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-23.17:55:55::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.17:55:55::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-23.17:55:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.17:55:55::SCWSystem::Not a boot domain 
LOG::2025-05-23.17:55:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.17:55:55::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.17:55:55::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.17:55:55::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.17:55:55::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:55::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:55::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:55::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:55::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2025-05-23.17:55:55::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2025-05-23.17:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:55::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:55::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:55::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:55::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.17:55:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.17:55:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.17:55:55::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-23.17:55:55::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-23.17:55:55::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.17:55:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.17:55:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.17:55:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.17:55:56::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-23.17:55:56::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-23.17:55:56::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.17:55:56::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-23.17:55:56::SCWSystem::dir created 
TRACE::2025-05-23.17:55:56::SCWSystem::Writing the bif 
TRACE::2025-05-23.17:55:56::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.17:55:56::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.17:55:56::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.17:55:56::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.17:55:56::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.17:55:56::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.17:55:56::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:56::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2025-05-23.17:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2025-05-23.17:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:56::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:56::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:56::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.17:55:56::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.17:55:56::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.17:55:56::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.17:55:56::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.17:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2025-05-23.17:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2025-05-23.17:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.17:55:56::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.17:55:56::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.17:55:56::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.19:51:08::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.19:51:08::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.19:51:08::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Removing the HwDB with name C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-23.19:51:08::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-23.19:51:08::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:08::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.19:51:08::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.19:51:08::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.19:51:08::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.19:51:08::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.19:51:08::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.19:51:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.19:51:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:08::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:08::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:08::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:08::SCWReader::No isolation master present  
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:15::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2025-05-23.19:51:15::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2025-05-23.19:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:15::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:15::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_36
TRACE::2025-05-23.19:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:15::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.19:51:15::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.19:51:15::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.19:51:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.19:51:15::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.19:51:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_37
TRACE::2025-05-23.19:51:15::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.19:51:15::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:15::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:15::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2025-05-23.19:51:15::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2025-05-23.19:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:15::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:15::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-23.19:51:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-23.19:51:22::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.19:51:22::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-23.19:51:22::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.19:51:22::SCWSystem::Not a boot domain 
LOG::2025-05-23.19:51:22::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.19:51:22::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.19:51:22::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.19:51:22::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:22::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:22::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:22::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.19:51:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.19:51:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.19:51:22::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-23.19:51:22::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-23.19:51:22::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.19:51:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.19:51:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.19:51:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.19:51:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-23.19:51:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-23.19:51:22::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.19:51:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-23.19:51:22::SCWSystem::dir created 
TRACE::2025-05-23.19:51:22::SCWSystem::Writing the bif 
TRACE::2025-05-23.19:51:22::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.19:51:22::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.19:51:22::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.19:51:22::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.19:51:22::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.19:51:22::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:22::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:22::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:22::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.19:51:22::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-23.19:51:22::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-23.19:51:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.19:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2025-05-23.19:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.19:51:22::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.19:51:22::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.19:51:22::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:18::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:18::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:18::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-24.20:18:21::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-24.20:18:21::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:21::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-24.20:18:21::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-24.20:18:21::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-24.20:18:21::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-24.20:18:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-24.20:18:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-24.20:18:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-24.20:18:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:21::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:21::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:18:21::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:21::SCWReader::No isolation master present  
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform location is C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:25::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2025-05-24.20:18:25::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2025-05-24.20:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:25::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:18:25::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::update - Opened existing hwdb design_1_wrapper_41
TRACE::2025-05-24.20:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:25::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-24.20:18:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-24.20:18:25::SCWMssOS::Commit changes completed.
TRACE::2025-05-24.20:18:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-24.20:18:25::SCWMssOS::Removing the swdes entry for  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-24.20:18:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2025-05-24.20:18:25::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-24.20:18:25::SCWMssOS::Writing the mss file completed C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWMssOS::Commit changes completed.
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:18:25::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:18:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:18:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2025-05-24.20:18:25::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2025-05-24.20:18:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:18:25::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:18:25::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:18:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-24.20:38:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-24.20:38:33::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-24.20:38:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-24.20:38:33::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-24.20:38:33::SCWSystem::Not a boot domain 
LOG::2025-05-24.20:38:33::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-24.20:38:33::SCWDomain::Generating domain artifcats
TRACE::2025-05-24.20:38:33::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-24.20:38:33::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-24.20:38:33::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:33::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:33::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:33::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:38:33::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:38:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2025-05-24.20:38:33::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2025-05-24.20:38:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:38:33::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:33::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:38:33::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:33::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-24.20:38:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-24.20:38:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-24.20:38:33::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-24.20:38:33::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-24.20:38:33::SCWMssOS::Copying to export directory.
TRACE::2025-05-24.20:38:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-24.20:38:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-24.20:38:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-24.20:38:34::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-24.20:38:34::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-24.20:38:34::SCWPlatform::Started preparing the platform 
TRACE::2025-05-24.20:38:34::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-24.20:38:34::SCWSystem::dir created 
TRACE::2025-05-24.20:38:34::SCWSystem::Writing the bif 
TRACE::2025-05-24.20:38:34::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-24.20:38:34::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-24.20:38:34::SCWPlatform::Completed generating the platform
TRACE::2025-05-24.20:38:34::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-24.20:38:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-24.20:38:34::SCWMssOS::Commit changes completed.
TRACE::2025-05-24.20:38:34::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:38:34::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:38:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2025-05-24.20:38:34::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2025-05-24.20:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:38:34::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:34::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:38:34::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-24.20:38:34::SCWPlatform::updated the xpfm file.
TRACE::2025-05-24.20:38:34::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-24.20:38:34::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-24.20:38:34::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-24.20:38:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2025-05-24.20:38:34::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2025-05-24.20:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-24.20:38:34::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-24.20:38:34::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-24.20:38:34::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:35::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:35::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:35::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-26.13:54:37::SCWMssOS::No sw design opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::mss exists loading the mss file  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Opened the sw design from mss  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Adding the swdes entry C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-26.13:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-26.13:54:37::SCWMssOS::Opened the sw design.  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-26.13:54:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-26.13:54:37::SCWMssOS::Commit changes completed.
TRACE::2025-05-26.13:54:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-26.13:54:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-26.13:54:37::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWReader::No isolation master present  
LOG::2025-05-26.13:54:37::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-26.13:54:37::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-05-26.13:54:37::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-26.13:54:37::SCWSystem::Not a boot domain 
LOG::2025-05-26.13:54:37::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-26.13:54:37::SCWDomain::Generating domain artifcats
TRACE::2025-05-26.13:54:37::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-26.13:54:37::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-26.13:54:37::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Completed writing the mss file at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-26.13:54:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-26.13:54:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-26.13:54:37::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-26.13:54:37::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-26.13:54:37::SCWMssOS::Copying to export directory.
TRACE::2025-05-26.13:54:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-26.13:54:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-26.13:54:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-26.13:54:37::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-05-26.13:54:37::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Started preparing the platform 
TRACE::2025-05-26.13:54:37::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWSystem::dir created 
TRACE::2025-05-26.13:54:37::SCWSystem::Writing the bif 
TRACE::2025-05-26.13:54:37::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-26.13:54:37::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-26.13:54:37::SCWPlatform::Completed generating the platform
TRACE::2025-05-26.13:54:37::SCWMssOS::Saving the mss changes C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-26.13:54:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-26.13:54:37::SCWMssOS::Commit changes completed.
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-26.13:54:37::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"df93d95f2578eab2cf4ce1c2dcb31014",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-26.13:54:37::SCWPlatform::updated the xpfm file.
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to open the hw design at C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA given C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA absoulate path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform::DSA directory C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw
TRACE::2025-05-26.13:54:37::SCWPlatform:: Platform Path C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-05-26.13:54:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-26.13:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-05-26.13:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-26.13:54:37::SCWMssOS::Checking the sw design at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-26.13:54:37::SCWMssOS::DEBUG:  swdes dump  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-26.13:54:37::SCWMssOS::Sw design exists and opened at  C:/work/CPUDesignandVerification/250522_SPI_M_S/vitis/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
