
*** Running vivado
    with args -log uart_axi_JTAG_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_axi_JTAG_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jun 25 12:09:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_axi_JTAG_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/moham/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/utils_1/imports/synth_1/top_VGA_Screen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/utils_1/imports/synth_1/top_VGA_Screen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_axi_JTAG_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.508 ; gain = 468.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_axi_JTAG_wrapper' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:4]
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_0' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.runs/synth_1/.Xil/Vivado-408-moham/realtime/jtag_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_0' (0#1) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.runs/synth_1/.Xil/Vivado-408-moham/realtime/jtag_axi_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awid' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arid' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_rid' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_rdata' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_rresp' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_rlast' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'jtag_axi_0' is unconnected for instance 'jtag_axi_i' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
WARNING: [Synth 8-7023] instance 'jtag_axi_i' of module 'jtag_axi_0' has 39 connections declared, but only 12 given [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:21]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_top' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:140]
	Parameter BAUD_RATE bound to: 32'sb00000000000000000010010110000000 
	Parameter CLK_RATE bound to: 32'sb00000101111101011110000100000000 
	Parameter TDATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'uart_tx_packetizer_3' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:392]
	Parameter tdata_width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-226] default block is never used [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:458]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_packetizer_3' (0#1) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:392]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:195]
	Parameter baud_rate bound to: 32'sb00000000000000000010010110000000 
	Parameter tdata_width bound to: 32'sb00000000000000000000000000001000 
	Parameter clk_rate bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:327]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:195]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_top' (0#1) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_axi_JTAG_wrapper' (0#1) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.027 ; gain = 577.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.027 ; gain = 577.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.027 ; gain = 577.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1409.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.gen/sources_1/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_axi_i'
Finished Parsing XDC File [c:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.gen/sources_1/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_axi_i'
Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/new/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED*'. [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/new/timing.xdc:15]
WARNING: [Vivado 12-180] No cells matched '*/*async_reg*'. [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/new/timing.xdc:16]
Finished Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/uart_axi_JTAG_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/constrs_1/imports/imports/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_axi_JTAG_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_axi_JTAG_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1504.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for jtag_axi_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/utils_1/imports/synth_1/top_VGA_Screen.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_tx_packetizer_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PKT_IDLE |                               00 |                               00
           PKT_SEND_BYTE |                               01 |                               01
           PKT_NEXT_BYTE |                               10 |                               10
                PKT_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_tx_packetizer_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uart_tx_top_inst/packetizer_inst/byte_index_reg[2]__0/Q' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uart_tx_top_inst/packetizer_inst/byte_index_reg[1]__0/Q' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'uart_tx_top_inst/packetizer_inst/byte_index_reg[0]__0/Q' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:425]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.117 ; gain = 672.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1605.711 ; gain = 774.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1639.574 ; gain = 808.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1639.574 ; gain = 808.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rid[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rdata[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rresp[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rresp[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module jtag_axi_i has unconnected pin m_axi_rlast
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |jtag_axi_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |jtag_axi |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     4|
|4     |LUT1     |     2|
|5     |LUT2     |     2|
|6     |LUT3     |    16|
|7     |LUT4     |     5|
|8     |LUT5     |     8|
|9     |LUT6     |    33|
|10    |FDCE     |    46|
|11    |FDPE     |     9|
|12    |IBUF     |     2|
|13    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.324 ; gain = 1001.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 46 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1833.324 ; gain = 906.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1833.324 ; gain = 1001.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1842.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 55e23254
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 32 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1846.156 ; gain = 1215.332
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1846.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.runs/synth_1/uart_axi_JTAG_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_axi_JTAG_wrapper_utilization_synth.rpt -pb uart_axi_JTAG_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 12:10:12 2025...
