

================================================================
== Vivado HLS Report for 'Block_codeRepl320123320129_proc72'
================================================================
* Date:           Wed Sep  7 18:58:42 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 1.737 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        4| 18.750 ns | 25.000 ns |    3|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_15 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read14)"   --->   Operation 3 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_16 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read13)"   --->   Operation 4 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_17 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read12)"   --->   Operation 5 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_18 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read11)"   --->   Operation 6 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_19 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read10)"   --->   Operation 7 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_20 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read9)"   --->   Operation 8 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_21 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read8)"   --->   Operation 9 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_22 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read7)"   --->   Operation 10 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read621 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read6)"   --->   Operation 11 'read' 'p_read621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read520 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read5)"   --->   Operation 12 'read' 'p_read520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read419 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read4)"   --->   Operation 13 'read' 'p_read419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read318 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read3)"   --->   Operation 14 'read' 'p_read318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read217 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read2)"   --->   Operation 15 'read' 'p_read217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read116 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read1)"   --->   Operation 16 'read' 'p_read116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read15 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_read)"   --->   Operation 17 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.73ns)   --->   "call fastcc void @"dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>"(i5 %p_read15, i5 %p_read116, i5 %p_read217, i5 %p_read318, i5 %p_read419, i5 %p_read520, i5 %p_read621, i5 %p_read_22, i5 %p_read_21, i5 %p_read_20, i5 %p_read_19, i5 %p_read_18, i5 %p_read_17, i5 %p_read_16, i5 %p_read_15)" [firmware/nnet_utils/nnet_dense.h:48->firmware/myproject.cpp:119]   --->   Operation 18 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 19 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @"dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>"(i5 %p_read15, i5 %p_read116, i5 %p_read217, i5 %p_read318, i5 %p_read419, i5 %p_read520, i5 %p_read621, i5 %p_read_22, i5 %p_read_21, i5 %p_read_20, i5 %p_read_19, i5 %p_read_18, i5 %p_read_17, i5 %p_read_16, i5 %p_read_15)" [firmware/nnet_utils/nnet_dense.h:48->firmware/myproject.cpp:119]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = call i128 @_ssdm_op_Read.ap_auto.i128P(i128* %link_out_0_V)" [firmware/myproject.cpp:121]   --->   Operation 21 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i112(i128 %p_Val2_s, i112 1, i32 8, i32 119)" [firmware/myproject.cpp:121]   --->   Operation 22 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i128P(i128* %link_out_0_V, i128 %p_Result_s)" [firmware/myproject.cpp:121]   --->   Operation 23 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.88ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	wire read on port 'p_read14' [18]  (0 ns)
	'call' operation ('call_ln48', firmware/nnet_utils/nnet_dense.h:48->firmware/myproject.cpp:119) to 'dense_resource<ap_ufixed,ap_fixed<16,5,5,3,0>,config6>' [33]  (1.74 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
