
*** Running vivado
    with args -log Integer_Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Integer_Datapath.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Integer_Datapath.tcl -notrace
Command: synth_design -top Integer_Datapath -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3896 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 377.648 ; gain = 98.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (1#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (2#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (3#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (4#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (5#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (6#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (7#1) [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 432.949 ; gain = 153.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 432.949 ; gain = 153.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 432.949 ; gain = 153.570
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:28]
INFO: [Synth 8-5546] ROM "reg32_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg32_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.621 ; gain = 170.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 5     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 38    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Integer_Datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
Module reg32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MIPS_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 5     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
Module DIV_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module MPY_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module alu_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module regfile32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ALU/mpy_alu/Y_hi0, operation Mode is: A*B.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: Generating DSP ALU/mpy_alu/Y_hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: Generating DSP ALU/mpy_alu/Y_hi0, operation Mode is: A*B.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: Generating DSP ALU/mpy_alu/Y_hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
DSP Report: operator ALU/mpy_alu/Y_hi0 is absorbed into DSP ALU/mpy_alu/Y_hi0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MPY_32      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MPY_32      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MPY_32      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MPY_32      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:22]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   684|
|3     |DSP48E1 |     4|
|4     |LUT1    |   185|
|5     |LUT2    |   185|
|6     |LUT3    |   264|
|7     |LUT4    |   182|
|8     |LUT5    |  2174|
|9     |LUT6    |  1096|
|10    |MUXF7   |   417|
|11    |MUXF8   |   128|
|12    |FDCE    |   243|
|13    |FDRE    |   992|
|14    |IBUF    |   126|
|15    |OBUF    |    68|
+------+--------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  6749|
|2     |  ALU        |alu_32    |  2987|
|3     |    div_alu  |DIV_32    |  2777|
|4     |    main_alu |MIPS_32   |   106|
|5     |    mpy_alu  |MPY_32    |    97|
|6     |  ALU_Out    |reg32     |    32|
|7     |  D_in       |reg32_0   |    32|
|8     |  HI         |reg32_1   |    32|
|9     |  LO         |reg32_2   |    96|
|10    |  REG_FILE   |regfile32 |  2457|
|11    |  RS         |reg32_3   |   377|
|12    |  RT         |reg32_4   |   538|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 656.805 ; gain = 377.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 710.086 ; gain = 443.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus Luciano/Desktop/Execution_Unit/Execution_Unit.runs/synth_1/Integer_Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Integer_Datapath_utilization_synth.rpt -pb Integer_Datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 710.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 16:10:49 2019...
