

================================================================
== Vitis HLS Report for 'fft_stage'
================================================================
* Date:           Fri Jun 30 11:19:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 0, i10 %t" [fft_baseline/fft.cpp:46]   --->   Operation 14 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_1 = load i10 %t" [fft_baseline/fft.cpp:47]   --->   Operation 16 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%icmp_ln46 = icmp_eq  i10 %t_1, i10 512" [fft_baseline/fft.cpp:46]   --->   Operation 17 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.93ns)   --->   "%add_ln46 = add i10 %t_1, i10 1" [fft_baseline/fft.cpp:46]   --->   Operation 19 'add' 'add_ln46' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.split, void %for.end44" [fft_baseline/fft.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln47 = shl i10 %t_1, i10 1" [fft_baseline/fft.cpp:47]   --->   Operation 21 'shl' 'shl_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln53 = or i10 %shl_ln47, i10 1" [fft_baseline/fft.cpp:53]   --->   Operation 22 'or' 'or_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %or_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 23 'zext' 'zext_ln54' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 24 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 25 'load' 'X_R_load' <Predicate = (!icmp_ln46)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 26 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 27 'load' 'X_I_load' <Predicate = (!icmp_ln46)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln46, i10 %t" [fft_baseline/fft.cpp:46]   --->   Operation 28 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 29 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 30 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 31 [2/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 -0" [fft_baseline/fft.cpp:54]   --->   Operation 31 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 -0" [fft_baseline/fft.cpp:55]   --->   Operation 32 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 33 [1/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 -0" [fft_baseline/fft.cpp:54]   --->   Operation 33 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 -0" [fft_baseline/fft.cpp:55]   --->   Operation 34 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 35 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 35 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 36 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %shl_ln47" [fft_baseline/fft.cpp:53]   --->   Operation 37 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 38 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 39 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%X_R_addr_10 = getelementptr i32 %X_R, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:56]   --->   Operation 40 'getelementptr' 'X_R_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (1.29ns)   --->   "%X_R_load_10 = load i10 %X_R_addr_10" [fft_baseline/fft.cpp:56]   --->   Operation 41 'load' 'X_R_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_addr_10 = getelementptr i32 %X_I, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:57]   --->   Operation 42 'getelementptr' 'X_I_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (1.29ns)   --->   "%X_I_load_10 = load i10 %X_I_addr_10" [fft_baseline/fft.cpp:57]   --->   Operation 43 'load' 'X_I_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 44 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 44 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 45 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%X_R_load_10 = load i10 %X_R_addr_10" [fft_baseline/fft.cpp:56]   --->   Operation 46 'load' 'X_R_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 47 [1/2] (1.29ns)   --->   "%X_I_load_10 = load i10 %X_I_addr_10" [fft_baseline/fft.cpp:57]   --->   Operation 47 'load' 'X_I_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 48 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 48 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [3/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 49 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 50 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [3/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 51 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 52 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 52 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [2/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 53 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [2/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 55 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 56 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 56 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 57 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 59 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 71 'ret' 'ret_ln62' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 60 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 61 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 62 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 63 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 64 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub1, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 65 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%Out_R_addr_9 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:58]   --->   Operation 66 'getelementptr' 'Out_R_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_9" [fft_baseline/fft.cpp:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%Out_I_addr_9 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:59]   --->   Operation 68 'getelementptr' 'Out_I_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add1, i10 %Out_I_addr_9" [fft_baseline/fft.cpp:59]   --->   Operation 69 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 70 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.39ns
The critical path consists of the following:
	'alloca' operation ('t') [5]  (0 ns)
	'load' operation ('t', fft_baseline/fft.cpp:47) on local variable 't' [9]  (0 ns)
	'add' operation ('add_ln46', fft_baseline/fft.cpp:46) [12]  (0.933 ns)
	'store' operation ('store_ln46', fft_baseline/fft.cpp:46) of variable 'add_ln46', fft_baseline/fft.cpp:46 on local variable 't' [45]  (0.46 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('X_I_load', fft_baseline/fft.cpp:54) on array 'X_I' [24]  (1.3 ns)
	'fmul' operation ('mul1', fft_baseline/fft.cpp:54) [25]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul1', fft_baseline/fft.cpp:54) [25]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [26]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [26]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [26]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [31]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [31]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [31]  (7.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('Out_R_addr', fft_baseline/fft.cpp:56) [32]  (0 ns)
	'store' operation ('store_ln56', fft_baseline/fft.cpp:56) of variable 'sub', fft_baseline/fft.cpp:56 on array 'Out_R' [33]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
