D:\Users\freesig\Documents\my_libs\cpal\asio-sys\target\debug\deps\libstrsim-d2defd910ef9f5aa.rlib: D:\Users\freesig\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

D:\Users\freesig\Documents\my_libs\cpal\asio-sys\target\debug\deps\strsim-d2defd910ef9f5aa.d: D:\Users\freesig\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

D:\Users\freesig\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs:
