Timing Analyzer report for lab11step3
Tue Nov 19 15:29:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 15. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|inst2'
 16. Slow 1200mV 85C Model Setup: 'Manual'
 17. Slow 1200mV 85C Model Setup: 'lab11step1:inst1|inst'
 18. Slow 1200mV 85C Model Setup: 'lab11step1:inst|inst'
 19. Slow 1200mV 85C Model Hold: 'Manual'
 20. Slow 1200mV 85C Model Hold: 'CLK'
 21. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 22. Slow 1200mV 85C Model Hold: 'lab11step1:inst1|inst'
 23. Slow 1200mV 85C Model Hold: 'lab11step1:inst|inst'
 24. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|inst2'
 25. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLK'
 34. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 35. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 36. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'
 37. Slow 1200mV 0C Model Setup: 'Manual'
 38. Slow 1200mV 0C Model Setup: 'lab11step1:inst1|inst'
 39. Slow 1200mV 0C Model Setup: 'lab11step1:inst|inst'
 40. Slow 1200mV 0C Model Hold: 'Manual'
 41. Slow 1200mV 0C Model Hold: 'CLK'
 42. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 43. Slow 1200mV 0C Model Hold: 'lab11step1:inst1|inst'
 44. Slow 1200mV 0C Model Hold: 'lab11step1:inst|inst'
 45. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'
 46. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLK'
 54. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 55. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 56. Fast 1200mV 0C Model Setup: 'Manual'
 57. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'
 58. Fast 1200mV 0C Model Setup: 'lab11step1:inst1|inst'
 59. Fast 1200mV 0C Model Setup: 'lab11step1:inst|inst'
 60. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 61. Fast 1200mV 0C Model Hold: 'CLK'
 62. Fast 1200mV 0C Model Hold: 'lab11step1:inst1|inst'
 63. Fast 1200mV 0C Model Hold: 'lab11step1:inst|inst'
 64. Fast 1200mV 0C Model Hold: 'Manual'
 65. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'
 66. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; lab11step3                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; CLK                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                              ;
; lab11step1:inst1|inst                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step1:inst1|inst }                            ;
; lab11step1:inst|inst                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step1:inst|inst }                             ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|clock_divider_1024:inst1|inst10 } ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|clock_divider_1024:inst|inst10 }  ;
; lab11step2:inst2|inst2                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|inst2 }                           ;
; Manual                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Manual }                                           ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 302.11 MHz  ; 250.0 MHz       ; CLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 312.6 MHz   ; 312.6 MHz       ; lab11step2:inst2|clock_divider_1024:inst|inst10 ;                                                               ;
; 1265.82 MHz ; 437.64 MHz      ; lab11step1:inst1|inst                           ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 437.64 MHz      ; lab11step1:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -2.310 ; -6.590        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -2.199 ; -6.581        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.935 ; -0.935        ;
; lab11step2:inst2|inst2                           ; -0.460 ; -0.460        ;
; Manual                                           ; -0.345 ; -0.345        ;
; lab11step1:inst1|inst                            ; 0.210  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.210  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; Manual                                           ; 0.336 ; 0.000         ;
; CLK                                              ; 0.402 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.403 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.445 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.445 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.614 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.057 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -4.285        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step1:inst1|inst                            ; -1.285 ; -1.285        ;
; lab11step1:inst|inst                             ; -1.285 ; -1.285        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
; lab11step2:inst2|inst2                           ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.310 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.227      ;
; -2.285 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.202      ;
; -2.191 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.108      ;
; -2.029 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.946      ;
; -1.933 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.850      ;
; -1.921 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.838      ;
; -1.883 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.800      ;
; -1.673 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.590      ;
; -1.591 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.963      ; 5.274      ;
; -1.518 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.435      ;
; -0.949 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.866      ;
; -0.930 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.963      ; 5.113      ;
; -0.924 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.841      ;
; -0.830 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.747      ;
; -0.822 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.739      ;
; -0.668 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.660 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.577      ;
; -0.584 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.501      ;
; -0.584 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.501      ;
; -0.582 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.499      ;
; -0.582 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.499      ;
; -0.572 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.489      ;
; -0.560 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.477      ;
; -0.559 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.476      ;
; -0.559 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.476      ;
; -0.557 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.474      ;
; -0.557 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.474      ;
; -0.522 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.439      ;
; -0.517 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.434      ;
; -0.465 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.382      ;
; -0.465 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.382      ;
; -0.463 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.380      ;
; -0.463 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.380      ;
; -0.345 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.262      ;
; -0.345 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.262      ;
; -0.303 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.220      ;
; -0.303 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.220      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.218      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.218      ;
; -0.255 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.172      ;
; -0.197 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.114      ;
; -0.196 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.113      ;
; -0.195 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.112      ;
; -0.193 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.110      ;
; -0.148 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.065      ;
; -0.069 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.986      ;
; -0.044 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.961      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.199 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.117      ;
; -2.187 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.105      ;
; -2.059 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.977      ;
; -1.942 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.860      ;
; -1.920 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.838      ;
; -1.786 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.704      ;
; -1.695 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.613      ;
; -1.424 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.342      ;
; -1.409 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.327      ;
; -1.036 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.714      ; 4.490      ;
; -0.946 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.864      ;
; -0.934 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.852      ;
; -0.917 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.835      ;
; -0.905 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.823      ;
; -0.806 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.724      ;
; -0.777 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.695      ;
; -0.689 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.607      ;
; -0.667 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.585      ;
; -0.638 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.556      ;
; -0.583 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.501      ;
; -0.582 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.500      ;
; -0.580 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.498      ;
; -0.571 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.489      ;
; -0.570 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.488      ;
; -0.568 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.543 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.461      ;
; -0.533 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.451      ;
; -0.523 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.714      ; 4.477      ;
; -0.443 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.361      ;
; -0.442 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.360      ;
; -0.442 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.360      ;
; -0.440 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.358      ;
; -0.399 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.317      ;
; -0.351 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.269      ;
; -0.349 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.267      ;
; -0.341 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.259      ;
; -0.318 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.236      ;
; -0.304 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.222      ;
; -0.303 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.221      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.219      ;
; -0.252 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.170      ;
; -0.227 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.145      ;
; -0.195 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.113      ;
; -0.190 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.108      ;
; -0.074 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.992      ;
; -0.053 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.971      ;
; -0.051 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.969      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                        ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.935 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.861      ; 2.294      ;
; -0.407 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.861      ; 2.266      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|inst2'                                                                                            ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; -0.460 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 0.978      ; 2.188      ;
; 0.053  ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 0.978      ; 2.175      ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Manual'                                                                                              ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; -0.345 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 2.109      ; 3.184      ;
; 0.230  ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 2.109      ; 3.109      ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step1:inst1|inst'                                                                                             ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.210 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.043     ; 0.765      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step1:inst|inst'                                                                                          ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.210 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Manual'                                                                                              ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.336 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 2.196      ; 2.970      ;
; 0.918 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 2.196      ; 3.052      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.674      ;
; 0.610 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.877      ;
; 0.616 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.883      ;
; 0.658 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.927      ;
; 0.669 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.936      ;
; 0.678 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.945      ;
; 0.817 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.084      ;
; 0.818 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.085      ;
; 0.819 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.086      ;
; 0.820 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.087      ;
; 0.833 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.100      ;
; 0.834 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.101      ;
; 0.835 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.102      ;
; 0.940 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.207      ;
; 0.941 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.208      ;
; 0.942 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.209      ;
; 0.943 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.210      ;
; 0.992 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.259      ;
; 1.004 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.271      ;
; 1.005 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.272      ;
; 1.005 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.272      ;
; 1.006 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.273      ;
; 1.007 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.274      ;
; 1.034 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.301      ;
; 1.037 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.304      ;
; 1.038 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.305      ;
; 1.039 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.306      ;
; 1.040 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.307      ;
; 1.079 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.346      ;
; 1.173 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.440      ;
; 1.173 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.440      ;
; 1.265 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 3.076      ; 4.789      ;
; 1.296 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.563      ;
; 1.302 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.569      ;
; 1.360 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.627      ;
; 1.393 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.660      ;
; 1.871 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.138      ;
; 1.927 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 3.076      ; 4.951      ;
; 2.043 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.310      ;
; 2.193 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.460      ;
; 2.206 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.473      ;
; 2.280 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.547      ;
; 2.374 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.641      ;
; 2.497 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.764      ;
; 2.561 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.828      ;
; 2.594 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.861      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.607 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.875      ;
; 0.624 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.890      ;
; 0.659 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.925      ;
; 0.663 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.929      ;
; 0.705 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.971      ;
; 0.766 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.032      ;
; 0.817 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.083      ;
; 0.819 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.085      ;
; 0.820 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.086      ;
; 0.824 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.090      ;
; 0.833 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.099      ;
; 0.841 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.107      ;
; 0.843 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.109      ;
; 0.891 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.846      ; 4.165      ;
; 0.911 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.177      ;
; 0.917 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.183      ;
; 0.918 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.184      ;
; 0.920 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.921 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.187      ;
; 0.990 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.256      ;
; 1.022 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.288      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.028 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.294      ;
; 1.029 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.295      ;
; 1.030 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.296      ;
; 1.031 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.297      ;
; 1.090 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.356      ;
; 1.172 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.438      ;
; 1.176 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.442      ;
; 1.191 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.457      ;
; 1.273 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.539      ;
; 1.299 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.565      ;
; 1.301 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.567      ;
; 1.381 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.647      ;
; 1.383 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.649      ;
; 1.424 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.846      ; 4.198      ;
; 1.767 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.033      ;
; 1.776 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.042      ;
; 2.001 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.267      ;
; 2.074 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.340      ;
; 2.256 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.522      ;
; 2.260 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.526      ;
; 2.357 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.623      ;
; 2.465 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.731      ;
; 2.467 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.733      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.445 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.043      ; 0.674      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.445 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|inst2'                                                                                            ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.614 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 1.039      ; 2.071      ;
; 1.136 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 1.039      ; 2.093      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                        ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.057 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.917      ; 2.180      ;
; 1.580 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.917      ; 2.203      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 330.69 MHz  ; 250.0 MHz       ; CLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 341.06 MHz  ; 341.06 MHz      ; lab11step2:inst2|clock_divider_1024:inst|inst10 ;                                                               ;
; 1422.48 MHz ; 437.64 MHz      ; lab11step1:inst1|inst                           ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 437.64 MHz      ; lab11step1:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -2.024 ; -5.108        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.932 ; -5.102        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.791 ; -0.791        ;
; lab11step2:inst2|inst2                           ; -0.375 ; -0.375        ;
; Manual                                           ; -0.232 ; -0.232        ;
; lab11step1:inst1|inst                            ; 0.297  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.297  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; Manual                                           ; 0.255 ; 0.000         ;
; CLK                                              ; 0.354 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.354 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.398 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.398 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.548 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.041 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -4.285        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step1:inst1|inst                            ; -1.285 ; -1.285        ;
; lab11step1:inst|inst                             ; -1.285 ; -1.285        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
; lab11step2:inst2|inst2                           ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.024 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.951      ;
; -2.003 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.930      ;
; -1.924 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.851      ;
; -1.777 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.704      ;
; -1.689 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.616      ;
; -1.676 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.603      ;
; -1.641 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.568      ;
; -1.450 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.377      ;
; -1.365 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.692      ; 4.759      ;
; -1.314 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 2.241      ;
; -0.877 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.692      ; 4.771      ;
; -0.753 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.680      ;
; -0.732 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.659      ;
; -0.653 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.580      ;
; -0.641 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.568      ;
; -0.506 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.433      ;
; -0.506 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.433      ;
; -0.425 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.352      ;
; -0.425 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.352      ;
; -0.423 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.350      ;
; -0.418 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.345      ;
; -0.405 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.332      ;
; -0.404 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.331      ;
; -0.404 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.331      ;
; -0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.329      ;
; -0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.329      ;
; -0.371 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.298      ;
; -0.370 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.297      ;
; -0.325 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.252      ;
; -0.325 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.252      ;
; -0.323 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.250      ;
; -0.323 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.250      ;
; -0.209 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.136      ;
; -0.208 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.135      ;
; -0.178 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.105      ;
; -0.178 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.105      ;
; -0.176 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.103      ;
; -0.176 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.103      ;
; -0.158 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.085      ;
; -0.077 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.004      ;
; -0.077 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.004      ;
; -0.076 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.003      ;
; -0.074 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 1.001      ;
; -0.036 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.963      ;
; 0.035  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.892      ;
; 0.061  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.866      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.932 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.859      ;
; -1.920 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.847      ;
; -1.811 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.738      ;
; -1.693 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.620      ;
; -1.684 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.611      ;
; -1.560 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.487      ;
; -1.484 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.411      ;
; -1.233 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.160      ;
; -1.221 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.148      ;
; -0.941 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.426      ; 4.089      ;
; -0.754 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.681      ;
; -0.742 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.669      ;
; -0.718 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.645      ;
; -0.706 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.633      ;
; -0.633 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.560      ;
; -0.597 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.524      ;
; -0.536 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.426      ; 4.184      ;
; -0.515 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.442      ;
; -0.506 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.433      ;
; -0.470 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.397      ;
; -0.427 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.354      ;
; -0.427 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.354      ;
; -0.424 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.351      ;
; -0.415 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.342      ;
; -0.415 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.342      ;
; -0.412 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.400 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.382 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.309      ;
; -0.306 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.233      ;
; -0.306 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.233      ;
; -0.306 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.233      ;
; -0.303 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.230      ;
; -0.279 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.206      ;
; -0.211 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.138      ;
; -0.209 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.136      ;
; -0.202 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.129      ;
; -0.184 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.111      ;
; -0.179 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.106      ;
; -0.179 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.106      ;
; -0.176 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.103      ;
; -0.141 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.068      ;
; -0.100 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.027      ;
; -0.076 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.003      ;
; -0.072 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.999      ;
; 0.035  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.892      ;
; 0.050  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.877      ;
; 0.052  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.875      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.791 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.788      ; 2.078      ;
; -0.365 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.788      ; 2.152      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'                                                                                             ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; -0.375 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 0.903      ; 2.010      ;
; 0.149  ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 0.903      ; 1.986      ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Manual'                                                                                               ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; -0.232 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 1.982      ; 2.926      ;
; 0.346  ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 1.982      ; 2.848      ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.297 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.039     ; 0.683      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.297 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Manual'                                                                                               ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.255 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 2.061      ; 2.720      ;
; 0.839 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 2.061      ; 2.804      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.608      ;
; 0.562 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.805      ;
; 0.574 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.817      ;
; 0.602 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.847      ;
; 0.612 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.855      ;
; 0.623 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.866      ;
; 0.742 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.985      ;
; 0.748 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.991      ;
; 0.748 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.992      ;
; 0.750 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 0.993      ;
; 0.776 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.019      ;
; 0.777 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.020      ;
; 0.858 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.101      ;
; 0.858 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.101      ;
; 0.859 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.102      ;
; 0.860 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.103      ;
; 0.904 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.147      ;
; 0.914 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.157      ;
; 0.914 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.157      ;
; 0.915 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.158      ;
; 0.915 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.158      ;
; 0.916 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.159      ;
; 0.928 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.171      ;
; 0.944 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.187      ;
; 0.945 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.188      ;
; 0.946 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.189      ;
; 0.997 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.240      ;
; 1.057 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.300      ;
; 1.077 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.320      ;
; 1.177 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.420      ;
; 1.187 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.430      ;
; 1.204 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 2.792      ; 4.410      ;
; 1.243 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.486      ;
; 1.273 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.516      ;
; 1.696 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 1.939      ;
; 1.725 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 2.792      ; 4.431      ;
; 1.866 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.109      ;
; 1.976 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.219      ;
; 1.987 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.230      ;
; 2.069 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.312      ;
; 2.149 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.392      ;
; 2.259 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.502      ;
; 2.315 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.558      ;
; 2.345 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.072      ; 2.588      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.563 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.806      ;
; 0.565 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.808      ;
; 0.574 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.817      ;
; 0.601 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.844      ;
; 0.605 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.848      ;
; 0.642 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.885      ;
; 0.691 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.934      ;
; 0.748 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.750 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.993      ;
; 0.750 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.993      ;
; 0.765 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.008      ;
; 0.771 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.014      ;
; 0.777 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.020      ;
; 0.779 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.022      ;
; 0.823 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.066      ;
; 0.838 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.083      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.083      ;
; 0.885 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.545      ; 3.824      ;
; 0.900 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.143      ;
; 0.929 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.934 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.177      ;
; 0.936 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.179      ;
; 0.936 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.179      ;
; 0.937 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.180      ;
; 0.939 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.182      ;
; 0.939 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.182      ;
; 0.997 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.240      ;
; 1.077 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.320      ;
; 1.080 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.323      ;
; 1.087 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.330      ;
; 1.167 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.410      ;
; 1.183 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.426      ;
; 1.186 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.429      ;
; 1.263 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.266 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.509      ;
; 1.326 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.545      ; 3.765      ;
; 1.584 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.827      ;
; 1.593 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.836      ;
; 1.798 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.041      ;
; 1.860 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.103      ;
; 2.037 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.280      ;
; 2.040 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.283      ;
; 2.127 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.370      ;
; 2.223 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.466      ;
; 2.226 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.469      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step1:inst1|inst'                                                                                               ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.398 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.039      ; 0.608      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step1:inst|inst'                                                                                            ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.398 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'                                                                                             ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.548 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 0.959      ; 1.891      ;
; 1.077 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 0.959      ; 1.920      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.041 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.838      ; 2.070      ;
; 1.468 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.838      ; 1.997      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -0.656 ; -0.656        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -0.578 ; -0.578        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.548 ; -0.548        ;
; Manual                                           ; 0.002  ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.063  ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.624  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.624  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.181 ; 0.000         ;
; CLK                                              ; 0.182 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.206 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.206 ; 0.000         ;
; Manual                                           ; 0.240 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.283 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.425 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -13.620       ;
; Manual                                           ; -3.000 ; -4.101        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; lab11step1:inst1|inst                            ; -1.000 ; -1.000        ;
; lab11step1:inst|inst                             ; -1.000 ; -1.000        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
; lab11step2:inst2|inst2                           ; -1.000 ; -1.000        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.656 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.602      ;
; -0.648 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 1.585      ; 2.815      ;
; -0.642 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.588      ;
; -0.588 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.534      ;
; -0.516 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.462      ;
; -0.468 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.414      ;
; -0.466 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.412      ;
; -0.447 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.393      ;
; -0.348 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.294      ;
; -0.264 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 1.210      ;
; 0.044  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.902      ;
; 0.058  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.888      ;
; 0.112  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.834      ;
; 0.122  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.824      ;
; 0.135  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 1.585      ; 2.532      ;
; 0.184  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.762      ;
; 0.212  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.734      ;
; 0.223  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.723      ;
; 0.223  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.723      ;
; 0.225  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.721      ;
; 0.225  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.721      ;
; 0.232  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.714      ;
; 0.234  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.712      ;
; 0.237  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.709      ;
; 0.237  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.709      ;
; 0.239  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.707      ;
; 0.239  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.707      ;
; 0.253  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.693      ;
; 0.278  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.668      ;
; 0.291  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.655      ;
; 0.291  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.655      ;
; 0.293  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.653      ;
; 0.293  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.653      ;
; 0.332  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.614      ;
; 0.333  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.613      ;
; 0.363  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.583      ;
; 0.363  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.583      ;
; 0.365  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.581      ;
; 0.365  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.581      ;
; 0.373  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.573      ;
; 0.411  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.535      ;
; 0.415  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.531      ;
; 0.415  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.531      ;
; 0.415  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.531      ;
; 0.441  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.505      ;
; 0.471  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.475      ;
; 0.487  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.459      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.578 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.523      ;
; -0.574 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.519      ;
; -0.500 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.445      ;
; -0.459 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.404      ;
; -0.439 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.384      ;
; -0.374 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.319      ;
; -0.339 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 1.439      ; 2.380      ;
; -0.323 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.268      ;
; -0.197 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.142      ;
; -0.193 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.138      ;
; 0.046  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.899      ;
; 0.050  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.895      ;
; 0.060  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.885      ;
; 0.064  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.881      ;
; 0.124  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.821      ;
; 0.138  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.807      ;
; 0.165  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.780      ;
; 0.185  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.760      ;
; 0.199  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.746      ;
; 0.223  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.722      ;
; 0.223  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.722      ;
; 0.227  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.227  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.228  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.232  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.713      ;
; 0.249  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.696      ;
; 0.250  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.695      ;
; 0.301  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.301  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.301  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.306  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.639      ;
; 0.329  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.616      ;
; 0.330  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.615      ;
; 0.331  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.614      ;
; 0.335  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.348  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.597      ;
; 0.360  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 1.439      ; 2.181      ;
; 0.362  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.583      ;
; 0.362  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.583      ;
; 0.367  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.578      ;
; 0.398  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.547      ;
; 0.401  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.544      ;
; 0.409  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.536      ;
; 0.415  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.530      ;
; 0.468  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.479  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.466      ;
; 0.481  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.464      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.548 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.415      ; 1.450      ;
; 0.393  ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.415      ; 1.009      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Manual'                                                                                              ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.002 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 0.980      ; 1.570      ;
; 0.531 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 0.980      ; 1.541      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'                                                                                            ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.063 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 0.463      ; 1.012      ;
; 0.562 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 0.463      ; 1.013      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.624 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.624 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.267 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.394      ;
; 0.278 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 1.510      ; 1.989      ;
; 0.301 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.305 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.431      ;
; 0.323 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.449      ;
; 0.361 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.487      ;
; 0.367 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.369 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.370 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.376 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.379 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.505      ;
; 0.380 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.506      ;
; 0.415 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.541      ;
; 0.417 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.543      ;
; 0.417 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.543      ;
; 0.418 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.430 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.556      ;
; 0.451 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.577      ;
; 0.469 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.595      ;
; 0.471 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.478 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.604      ;
; 0.496 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.622      ;
; 0.526 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.652      ;
; 0.530 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.656      ;
; 0.544 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.670      ;
; 0.574 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.700      ;
; 0.598 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.724      ;
; 0.598 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.724      ;
; 0.628 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.754      ;
; 0.628 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.754      ;
; 0.793 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.919      ;
; 0.798 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.924      ;
; 0.920 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.046      ;
; 0.952 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 1.510      ; 2.161      ;
; 0.954 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.080      ;
; 1.029 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.155      ;
; 1.033 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.159      ;
; 1.077 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.203      ;
; 1.131 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.257      ;
; 1.131 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.257      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.269 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.394      ;
; 0.274 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.399      ;
; 0.303 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.433      ;
; 0.365 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.490      ;
; 0.368 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.493      ;
; 0.370 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.495      ;
; 0.371 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.496      ;
; 0.377 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.502      ;
; 0.377 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.502      ;
; 0.427 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.552      ;
; 0.427 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.552      ;
; 0.429 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.554      ;
; 0.430 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.555      ;
; 0.448 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 1.646      ; 2.313      ;
; 0.453 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.578      ;
; 0.458 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.583      ;
; 0.460 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.588      ;
; 0.474 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.599      ;
; 0.474 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.599      ;
; 0.476 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.601      ;
; 0.477 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.602      ;
; 0.483 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.608      ;
; 0.488 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.613      ;
; 0.527 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.652      ;
; 0.551 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.676      ;
; 0.586 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.711      ;
; 0.617 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.742      ;
; 0.617 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.742      ;
; 0.633 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.758      ;
; 0.853 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 0.978      ;
; 0.924 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.049      ;
; 1.015 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.140      ;
; 1.025 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.150      ;
; 1.045 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.170      ;
; 1.089 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.214      ;
; 1.148 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.273      ;
; 1.179 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.304      ;
; 1.195 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.041      ; 1.320      ;
; 1.201 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 1.646      ; 2.566      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step1:inst1|inst'                                                                                               ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.206 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step1:inst|inst'                                                                                            ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.206 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Manual'                                                                                               ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.240 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 1.024      ; 1.473      ;
; 0.774 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 1.024      ; 1.507      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'                                                                                             ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.283 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 0.492      ; 0.964      ;
; 0.788 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 0.492      ; 0.969      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.425 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.443      ; 0.972      ;
; 1.357 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.443      ; 1.404      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.310  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                              ; -2.310  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  Manual                                           ; -0.345  ; 0.240 ; N/A      ; N/A     ; -3.000              ;
;  lab11step1:inst1|inst                            ; 0.210   ; 0.206 ; N/A      ; N/A     ; -1.285              ;
;  lab11step1:inst|inst                             ; 0.210   ; 0.206 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.935  ; 0.425 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst|inst10  ; -2.199  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|inst2                           ; -0.460  ; 0.283 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                   ; -14.911 ; 0.0   ; 0.0      ; 0.0     ; -38.125             ;
;  CLK                                              ; -6.590  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  Manual                                           ; -0.345  ; 0.000 ; N/A      ; N/A     ; -4.285              ;
;  lab11step1:inst1|inst                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step1:inst|inst                             ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.935  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst|inst10  ; -6.581  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  lab11step2:inst2|inst2                           ; -0.460  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 1             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 2             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 3             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 4             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 6             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; W                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 54       ; 0        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; 0        ; 0        ; 0        ; 1        ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; 0        ; 0        ; 0        ; 1        ;
; Manual                                           ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step2:inst2|inst2                           ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst|inst                             ; Manual                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 54       ; 0        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; 0        ; 0        ; 0        ; 1        ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; 0        ; 0        ; 0        ; 1        ;
; Manual                                           ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step2:inst2|inst2                           ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst|inst                             ; Manual                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Target                                           ; Clock                                            ; Type ; Status      ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; CLK                                              ; CLK                                              ; Base ; Constrained ;
; Manual                                           ; Manual                                           ; Base ; Constrained ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; Base ; Constrained ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; Base ; Constrained ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; lab11step2:inst2|inst2                           ; lab11step2:inst2|inst2                           ; Base ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Nov 19 15:29:25 2019
Info: Command: quartus_sta lab11step3 -c lab11step3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lab11step1:inst|inst lab11step1:inst|inst
    Info (332105): create_clock -period 1.000 -name Manual Manual
    Info (332105): create_clock -period 1.000 -name lab11step1:inst1|inst lab11step1:inst1|inst
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|inst2 lab11step2:inst2|inst2
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|clock_divider_1024:inst1|inst10 lab11step2:inst2|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|clock_divider_1024:inst|inst10 lab11step2:inst2|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.310              -6.590 CLK 
    Info (332119):    -2.199              -6.581 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.935              -0.935 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.460              -0.460 lab11step2:inst2|inst2 
    Info (332119):    -0.345              -0.345 Manual 
    Info (332119):     0.210               0.000 lab11step1:inst1|inst 
    Info (332119):     0.210               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 Manual 
    Info (332119):     0.402               0.000 CLK 
    Info (332119):     0.403               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.445               0.000 lab11step1:inst1|inst 
    Info (332119):     0.445               0.000 lab11step1:inst|inst 
    Info (332119):     0.614               0.000 lab11step2:inst2|inst2 
    Info (332119):     1.057               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -3.000              -4.285 Manual 
    Info (332119):    -1.285             -12.850 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 lab11step1:inst1|inst 
    Info (332119):    -1.285              -1.285 lab11step1:inst|inst 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.024              -5.108 CLK 
    Info (332119):    -1.932              -5.102 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.791              -0.791 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.375              -0.375 lab11step2:inst2|inst2 
    Info (332119):    -0.232              -0.232 Manual 
    Info (332119):     0.297               0.000 lab11step1:inst1|inst 
    Info (332119):     0.297               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.255               0.000 Manual 
    Info (332119):     0.354               0.000 CLK 
    Info (332119):     0.354               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.398               0.000 lab11step1:inst1|inst 
    Info (332119):     0.398               0.000 lab11step1:inst|inst 
    Info (332119):     0.548               0.000 lab11step2:inst2|inst2 
    Info (332119):     1.041               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -3.000              -4.285 Manual 
    Info (332119):    -1.285             -12.850 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 lab11step1:inst1|inst 
    Info (332119):    -1.285              -1.285 lab11step1:inst|inst 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|inst2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.656              -0.656 CLK 
    Info (332119):    -0.578              -0.578 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.548              -0.548 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):     0.002               0.000 Manual 
    Info (332119):     0.063               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.624               0.000 lab11step1:inst1|inst 
    Info (332119):     0.624               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 CLK 
    Info (332119):     0.206               0.000 lab11step1:inst1|inst 
    Info (332119):     0.206               0.000 lab11step1:inst|inst 
    Info (332119):     0.240               0.000 Manual 
    Info (332119):     0.283               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.425               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 CLK 
    Info (332119):    -3.000              -4.101 Manual 
    Info (332119):    -1.000             -10.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 lab11step1:inst1|inst 
    Info (332119):    -1.000              -1.000 lab11step1:inst|inst 
    Info (332119):    -1.000              -1.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 lab11step2:inst2|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Tue Nov 19 15:29:30 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


