{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733671027866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733671027867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 22:17:07 2024 " "Processing started: Sun Dec  8 22:17:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733671027867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671027867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finpro_Automated_Smarthome -c Testbench_Finpro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Finpro_Automated_Smarthome -c Testbench_Finpro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671027868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733671028415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733671028415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_finpro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_finpro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_Smarthome-Behavior " "Found design unit 1: Testbench_Smarthome-Behavior" {  } { { "Testbench_Finpro.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Testbench_Finpro.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_Smarthome " "Found entity 1: Testbench_Smarthome" {  } { { "Testbench_Finpro.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Testbench_Finpro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_monitoring_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_monitoring_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Monitoring_System-Behavioral " "Found design unit 1: State_Monitoring_System-Behavioral" {  } { { "State_Monitoring_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/State_Monitoring_System.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038573 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Monitoring_System " "Found entity 1: State_Monitoring_System" {  } { { "State_Monitoring_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/State_Monitoring_System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Smart_Home_Controller-Integrated " "Found design unit 1: Smart_Home_Controller-Integrated" {  } { { "Integration.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Integration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Smart_Home_Controller " "Found entity 1: Smart_Home_Controller" {  } { { "Integration.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Integration.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038575 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"uut\";  expecting \"begin\", or a declaration statement Finpro_Testbecnh.vhd(23) " "VHDL syntax error at Finpro_Testbecnh.vhd(23) near text \"uut\";  expecting \"begin\", or a declaration statement" {  } { { "Finpro_Testbecnh.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Finpro_Testbecnh.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finpro_testbecnh.vhd 0 0 " "Found 0 design units, including 0 entities, in source file finpro_testbecnh.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enviroment_monitoring_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enviroment_monitoring_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Environment_Monitoring_Module-Dataflow " "Found design unit 1: Environment_Monitoring_Module-Dataflow" {  } { { "Enviroment_Monitoring_MOdule.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Enviroment_Monitoring_MOdule.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Environment_Monitoring_Module " "Found entity 1: Environment_Monitoring_Module" {  } { { "Enviroment_Monitoring_MOdule.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Enviroment_Monitoring_MOdule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_System-Structural " "Found design unit 1: Display_System-Structural" {  } { { "Display_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Display_System.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_System " "Found entity 1: Display_System" {  } { { "Display_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Display_System.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_control_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_control_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Device_Control_Module-Behavioral " "Found design unit 1: Device_Control_Module-Behavioral" {  } { { "Device_Control_Module.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Device_Control_Module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Device_Control_Module " "Found entity 1: Device_Control_Module" {  } { { "Device_Control_Module.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Device_Control_Module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automation_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automation_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Automation_Module-Behavioral " "Found design unit 1: Automation_Module-Behavioral" {  } { { "Automation_Module.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Automation_Module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Automation_Module " "Found entity 1: Automation_Module" {  } { { "Automation_Module.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Automation_Module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm_System-Behavioral " "Found design unit 1: Alarm_System-Behavioral" {  } { { "Alarm_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Alarm_System.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm_System " "Found entity 1: Alarm_System" {  } { { "Alarm_System.vhd" "" { Text "C:/intelFPGA/FinproPSD/Digital-Voting-System_Final-Project-PA17/Alarm_System.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733671038590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733671038753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  8 22:17:18 2024 " "Processing ended: Sun Dec  8 22:17:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733671038753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733671038753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733671038753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733671038753 ""}
