--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y7.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.430   host/rst3
                                                       host/flop3
    SLICE_X31Y7.A2       net (fanout=2)        1.041   host/rst3
    SLICE_X31Y7.CLK      Tas                   0.264   host/rst3
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.694ns logic, 1.041ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X31Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.505 - 0.313)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y3.CQ       Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X31Y5.AX       net (fanout=1)        0.859   host/rst1
    SLICE_X31Y5.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.544ns logic, 0.859ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.496 - 0.313)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.430   host/rst2
                                                       host/flop2
    SLICE_X31Y7.AX       net (fanout=2)        0.487   host/rst2
    SLICE_X31Y7.CLK      Tdick                 0.114   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.544ns logic, 0.487ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (0.225 - 0.101)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.198   host/rst2
                                                       host/flop2
    SLICE_X31Y7.AX       net (fanout=2)        0.214   host/rst2
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.257ns logic, 0.214ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X31Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.133ns (0.234 - 0.101)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y3.CQ       Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X31Y5.AX       net (fanout=1)        0.378   host/rst1
    SLICE_X31Y5.CLK      Tckdi       (-Th)    -0.059   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.257ns logic, 0.378ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y7.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.198   host/rst3
                                                       host/flop3
    SLICE_X31Y7.A2       net (fanout=2)        0.494   host/rst3
    SLICE_X31Y7.CLK      Tah         (-Th)    -0.155   host/rst3
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.353ns logic, 0.494ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y36.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44656 paths analyzed, 8499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.600ns.
--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAMB16_X1Y12.WEA0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.CQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X19Y22.A2      net (fanout=33)       6.308   RAM_addr_wr_counter<10>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA0    net (fanout=2)        1.198   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.620ns (1.114ns logic, 7.506ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      7.084ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.DQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X19Y22.A4      net (fanout=33)       4.772   RAM_addr_wr_counter<11>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA0    net (fanout=2)        1.198   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (1.114ns logic, 5.970ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      6.821ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.605 - 0.647)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.525   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X19Y22.A3      net (fanout=33)       4.509   RAM_addr_wr_counter<12>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA0    net (fanout=2)        1.198   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (1.114ns logic, 5.707ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAMB16_X1Y12.WEA1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.599ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.CQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X19Y22.A2      net (fanout=33)       6.308   RAM_addr_wr_counter<10>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA1    net (fanout=2)        1.177   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.599ns (1.114ns logic, 7.485ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      7.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.605 - 0.650)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.DQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X19Y22.A4      net (fanout=33)       4.772   RAM_addr_wr_counter<11>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA1    net (fanout=2)        1.177   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (1.114ns logic, 5.949ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      6.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.605 - 0.647)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.525   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X19Y22.A3      net (fanout=33)       4.509   RAM_addr_wr_counter<12>
    SLICE_X19Y22.A       Tilo                  0.259   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o1
    RAMB16_X1Y12.WEA1    net (fanout=2)        1.177   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_119_o
    RAMB16_X1Y12.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.800ns (1.114ns logic, 5.686ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAMB16_X3Y42.WEA1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.372ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.DQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X43Y80.A3      net (fanout=33)       5.715   RAM_addr_wr_counter<11>
    SLICE_X43Y80.A       Tilo                  0.259   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o1
    RAMB16_X3Y42.WEA1    net (fanout=2)        1.543   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (1.114ns logic, 7.258ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      7.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.675 - 0.744)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.AQ      Tcko                  0.525   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X43Y80.A5      net (fanout=33)       4.937   RAM_addr_wr_counter<12>
    SLICE_X43Y80.A       Tilo                  0.259   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o1
    RAMB16_X3Y42.WEA1    net (fanout=2)        1.543   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (1.114ns logic, 6.480ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      6.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.CQ      Tcko                  0.525   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X43Y80.A2      net (fanout=33)       4.321   RAM_addr_wr_counter<10>
    SLICE_X43Y80.A       Tilo                  0.259   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o1
    RAMB16_X3Y42.WEA1    net (fanout=2)        1.543   RAM_bank_4_MSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_121_o
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (1.114ns logic, 5.864ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[10].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[10].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.CQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[10].pc_flop
    RAMB16_X1Y2.DIA0     net (fanout=3)        0.140   host/core0/core0/a0/pico_addr<10>
    RAMB16_X1Y2.CLKA     Trckd_DIA   (-Th)     0.053   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.147ns logic, 0.140ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst (RAMB16_X2Y22.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pi82/ep_dataout_4 (FF)
  Destination:          RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pi82/ep_dataout_4 to RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.198   pipe_in_data_2_MSW<7>
                                                       pi82/ep_dataout_4
    RAMB16_X2Y22.DIA4    net (fanout=8)        0.148   pipe_in_data_2_MSW<4>
    RAMB16_X2Y22.CLKA    Trckd_DIA   (-Th)     0.053   RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
                                                       RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.145ns logic, 0.148ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst (RAMB16_X2Y22.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pi82/ep_dataout_6 (FF)
  Destination:          RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pi82/ep_dataout_6 to RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.CQ      Tcko                  0.198   pipe_in_data_2_MSW<7>
                                                       pi82/ep_dataout_6
    RAMB16_X2Y22.DIA6    net (fanout=8)        0.148   pipe_in_data_2_MSW<6>
    RAMB16_X2Y22.CLKA    Trckd_DIA   (-Th)     0.053   RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
                                                       RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.145ns logic, 0.148ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.204ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X0Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.874ns (Levels of Logic = 1)
  Clock Path Skew:      -0.465ns (1.996 - 2.461)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B6       net (fanout=1)        2.313   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (0.968ns logic, 4.906ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.589 - 0.671)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.CQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B5       net (fanout=4)        2.628   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (1.017ns logic, 5.221ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X0Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.465ns (1.996 - 2.461)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B6       net (fanout=1)        2.313   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.957ns logic, 4.906ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.589 - 0.671)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.CQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B5       net (fanout=4)        2.628   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.006ns logic, 5.221ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X0Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.465ns (1.996 - 2.461)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B6       net (fanout=1)        2.313   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      5.840ns (0.934ns logic, 4.906ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.589 - 0.671)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.CQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B5       net (fanout=4)        2.628   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X3Y84.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y104.SR      net (fanout=55)       2.593   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y104.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (0.983ns logic, 5.221ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4 (SLICE_X3Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y91.SR       net (fanout=63)       0.290   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y91.CLK      Tcksr       (-Th)     0.131   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.067ns logic, 0.290ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (SLICE_X3Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y91.SR       net (fanout=63)       0.290   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y91.CLK      Tcksr       (-Th)     0.128   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.070ns logic, 0.290ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X1Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y90.SR       net (fanout=63)       0.294   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y90.CLK      Tcksr       (-Th)     0.132   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.066ns logic, 0.294ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y84.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 64 failing endpoints
 64 timing errors detected. (64 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 4818.880ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X4Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -15.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.020ns
  Data Path Delay:      2.029ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.631ns (4.503 - 17.134)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y79.CQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7
    SLICE_X4Y81.DX       net (fanout=1)        1.439   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
    SLICE_X4Y81.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.590ns logic, 1.439ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X4Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -14.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.316ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.606ns (4.528 - 17.134)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y79.DMUX     Tshcko                0.535   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X4Y78.CX       net (fanout=1)        0.667   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X4Y78.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.649ns logic, 0.667ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X9Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -14.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.605ns (4.502 - 17.107)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.AQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X9Y80.AX       net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X9Y80.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIPA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8
    RAMB16_X0Y20.DIPA3   net (fanout=2)        0.135   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8
    RAMB16_X0Y20.CLKA    Trckd_DIPA  (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.145ns logic, 0.135ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7
    RAMB16_X0Y20.DIA31   net (fanout=2)        0.160   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.145ns logic, 0.160ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7 (SLICE_X16Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<7>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6
    SLICE_X16Y54.DX      net (fanout=1)        0.137   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<6>
    SLICE_X16Y54.CLK     Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<7>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 823935714 paths analyzed, 19573 endpoints analyzed, 4382 failing endpoints
 4382 timing errors detected. (4373 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  26.627ns.
--------------------------------------------------------------------------------

Paths for end point analog_out_sequencer_3/stim_counter_0 (SLICE_X16Y44.A5), 7039 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd63 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      26.577ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.610 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd63 to analog_out_sequencer_3/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.CQ      Tcko                  0.525   main_state_FSM_FFd64
                                                       main_state_FSM_FFd63
    SLICE_X47Y46.C4      net (fanout=22)       0.554   main_state_FSM_FFd63
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.C       Tilo                  0.259   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X29Y76.A1      net (fanout=26)       0.977   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X16Y44.A5      net (fanout=8)        2.964   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X16Y44.CLK     Tas                   0.349   analog_out_sequencer_3/stim_counter<0>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_3/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     26.577ns (3.542ns logic, 23.035ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd63 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      26.530ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.610 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd63 to analog_out_sequencer_3/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.CQ      Tcko                  0.525   main_state_FSM_FFd64
                                                       main_state_FSM_FFd63
    SLICE_X47Y46.C4      net (fanout=22)       0.554   main_state_FSM_FFd63
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.CMUX    Tilo                  0.337   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o<31>1
    SLICE_X29Y76.A3      net (fanout=241)      0.852   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X16Y44.A5      net (fanout=8)        2.964   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X16Y44.CLK     Tas                   0.349   analog_out_sequencer_3/stim_counter<0>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_3/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     26.530ns (3.620ns logic, 22.910ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd79 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      26.476ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.610 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd79 to analog_out_sequencer_3/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.DQ      Tcko                  0.430   main_state_FSM_FFd79
                                                       main_state_FSM_FFd79
    SLICE_X47Y46.C1      net (fanout=23)       0.548   main_state_FSM_FFd79
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.C       Tilo                  0.259   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X29Y76.A1      net (fanout=26)       0.977   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X16Y44.A5      net (fanout=8)        2.964   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X16Y44.CLK     Tas                   0.349   analog_out_sequencer_3/stim_counter<0>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_3/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     26.476ns (3.447ns logic, 23.029ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_3/DIN (SLICE_X13Y60.D3), 25768637 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          DAC_output_3/DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.410ns (Levels of Logic = 22)
  Clock Path Skew:      -0.023ns (0.727 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to DAC_output_3/DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.AQ      Tcko                  0.476   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X24Y44.B4      net (fanout=8)        3.801   DAC_reref_register<1>
    SLICE_X24Y44.COUT    Topcyb                0.448   ep18wirein<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.COUT    Tbyp                  0.091   DAC_thresh_pol_3
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.COUT    Tbyp                  0.091   DAC_register_3<4>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.DMUX    Tcind                 0.289   DAC_register_3<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_xor<15>
    SLICE_X20Y43.D1      net (fanout=32)       1.805   DAC_output_3/n0286<15>
    SLICE_X20Y43.COUT    Topcyd                0.290   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_lut<3>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.BMUX    Tcinb                 0.277   main_state_main_state[31]_GND_1_o_select_667_OUT<1>30
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_xor<17>
    SLICE_X15Y46.A2      net (fanout=38)       1.511   DAC_output_3/multiplier_in_before_limit<17>
    SLICE_X15Y46.A       Tilo                  0.259   wi17/ep_datahold<3>
                                                       DAC_output_3/Mmux_multiplier_in151
    SLICE_X14Y46.A4      net (fanout=3)        2.056   DAC_output_3/multiplier_in<6>
    SLICE_X14Y46.COUT    Topcya                0.474   ep17wirein<0>
                                                       DAC_output_3/Madd_add_result_lut<4>
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.COUT    Tbyp                  0.093   DAC_output_3/Madd_add_result_cy<11>
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.DMUX    Tcind                 0.320   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X6Y45.B4       net (fanout=88)       1.465   DAC_output_3/add_result<15>
    SLICE_X6Y45.BMUX     Tilo                  0.326   SDRAM_FIFO_inst/buffer_byte_addr_wr_ti<22>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o11
    SLICE_X9Y46.B2       net (fanout=26)       1.346   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o1
    SLICE_X9Y46.B        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o7111
    SLICE_X9Y46.A4       net (fanout=3)        0.518   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o711
    SLICE_X9Y46.A        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o721
    SLICE_X13Y45.A2      net (fanout=21)       1.215   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o72
    SLICE_X13Y45.A       Tilo                  0.259   DAC_output_3/input_suppressed<4>
                                                       DAC_output_3/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X9Y50.B2       net (fanout=1)        1.450   DAC_output_3/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X9Y50.B        Tilo                  0.259   DAC_output_3/Mmux_input_scaled<11>_3
                                                       DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B6      net (fanout=1)        0.846   DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_667_OUT<11>33
                                                       DAC_output_3/Mmux_register31
    SLICE_X6Y54.A1       net (fanout=2)        1.533   DAC_output_register_3<11>
    SLICE_X6Y54.A        Tilo                  0.254   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.D5       net (fanout=1)        0.365   DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.CMUX     Topdc                 0.456   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7_F
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.D3      net (fanout=1)        1.387   DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.CLK     Tas                   0.373   DAC_output_3/DIN
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o13
                                                       DAC_output_3/DIN
    -------------------------------------------------  ---------------------------
    Total                                     25.410ns (6.085ns logic, 19.325ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          DAC_output_3/DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.268ns (Levels of Logic = 22)
  Clock Path Skew:      -0.023ns (0.727 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to DAC_output_3/DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.AQ      Tcko                  0.476   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X24Y44.B4      net (fanout=8)        3.801   DAC_reref_register<1>
    SLICE_X24Y44.COUT    Topcyb                0.448   ep18wirein<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.COUT    Tbyp                  0.091   DAC_thresh_pol_3
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.COUT    Tbyp                  0.091   DAC_register_3<4>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.DMUX    Tcind                 0.289   DAC_register_3<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_xor<15>
    SLICE_X20Y43.C4      net (fanout=32)       1.628   DAC_output_3/n0286<15>
    SLICE_X20Y43.COUT    Topcyc                0.325   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_lut<2>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.BMUX    Tcinb                 0.277   main_state_main_state[31]_GND_1_o_select_667_OUT<1>30
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_xor<17>
    SLICE_X15Y46.A2      net (fanout=38)       1.511   DAC_output_3/multiplier_in_before_limit<17>
    SLICE_X15Y46.A       Tilo                  0.259   wi17/ep_datahold<3>
                                                       DAC_output_3/Mmux_multiplier_in151
    SLICE_X14Y46.A4      net (fanout=3)        2.056   DAC_output_3/multiplier_in<6>
    SLICE_X14Y46.COUT    Topcya                0.474   ep17wirein<0>
                                                       DAC_output_3/Madd_add_result_lut<4>
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.COUT    Tbyp                  0.093   DAC_output_3/Madd_add_result_cy<11>
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.DMUX    Tcind                 0.320   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X6Y45.B4       net (fanout=88)       1.465   DAC_output_3/add_result<15>
    SLICE_X6Y45.BMUX     Tilo                  0.326   SDRAM_FIFO_inst/buffer_byte_addr_wr_ti<22>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o11
    SLICE_X9Y46.B2       net (fanout=26)       1.346   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o1
    SLICE_X9Y46.B        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o7111
    SLICE_X9Y46.A4       net (fanout=3)        0.518   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o711
    SLICE_X9Y46.A        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o721
    SLICE_X13Y45.A2      net (fanout=21)       1.215   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o72
    SLICE_X13Y45.A       Tilo                  0.259   DAC_output_3/input_suppressed<4>
                                                       DAC_output_3/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X9Y50.B2       net (fanout=1)        1.450   DAC_output_3/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X9Y50.B        Tilo                  0.259   DAC_output_3/Mmux_input_scaled<11>_3
                                                       DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B6      net (fanout=1)        0.846   DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_667_OUT<11>33
                                                       DAC_output_3/Mmux_register31
    SLICE_X6Y54.A1       net (fanout=2)        1.533   DAC_output_register_3<11>
    SLICE_X6Y54.A        Tilo                  0.254   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.D5       net (fanout=1)        0.365   DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.CMUX     Topdc                 0.456   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7_F
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.D3      net (fanout=1)        1.387   DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.CLK     Tas                   0.373   DAC_output_3/DIN
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o13
                                                       DAC_output_3/DIN
    -------------------------------------------------  ---------------------------
    Total                                     25.268ns (6.120ns logic, 19.148ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          DAC_output_3/DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.139ns (Levels of Logic = 22)
  Clock Path Skew:      -0.023ns (0.727 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to DAC_output_3/DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.AQ      Tcko                  0.476   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X24Y44.B4      net (fanout=8)        3.801   DAC_reref_register<1>
    SLICE_X24Y44.COUT    Topcyb                0.448   ep18wirein<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<3>
    SLICE_X24Y45.COUT    Tbyp                  0.091   DAC_thresh_pol_3
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<7>
    SLICE_X24Y46.COUT    Tbyp                  0.091   DAC_register_3<4>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0286_Madd_Madd_cy<11>
    SLICE_X24Y47.DMUX    Tcind                 0.289   DAC_register_3<8>
                                                       DAC_output_3/Madd_n0286_Madd_Madd_xor<15>
    SLICE_X20Y43.D1      net (fanout=32)       1.805   DAC_output_3/n0286<15>
    SLICE_X20Y43.COUT    Topcyd                0.290   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_lut<3>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<11>
    SLICE_X20Y46.COUT    Tbyp                  0.091   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_cy<15>
    SLICE_X20Y47.BMUX    Tcinb                 0.277   main_state_main_state[31]_GND_1_o_select_667_OUT<1>30
                                                       DAC_output_3/Madd_multiplier_in_before_limit_Madd_Madd_xor<17>
    SLICE_X15Y46.A2      net (fanout=38)       1.511   DAC_output_3/multiplier_in_before_limit<17>
    SLICE_X15Y46.A       Tilo                  0.259   wi17/ep_datahold<3>
                                                       DAC_output_3/Mmux_multiplier_in151
    SLICE_X14Y46.A4      net (fanout=3)        2.056   DAC_output_3/multiplier_in<6>
    SLICE_X14Y46.COUT    Topcya                0.474   ep17wirein<0>
                                                       DAC_output_3/Madd_add_result_lut<4>
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X14Y47.COUT    Tbyp                  0.093   DAC_output_3/Madd_add_result_cy<11>
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X14Y48.CMUX    Tcinc                 0.279   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X6Y45.B3       net (fanout=13)       1.235   DAC_output_3/add_result<14>
    SLICE_X6Y45.BMUX     Tilo                  0.326   SDRAM_FIFO_inst/buffer_byte_addr_wr_ti<22>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o11
    SLICE_X9Y46.B2       net (fanout=26)       1.346   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_28_o1
    SLICE_X9Y46.B        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o7111
    SLICE_X9Y46.A4       net (fanout=3)        0.518   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o711
    SLICE_X9Y46.A        Tilo                  0.259   DAC_output_3/input_suppressed<3>
                                                       DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o721
    SLICE_X13Y45.A2      net (fanout=21)       1.215   DAC_output_3/input_suppressed[14]_input_suppressed[15]_equal_34_o72
    SLICE_X13Y45.A       Tilo                  0.259   DAC_output_3/input_suppressed<4>
                                                       DAC_output_3/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X9Y50.B2       net (fanout=1)        1.450   DAC_output_3/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X9Y50.B        Tilo                  0.259   DAC_output_3/Mmux_input_scaled<11>_3
                                                       DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B6      net (fanout=1)        0.846   DAC_output_3/Mmux_input_scaled<11>_3
    SLICE_X13Y56.B       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_667_OUT<11>33
                                                       DAC_output_3/Mmux_register31
    SLICE_X6Y54.A1       net (fanout=2)        1.533   DAC_output_register_3<11>
    SLICE_X6Y54.A        Tilo                  0.254   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.D5       net (fanout=1)        0.365   DAC_output_3/main_state[31]_GND_84_o_Select_123_o6
    SLICE_X6Y54.CMUX     Topdc                 0.456   DAC_output_3/main_state[31]_GND_84_o_Select_123_o4
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7_F
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.D3      net (fanout=1)        1.387   DAC_output_3/main_state[31]_GND_84_o_Select_123_o7
    SLICE_X13Y60.CLK     Tas                   0.373   DAC_output_3/DIN
                                                       DAC_output_3/main_state[31]_GND_84_o_Select_123_o13
                                                       DAC_output_3/DIN
    -------------------------------------------------  ---------------------------
    Total                                     25.139ns (6.044ns logic, 19.095ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point analog_out_sequencer_3/stim_counter_7 (SLICE_X6Y34.A1), 7039 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd63 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_7 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.230ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.611 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd63 to analog_out_sequencer_3/stim_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.CQ      Tcko                  0.525   main_state_FSM_FFd64
                                                       main_state_FSM_FFd63
    SLICE_X47Y46.C4      net (fanout=22)       0.554   main_state_FSM_FFd63
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.C       Tilo                  0.259   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X29Y76.A1      net (fanout=26)       0.977   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X6Y34.A1       net (fanout=8)        1.627   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X6Y34.CLK      Tas                   0.339   analog_out_sequencer_3/stim_counter<4>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<7>2
                                                       analog_out_sequencer_3/stim_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     25.230ns (3.532ns logic, 21.698ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd63 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_7 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.183ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.611 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd63 to analog_out_sequencer_3/stim_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.CQ      Tcko                  0.525   main_state_FSM_FFd64
                                                       main_state_FSM_FFd63
    SLICE_X47Y46.C4      net (fanout=22)       0.554   main_state_FSM_FFd63
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.CMUX    Tilo                  0.337   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o<31>1
    SLICE_X29Y76.A3      net (fanout=241)      0.852   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X6Y34.A1       net (fanout=8)        1.627   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X6Y34.CLK      Tas                   0.339   analog_out_sequencer_3/stim_counter<4>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<7>2
                                                       analog_out_sequencer_3/stim_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     25.183ns (3.610ns logic, 21.573ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd79 (FF)
  Destination:          analog_out_sequencer_3/stim_counter_7 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.129ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.611 - 0.625)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd79 to analog_out_sequencer_3/stim_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.DQ      Tcko                  0.430   main_state_FSM_FFd79
                                                       main_state_FSM_FFd79
    SLICE_X47Y46.C1      net (fanout=23)       0.548   main_state_FSM_FFd79
    SLICE_X47Y46.CMUX    Tilo                  0.337   main_state_FSM_FFd79
                                                       main_state_main_state[2]4_SW0
    SLICE_X47Y46.A5      net (fanout=1)        0.870   N170
    SLICE_X47Y46.A       Tilo                  0.259   main_state_FSM_FFd79
                                                       main_state_main_state[2]4
    SLICE_X41Y49.A1      net (fanout=2)        1.642   main_state_main_state[2]4
    SLICE_X41Y49.A       Tilo                  0.259   main_state_FSM_FFd111
                                                       main_state_main_state[3]2_SW0
    SLICE_X41Y69.B5      net (fanout=1)        3.291   N172
    SLICE_X41Y69.B       Tilo                  0.259   ep1ewirein<15>
                                                       main_state_main_state[3]2
    SLICE_X39Y67.D5      net (fanout=2)        0.659   main_state_main_state[3]2
    SLICE_X39Y67.D       Tilo                  0.259   ep1awirein<9>
                                                       main_state_main_state[6]5
    SLICE_X27Y80.A6      net (fanout=12)       2.212   main_state[6]
    SLICE_X27Y80.A       Tilo                  0.259   analog_out_sequencer_8/event_repeat_stim<3>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X31Y76.C1      net (fanout=3)        1.807   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X31Y76.C       Tilo                  0.259   N1577
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X29Y76.A1      net (fanout=26)       0.977   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X29Y76.A       Tilo                  0.259   wo24/wirehold<1>
                                                       analog_out_sequencer_1/out
    SLICE_X23Y83.B1      net (fanout=10)       1.732   analog_out_sequencer_1/n0125
    SLICE_X23Y83.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C4       net (fanout=8)        6.327   analog_out_sequencer_1/_n0424
    SLICE_X3Y27.C        Tilo                  0.259   analog_out_sequencer_3/stim_counter<1>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X6Y34.A1       net (fanout=8)        1.627   analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X6Y34.CLK      Tas                   0.339   analog_out_sequencer_3/stim_counter<4>
                                                       analog_out_sequencer_3/main_state[31]_stim_counter[7]_select_103_OUT<7>2
                                                       analog_out_sequencer_3/stim_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     25.129ns (3.437ns logic, 21.692ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X6Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -5.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.332ns (Levels of Logic = 0)
  Clock Path Skew:      12.602ns (17.123 - 4.521)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.DQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X6Y70.DX       net (fanout=1)        0.917   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
    SLICE_X6Y70.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.415ns logic, 0.917ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X6Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -5.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.363ns (Levels of Logic = 0)
  Clock Path Skew:      12.602ns (17.123 - 4.521)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.CQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5
    SLICE_X6Y70.BX       net (fanout=1)        0.948   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>
    SLICE_X6Y70.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.415ns logic, 0.948ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (SLICE_X6Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -5.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.417ns (Levels of Logic = 0)
  Clock Path Skew:      12.602ns (17.123 - 4.521)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y74.DMUX     Tshcko                0.488   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6
    SLICE_X6Y70.CX       net (fanout=1)        0.919   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>
    SLICE_X6Y70.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.498ns logic, 0.919ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y36.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.946ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.984ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.087ns (Levels of Logic = 1)
  Clock Path Delay:     1.584ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X42Y16.CLK     net (fanout=614)      1.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (-5.512ns logic, 7.096ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y16.BQ      Tcko                  0.476   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.889   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (3.198ns logic, 3.889ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.358ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     1.073ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X42Y16.CLK     net (fanout=614)      0.680   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (-1.700ns logic, 2.773ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y16.BQ      Tcko                  0.200   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.964   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.596ns logic, 1.964ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.659ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X5Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.671ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.698ns (Levels of Logic = 2)
  Clock Path Delay:     1.314ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X11Y14.A4      net (fanout=15)       3.459   hi_in_7_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y83.SR       net (fanout=31)       6.078   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y83.CLK      Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (2.161ns logic, 9.537ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y83.CLK      net (fanout=614)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (-4.753ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_8 (SLICE_X23Y16.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.048ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.330ns (Levels of Logic = 5)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X26Y13.C5      net (fanout=15)       4.272   hi_in_7_IBUF
    SLICE_X26Y13.CMUX    Tilo                  0.326   host/core0/core0/a0/async_dd
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y13.B6      net (fanout=2)        0.175   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y13.B       Tilo                  0.254   host/core0/core0/a0/async_dd
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A1      net (fanout=1)        1.192   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y16.C1      net (fanout=16)       1.922   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y16.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       host/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.330ns (2.769ns logic, 7.561ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y16.CLK     net (fanout=614)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.753ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X3Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.076ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.322ns (Levels of Logic = 2)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X11Y14.A4      net (fanout=15)       3.459   hi_in_7_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y65.SR       net (fanout=31)       4.695   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y65.CLK      Trck                  0.274   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     10.322ns (2.168ns logic, 8.154ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X3Y65.CLK      net (fanout=614)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X21Y13.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.809ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.753ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X21Y13.A5      net (fanout=15)       1.775   hi_in_7_IBUF
    SLICE_X21Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.978ns logic, 1.775ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y13.CLK     net (fanout=614)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_read (SLICE_X20Y14.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.868ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.813ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X20Y14.A5      net (fanout=15)       1.860   hi_in_7_IBUF
    SLICE_X20Y14.CLK     Tah         (-Th)    -0.190   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_96_o
                                                       host/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.953ns logic, 1.860ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y14.CLK     net (fanout=614)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X20Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.891ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp671.IMUX.10
    SLICE_X20Y14.B5      net (fanout=15)       1.883   hi_in_7_IBUF
    SLICE_X20Y14.CLK     Tah         (-Th)    -0.190   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.953ns logic, 1.883ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y14.CLK     net (fanout=614)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.240ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X5Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.090ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.279ns (Levels of Logic = 2)
  Clock Path Delay:     1.314ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X11Y14.A2      net (fanout=14)       4.040   hi_in_6_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y83.SR       net (fanout=31)       6.078   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y83.CLK      Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.279ns (2.161ns logic, 10.118ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y83.CLK      net (fanout=614)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (-4.753ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X3Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.903ns (Levels of Logic = 2)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X11Y14.A2      net (fanout=14)       4.040   hi_in_6_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y65.SR       net (fanout=31)       4.695   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y65.CLK      Trck                  0.274   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     10.903ns (2.168ns logic, 8.735ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X3Y65.CLK      net (fanout=614)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_shift (SLICE_X12Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.571ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_shift (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.825ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X11Y14.A2      net (fanout=14)       4.040   hi_in_6_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X12Y66.SR      net (fanout=31)       4.658   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X12Y66.CLK     Trck                  0.233   host/core0/core0/a0/d0/dna_shift
                                                       host/core0/core0/a0/d0/dna_shift
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (2.127ns logic, 8.698ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y66.CLK     net (fanout=614)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.857ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X21Y9.A5       net (fanout=14)       1.874   hi_in_6_IBUF
    SLICE_X21Y9.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.918ns logic, 1.874ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=614)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.827ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X20Y14.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.021ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X20Y14.B2      net (fanout=14)       2.068   hi_in_6_IBUF
    SLICE_X20Y14.CLK     Tah         (-Th)    -0.190   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.953ns logic, 2.068ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y14.CLK     net (fanout=614)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X23Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.093ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.034ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp671.IMUX.9
    SLICE_X23Y11.A2      net (fanout=14)       2.116   hi_in_6_IBUF
    SLICE_X23Y11.CLK     Tah         (-Th)    -0.155   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       host/core0/core0/state_FSM_FFd11_rstpot
                                                       host/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.918ns logic, 2.116ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y11.CLK     net (fanout=614)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.954ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X5Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.993ns (Levels of Logic = 2)
  Clock Path Delay:     1.314ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X11Y14.A1      net (fanout=14)       3.754   hi_in_5_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y83.SR       net (fanout=31)       6.078   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y83.CLK      Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.993ns (2.161ns logic, 9.832ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y83.CLK      net (fanout=614)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (-4.753ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_8 (SLICE_X23Y16.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.304ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.074ns (Levels of Logic = 5)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X26Y13.C3      net (fanout=14)       5.016   hi_in_5_IBUF
    SLICE_X26Y13.CMUX    Tilo                  0.326   host/core0/core0/a0/async_dd
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y13.B6      net (fanout=2)        0.175   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y13.B       Tilo                  0.254   host/core0/core0/a0/async_dd
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A1      net (fanout=1)        1.192   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y16.C1      net (fanout=16)       1.922   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y16.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       host/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     11.074ns (2.769ns logic, 8.305ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y16.CLK     net (fanout=614)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.753ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X23Y16.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.906ns (Levels of Logic = 5)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X26Y13.C3      net (fanout=14)       5.016   hi_in_5_IBUF
    SLICE_X26Y13.CMUX    Tilo                  0.326   host/core0/core0/a0/async_dd
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X26Y13.B6      net (fanout=2)        0.175   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X26Y13.B       Tilo                  0.254   host/core0/core0/a0/async_dd
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A1      net (fanout=1)        1.192   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X37Y12.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y16.B4      net (fanout=16)       1.754   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y16.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (2.769ns logic, 8.137ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y16.CLK     net (fanout=614)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.753ns logic, 6.076ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y9.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X21Y9.A3       net (fanout=14)       2.093   hi_in_5_IBUF
    SLICE_X21Y9.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.918ns logic, 2.093ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=614)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.827ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X21Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.062ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X21Y10.A3      net (fanout=14)       2.084   hi_in_5_IBUF
    SLICE_X21Y10.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.978ns logic, 2.084ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y10.CLK     net (fanout=614)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_size_10 (SLICE_X18Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.181ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.125ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp671.IMUX.8
    SLICE_X18Y10.A5      net (fanout=14)       1.993   hi_in_5_IBUF
    SLICE_X18Y10.A       Tilo                  0.156   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state__n0201_inv1
    SLICE_X18Y13.CE      net (fanout=3)        0.317   host/core0/core0/_n0201_inv
    SLICE_X18Y13.CLK     Tckce       (-Th)     0.104   host/core0/core0/block_size<10>
                                                       host/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (0.815ns logic, 2.310ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X18Y13.CLK     net (fanout=614)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.850ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X5Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.480ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.889ns (Levels of Logic = 2)
  Clock Path Delay:     1.314ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X11Y14.A3      net (fanout=14)       3.650   hi_in_4_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y83.SR       net (fanout=31)       6.078   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y83.CLK      Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.889ns (2.161ns logic, 9.728ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y83.CLK      net (fanout=614)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (-4.753ns logic, 6.067ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X3Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.885ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.513ns (Levels of Logic = 2)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X11Y14.A3      net (fanout=14)       3.650   hi_in_4_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y65.SR       net (fanout=31)       4.695   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y65.CLK      Trck                  0.274   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     10.513ns (2.168ns logic, 8.345ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X3Y65.CLK      net (fanout=614)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_shift (SLICE_X12Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.961ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_shift (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.435ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X11Y14.A3      net (fanout=14)       3.650   hi_in_4_IBUF
    SLICE_X11Y14.AMUX    Tilo                  0.337   stim_sequencer_B2/main_state[31]_stim_on[15]_select_256_OUT<9>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X12Y66.SR      net (fanout=31)       4.658   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X12Y66.CLK     Trck                  0.233   host/core0/core0/a0/d0/dna_shift
                                                       host/core0/core0/a0/d0/dna_shift
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (2.127ns logic, 8.308ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y66.CLK     net (fanout=614)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X21Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.953ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X21Y10.A5      net (fanout=14)       1.975   hi_in_4_IBUF
    SLICE_X21Y10.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.978ns logic, 1.975ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y10.CLK     net (fanout=614)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X21Y13.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.079ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X21Y13.A4      net (fanout=14)       2.045   hi_in_4_IBUF
    SLICE_X21Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.978ns logic, 2.045ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y13.CLK     net (fanout=614)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X20Y14.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.082ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.027ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp671.IMUX.7
    SLICE_X20Y14.B3      net (fanout=14)       2.074   hi_in_4_IBUF
    SLICE_X20Y14.CLK     Tah         (-Th)    -0.190   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.953ns logic, 2.074ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y14.CLK     net (fanout=614)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.138ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.992ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.211ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        3.069   hi_in_3_IBUF
    SLICE_X27Y10.DMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X23Y12.SR      net (fanout=2)        0.835   host/core0/core0/hi_cmd<2>_0
    SLICE_X23Y12.CLK     Tsrck                 0.413   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (2.307ns logic, 3.904ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=614)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.753ns logic, 6.101ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.338ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.857ns (Levels of Logic = 2)
  Clock Path Delay:     1.340ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        3.069   hi_in_3_IBUF
    SLICE_X27Y10.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y9.SR       net (fanout=2)        0.562   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y9.CLK      Tsrck                 0.410   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.226ns logic, 3.631ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y9.CLK      net (fanout=614)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (-4.753ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.344ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.857ns (Levels of Logic = 2)
  Clock Path Delay:     1.346ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        3.069   hi_in_3_IBUF
    SLICE_X27Y10.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y11.SR      net (fanout=2)        0.562   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y11.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.226ns logic, 3.631ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=614)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (-4.753ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.729ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X27Y10.DMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y10.SR      net (fanout=2)        0.174   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y10.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.835ns logic, 1.632ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y10.CLK     net (fanout=614)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.766ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X27Y10.D       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y11.SR      net (fanout=2)        0.261   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y11.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.788ns logic, 1.719ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=614)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.772ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp671.IMUX.6
    SLICE_X27Y10.D3      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X27Y10.D       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y9.SR       net (fanout=2)        0.261   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y9.CLK      Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.788ns logic, 1.719ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y9.CLK      net (fanout=614)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.827ns logic, 2.987ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.781ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X25Y10.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.849ns (Levels of Logic = 4)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X27Y10.A3      net (fanout=2)        3.366   hi_in_2_IBUF
    SLICE_X27Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y10.B2      net (fanout=1)        0.746   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y10.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y10.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y10.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (2.417ns logic, 4.432ns route)
                                                       (35.3% logic, 64.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=614)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.934ns (Levels of Logic = 2)
  Clock Path Delay:     1.346ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X23Y12.B4      net (fanout=2)        3.303   hi_in_2_IBUF
    SLICE_X23Y12.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y11.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y11.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (1.930ns logic, 4.004ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=614)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (-4.753ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.742ns (Levels of Logic = 2)
  Clock Path Delay:     1.340ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X27Y10.A3      net (fanout=2)        3.366   hi_in_2_IBUF
    SLICE_X27Y10.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y9.AX       net (fanout=1)        0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y9.CLK      Tdick                 0.114   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.930ns logic, 3.812ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y9.CLK      net (fanout=614)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (-4.753ns logic, 6.093ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y12.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.791ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.534ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X23Y12.B4      net (fanout=2)        1.556   hi_in_2_IBUF
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.978ns logic, 1.556ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=614)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.878ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X27Y10.A3      net (fanout=2)        1.638   hi_in_2_IBUF
    SLICE_X27Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.978ns logic, 1.638ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y10.CLK     net (fanout=614)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.066ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp671.IMUX.5
    SLICE_X27Y10.A3      net (fanout=2)        1.638   hi_in_2_IBUF
    SLICE_X27Y10.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y9.AX       net (fanout=1)        0.185   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y9.CLK      Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.978ns logic, 1.823ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y9.CLK      net (fanout=614)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.827ns logic, 2.987ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.226ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X25Y10.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.904ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.294ns (Levels of Logic = 4)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X27Y10.A4      net (fanout=2)        4.811   hi_in_1_IBUF
    SLICE_X27Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y10.B2      net (fanout=1)        0.746   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X25Y10.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y10.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X25Y10.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (2.417ns logic, 5.877ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=614)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.033ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.168ns (Levels of Logic = 2)
  Clock Path Delay:     1.346ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X23Y12.B2      net (fanout=2)        5.537   hi_in_1_IBUF
    SLICE_X23Y12.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y11.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y11.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (1.930ns logic, 6.238ns route)
                                                       (23.6% logic, 76.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=614)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (-4.753ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.736ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.467ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X23Y12.B2      net (fanout=2)        5.537   hi_in_1_IBUF
    SLICE_X23Y12.CLK     Tas                   0.373   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (1.930ns logic, 5.537ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=614)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.753ns logic, 6.101ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.872ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X27Y10.A4      net (fanout=2)        2.632   hi_in_1_IBUF
    SLICE_X27Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.978ns logic, 2.632ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y10.CLK     net (fanout=614)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.060ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X27Y10.A4      net (fanout=2)        2.632   hi_in_1_IBUF
    SLICE_X27Y10.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y9.AX       net (fanout=1)        0.185   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y9.CLK      Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.978ns logic, 2.817ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y9.CLK      net (fanout=614)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.827ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.293ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.036ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp671.IMUX.4
    SLICE_X23Y12.B2      net (fanout=2)        3.058   hi_in_1_IBUF
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.978ns logic, 3.058ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=614)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp667.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp726.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=614)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp667.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp726.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=614)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp667.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp726.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=614)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.753ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp667.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp726.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=614)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.827ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp667.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp726.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=614)      0.990   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.827ns logic, 3.237ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp667.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp726.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=614)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.827ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=614)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=614)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=614)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=614)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.874ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=614)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (-5.512ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=614)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (-5.512ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=614)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=614)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=614)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=614)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=614)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp671.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=614)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     17.600ns|            0|            0|            3|        44656|
| TS_host_dcm_clk0              |     20.830ns|     17.600ns|          N/A|            0|            0|        44656|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   7529.500ns|            0|         4450|            0|    823953391|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     13.204ns|          N/A|            4|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   4818.880ns|          N/A|           64|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     26.627ns|          N/A|         4382|            0|    823935714|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.226(R)|      SLOW  |   -2.172(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.781(R)|      SLOW  |   -1.091(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.138(R)|      SLOW  |   -1.029(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.850(R)|      SLOW  |   -1.515(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.954(R)|      SLOW  |   -1.576(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   11.240(R)|      SLOW  |   -1.357(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.659(R)|      SLOW  |   -1.309(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         8.946(R)|      SLOW  |         4.358(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   26.627|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.684|    8.800|    7.112|    2.098|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.350; Ideal Clock Offset To Actual Clock 3.069; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.659(R)|      SLOW  |   -1.309(R)|      FAST  |    2.671|    8.809|       -3.069|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.659|         -  |      -1.309|         -  |    2.671|    8.809|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.883; Ideal Clock Offset To Actual Clock 3.384; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   11.240(R)|      SLOW  |   -1.357(R)|      FAST  |    2.090|    8.857|       -3.384|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.240|         -  |      -1.357|         -  |    2.090|    8.857|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.378; Ideal Clock Offset To Actual Clock 3.350; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.954(R)|      SLOW  |   -1.576(R)|      FAST  |    2.376|    9.076|       -3.350|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.954|         -  |      -1.576|         -  |    2.376|    9.076|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.335; Ideal Clock Offset To Actual Clock 3.268; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.850(R)|      SLOW  |   -1.515(R)|      FAST  |    2.480|    9.015|       -3.268|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.850|         -  |      -1.515|         -  |    2.480|    9.015|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.109; Ideal Clock Offset To Actual Clock -0.632; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.138(R)|      SLOW  |   -1.029(R)|      FAST  |    8.992|    7.729|        0.632|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.138|         -  |      -1.029|         -  |    8.992|    7.729|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.690; Ideal Clock Offset To Actual Clock -0.279; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.781(R)|      SLOW  |   -1.091(R)|      FAST  |    8.349|    7.791|        0.279|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.781|         -  |      -1.091|         -  |    8.349|    7.791|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.054; Ideal Clock Offset To Actual Clock 0.984; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.226(R)|      SLOW  |   -2.172(R)|      FAST  |    6.904|    8.872|       -0.984|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.226|         -  |      -2.172|         -  |    6.904|    8.872|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.471|         -  |    4.109|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        8.946|      SLOW  |        4.358|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.072 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<1>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<2>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.052|
hi_inout<3>                                    |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<4>                                    |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<5>                                    |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
hi_inout<6>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<7>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.072|
hi_inout<9>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<10>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<11>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<12>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 4450  Score: 13209804  (Setup/Max: 13163239, Hold: 46565)

Constraints cover 823999109 paths, 0 nets, and 75426 connections

Design statistics:
   Minimum period: 4818.880ns{1}   (Maximum frequency:   0.208MHz)
   Minimum input required time before clock:  11.240ns
   Minimum output required time after clock:   8.946ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 18 08:50:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 612 MB



