# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab 9.srcs/sources_1/imports/new/RCA_3.vhd" \
"../../../../Lab 9.srcs/sim_1/imports/new/Adder_Sim.vhd" \

# Do not sort compile order
nosort
