
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <_vectors>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080002c1 	.word	0x080002c1
 8000008:	080002c3 	.word	0x080002c3
 800000c:	080002c2 	.word	0x080002c2
 8000010:	080002c2 	.word	0x080002c2
 8000014:	080002c2 	.word	0x080002c2
 8000018:	080002c2 	.word	0x080002c2
 800001c:	080002c2 	.word	0x080002c2
 8000020:	080002c2 	.word	0x080002c2
 8000024:	080002c2 	.word	0x080002c2
 8000028:	080002c2 	.word	0x080002c2
 800002c:	08008381 	.word	0x08008381
 8000030:	080002c2 	.word	0x080002c2
 8000034:	080002c2 	.word	0x080002c2
 8000038:	080002c2 	.word	0x080002c2
 800003c:	080002c2 	.word	0x080002c2
 8000040:	080002c2 	.word	0x080002c2
 8000044:	080002c2 	.word	0x080002c2
 8000048:	080002c2 	.word	0x080002c2
 800004c:	080002c2 	.word	0x080002c2
 8000050:	080002c2 	.word	0x080002c2
 8000054:	080002c2 	.word	0x080002c2
 8000058:	080002c2 	.word	0x080002c2
 800005c:	080002c2 	.word	0x080002c2
 8000060:	080002c2 	.word	0x080002c2
 8000064:	080002c2 	.word	0x080002c2
 8000068:	080002c2 	.word	0x080002c2
 800006c:	08009671 	.word	0x08009671
 8000070:	08009621 	.word	0x08009621
 8000074:	080095d1 	.word	0x080095d1
 8000078:	08009581 	.word	0x08009581
 800007c:	08009531 	.word	0x08009531
 8000080:	080094e1 	.word	0x080094e1
 8000084:	08009491 	.word	0x08009491
 8000088:	08009761 	.word	0x08009761
 800008c:	080002c2 	.word	0x080002c2
 8000090:	080002c2 	.word	0x080002c2
 8000094:	080002c2 	.word	0x080002c2
 8000098:	080002c2 	.word	0x080002c2
 800009c:	080002c2 	.word	0x080002c2
 80000a0:	080002c2 	.word	0x080002c2
 80000a4:	080002c2 	.word	0x080002c2
 80000a8:	080002c2 	.word	0x080002c2
 80000ac:	080002c2 	.word	0x080002c2
 80000b0:	08008fc1 	.word	0x08008fc1
 80000b4:	080002c2 	.word	0x080002c2
 80000b8:	080002c2 	.word	0x080002c2
 80000bc:	080002c2 	.word	0x080002c2
 80000c0:	080002c2 	.word	0x080002c2
 80000c4:	080002c2 	.word	0x080002c2
 80000c8:	080002c2 	.word	0x080002c2
 80000cc:	080002c2 	.word	0x080002c2
 80000d0:	080002c2 	.word	0x080002c2
 80000d4:	08008f91 	.word	0x08008f91
 80000d8:	08008f61 	.word	0x08008f61
 80000dc:	080002c2 	.word	0x080002c2
 80000e0:	080002c2 	.word	0x080002c2
 80000e4:	080002c2 	.word	0x080002c2
 80000e8:	080002c2 	.word	0x080002c2
 80000ec:	080002c2 	.word	0x080002c2
 80000f0:	080002c2 	.word	0x080002c2
 80000f4:	080002c2 	.word	0x080002c2
 80000f8:	080002c2 	.word	0x080002c2
 80000fc:	08009721 	.word	0x08009721
 8000100:	080002c2 	.word	0x080002c2
 8000104:	080002c2 	.word	0x080002c2
 8000108:	080002c2 	.word	0x080002c2
 800010c:	080002c2 	.word	0x080002c2
 8000110:	080002c2 	.word	0x080002c2
 8000114:	080002c2 	.word	0x080002c2
 8000118:	080002c2 	.word	0x080002c2
 800011c:	080002c2 	.word	0x080002c2
 8000120:	08009441 	.word	0x08009441
 8000124:	080093f1 	.word	0x080093f1
 8000128:	080093a1 	.word	0x080093a1
 800012c:	08009351 	.word	0x08009351
 8000130:	08009301 	.word	0x08009301
 8000134:	080096e1 	.word	0x080096e1
 8000138:	080002c2 	.word	0x080002c2
 800013c:	080002c2 	.word	0x080002c2
 8000140:	080002c2 	.word	0x080002c2
 8000144:	080002c2 	.word	0x080002c2
 8000148:	080002c2 	.word	0x080002c2
 800014c:	080002c2 	.word	0x080002c2
 8000150:	080002c2 	.word	0x080002c2
 8000154:	080002c2 	.word	0x080002c2
 8000158:	080002c2 	.word	0x080002c2
 800015c:	080002c2 	.word	0x080002c2
 8000160:	080002c2 	.word	0x080002c2
 8000164:	080002c2 	.word	0x080002c2
 8000168:	080002c2 	.word	0x080002c2
 800016c:	080002c2 	.word	0x080002c2
 8000170:	080002c2 	.word	0x080002c2
 8000174:	080002c2 	.word	0x080002c2
 8000178:	080002c2 	.word	0x080002c2
 800017c:	080002c2 	.word	0x080002c2
 8000180:	080002c2 	.word	0x080002c2
 8000184:	080002c2 	.word	0x080002c2
 8000188:	080002c2 	.word	0x080002c2
 800018c:	080002c2 	.word	0x080002c2
 8000190:	080002c2 	.word	0x080002c2
 8000194:	080002c2 	.word	0x080002c2
 8000198:	080002c2 	.word	0x080002c2
 800019c:	080002c2 	.word	0x080002c2

Disassembly of section .text:

080001a0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80001a0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80001a2:	4839      	ldr	r0, [pc, #228]	; (8000288 <endfiniloop+0x6>)
                msr     MSP, r0
 80001a4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80001a8:	4838      	ldr	r0, [pc, #224]	; (800028c <endfiniloop+0xa>)
                msr     PSP, r0
 80001aa:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
 80001ae:	4838      	ldr	r0, [pc, #224]	; (8000290 <endfiniloop+0xe>)
                movw    r1, #SCB_VTOR & 0xFFFF
 80001b0:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
 80001b4:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001b8:	6008      	str	r0, [r1, #0]
#endif

#if CRT0_INIT_FPU == TRUE
                /* FPU FPCCR initialization.*/
                movw    r0, #CRT0_FPCCR_INIT & 0xFFFF
 80001ba:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_FPCCR_INIT >> 16
 80001be:	f2cc 0000 	movt	r0, #49152	; 0xc000
                movw    r1, #SCB_FPCCR & 0xFFFF
 80001c2:	f64e 7134 	movw	r1, #61236	; 0xef34
                movt    r1, #SCB_FPCCR >> 16
 80001c6:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001ca:	6008      	str	r0, [r1, #0]
                dsb
 80001cc:	f3bf 8f4f 	dsb	sy
                isb
 80001d0:	f3bf 8f6f 	isb	sy

                /* CPACR initialization.*/
                movw    r0, #CRT0_CPACR_INIT & 0xFFFF
 80001d4:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_CPACR_INIT >> 16
 80001d8:	f2c0 00f0 	movt	r0, #240	; 0xf0
                movw    r1, #SCB_CPACR & 0xFFFF
 80001dc:	f64e 5188 	movw	r1, #60808	; 0xed88
                movt    r1, #SCB_CPACR >> 16
 80001e0:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001e4:	6008      	str	r0, [r1, #0]
                dsb
 80001e6:	f3bf 8f4f 	dsb	sy
                isb
 80001ea:	f3bf 8f6f 	isb	sy

                /* FPU FPSCR initially cleared.*/
                mov     r0, #0
 80001ee:	f04f 0000 	mov.w	r0, #0
                vmsr    FPSCR, r0
 80001f2:	eee1 0a10 	vmsr	fpscr, r0

                /* FPU FPDSCR initially cleared.*/
                movw    r1, #SCB_FPDSCR & 0xFFFF
 80001f6:	f64e 713c 	movw	r1, #61244	; 0xef3c
                movt    r1, #SCB_FPDSCR >> 16
 80001fa:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001fe:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA
 8000200:	2006      	movs	r0, #6
#else
                movs    r0, #CRT0_CONTROL_INIT
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 8000202:	f380 8814 	msr	CONTROL, r0
                isb
 8000206:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
 800020a:	f005 fe79 	bl	8005f00 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 800020e:	f009 fef7 	bl	800a000 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000212:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000216:	491f      	ldr	r1, [pc, #124]	; (8000294 <endfiniloop+0x12>)
                ldr     r2, =__main_stack_end__
 8000218:	4a1b      	ldr	r2, [pc, #108]	; (8000288 <endfiniloop+0x6>)

0800021a <msloop>:
msloop:
                cmp     r1, r2
 800021a:	4291      	cmp	r1, r2
                itt     lo
 800021c:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800021e:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 8000222:	e7fa      	bcc.n	800021a <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000224:	491c      	ldr	r1, [pc, #112]	; (8000298 <endfiniloop+0x16>)
                ldr     r2, =__process_stack_end__
 8000226:	4a19      	ldr	r2, [pc, #100]	; (800028c <endfiniloop+0xa>)

08000228 <psloop>:
psloop:
                cmp     r1, r2
 8000228:	4291      	cmp	r1, r2
                itt     lo
 800022a:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800022c:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 8000230:	e7fa      	bcc.n	8000228 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =_textdata_start
 8000232:	491a      	ldr	r1, [pc, #104]	; (800029c <endfiniloop+0x1a>)
                ldr     r2, =_data_start
 8000234:	4a1a      	ldr	r2, [pc, #104]	; (80002a0 <endfiniloop+0x1e>)
                ldr     r3, =_data_end
 8000236:	4b1b      	ldr	r3, [pc, #108]	; (80002a4 <endfiniloop+0x22>)

08000238 <dloop>:
dloop:
                cmp     r2, r3
 8000238:	429a      	cmp	r2, r3
                ittt    lo
 800023a:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 800023c:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000240:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 8000244:	e7f8      	bcc.n	8000238 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
 8000246:	2000      	movs	r0, #0
                ldr     r1, =_bss_start
 8000248:	4917      	ldr	r1, [pc, #92]	; (80002a8 <endfiniloop+0x26>)
                ldr     r2, =_bss_end
 800024a:	4a18      	ldr	r2, [pc, #96]	; (80002ac <endfiniloop+0x2a>)

0800024c <bloop>:
bloop:
                cmp     r1, r2
 800024c:	4291      	cmp	r1, r2
                itt     lo
 800024e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000250:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 8000254:	e7fa      	bcc.n	800024c <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000256:	f005 fe13 	bl	8005e80 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800025a:	f005 fe49 	bl	8005ef0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_start
 800025e:	4c14      	ldr	r4, [pc, #80]	; (80002b0 <endfiniloop+0x2e>)
                ldr     r5, =__init_array_end
 8000260:	4d14      	ldr	r5, [pc, #80]	; (80002b4 <endfiniloop+0x32>)

08000262 <initloop>:
initloop:
                cmp     r4, r5
 8000262:	42ac      	cmp	r4, r5
                bge     endinitloop
 8000264:	da03      	bge.n	800026e <endinitloop>
                ldr     r1, [r4], #4
 8000266:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800026a:	4788      	blx	r1
                b       initloop
 800026c:	e7f9      	b.n	8000262 <initloop>

0800026e <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 800026e:	f006 fca7 	bl	8006bc0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_start
 8000272:	4c11      	ldr	r4, [pc, #68]	; (80002b8 <endfiniloop+0x36>)
                ldr     r5, =__fini_array_end
 8000274:	4d11      	ldr	r5, [pc, #68]	; (80002bc <endfiniloop+0x3a>)

08000276 <finiloop>:
finiloop:
                cmp     r4, r5
 8000276:	42ac      	cmp	r4, r5
                bge     endfiniloop
 8000278:	da03      	bge.n	8000282 <endfiniloop>
                ldr     r1, [r4], #4
 800027a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800027e:	4788      	blx	r1
                b       finiloop
 8000280:	e7f9      	b.n	8000276 <finiloop>

08000282 <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000282:	f005 be2d 	b.w	8005ee0 <__default_exit>
 8000286:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 8000288:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 800028c:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000290:	08000000 	.word	0x08000000
                ldr     r1, =__main_stack_base__
 8000294:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000298:	20000400 	.word	0x20000400
                ldr     r1, =_textdata_start
 800029c:	0801aaf0 	.word	0x0801aaf0
                ldr     r2, =_data_start
 80002a0:	20000800 	.word	0x20000800
                ldr     r3, =_data_end
 80002a4:	200011e4 	.word	0x200011e4
                ldr     r1, =_bss_start
 80002a8:	200011e8 	.word	0x200011e8
                ldr     r2, =_bss_end
 80002ac:	20005d84 	.word	0x20005d84
                ldr     r4, =__init_array_start
 80002b0:	080001a0 	.word	0x080001a0
                ldr     r5, =__init_array_end
 80002b4:	080001a0 	.word	0x080001a0
                ldr     r4, =__fini_array_start
 80002b8:	080001a0 	.word	0x080001a0
                ldr     r5, =__fini_array_end
 80002bc:	080001a0 	.word	0x080001a0

080002c0 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80002c0:	e76e      	b.n	80001a0 <_crt0_entry>

080002c2 <NMI_Handler>:
Vector3F0:
Vector3F4:
Vector3F8:
Vector3FC:
#endif
        bl          _unhandled_exception
 80002c2:	f000 f800 	bl	80002c6 <_unhandled_exception>

080002c6 <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80002c6:	e7fe      	b.n	80002c6 <_unhandled_exception>

080002c8 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                vpush   {s16-s31}
 80002cc:	ed2d 8a10 	vpush	{s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80002d0:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 80002d4:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 80002d6:	469d      	mov	sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
#endif

#if CORTEX_USE_FPU
                vpop    {s16-s31}
 80002d8:	ecbd 8a10 	vpop	{s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80002dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080002e0 <_port_thread_start>:
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_thread_start
_port_thread_start:
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_unlock
 80002e0:	f009 fdae 	bl	8009e40 <_dbg_check_unlock>
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80002e4:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80002e6:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80002ea:	4628      	mov	r0, r5
                blx     r4
 80002ec:	47a0      	blx	r4
#if defined(_CHIBIOS_RT_CONF_)
                movs    r0, #0              /* MSG_OK */
 80002ee:	2000      	movs	r0, #0
                bl      chThdExit
 80002f0:	f009 fdee 	bl	8009ed0 <chThdExit>

080002f4 <_port_switch_from_isr>:
_port_switch_from_isr:
#if CH_DBG_STATISTICS
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
 80002f4:	f009 fdd4 	bl	8009ea0 <_dbg_check_lock>
#endif
                bl      chSchDoReschedule
 80002f8:	f009 fc3a 	bl	8009b70 <chSchDoReschedule>
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_unlock
 80002fc:	f009 fda0 	bl	8009e40 <_dbg_check_unlock>

08000300 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000300:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000302:	e7fe      	b.n	8000302 <_port_exit_from_isr+0x2>

08000304 <sqrt>:
 8000304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000308:	ed2d 8b02 	vpush	{d8}
 800030c:	b08b      	sub	sp, #44	; 0x2c
 800030e:	ec55 4b10 	vmov	r4, r5, d0
 8000312:	f000 f853 	bl	80003bc <__ieee754_sqrt>
 8000316:	4b27      	ldr	r3, [pc, #156]	; (80003b4 <sqrt+0xb0>)
 8000318:	eeb0 8a40 	vmov.f32	s16, s0
 800031c:	eef0 8a60 	vmov.f32	s17, s1
 8000320:	f993 6000 	ldrsb.w	r6, [r3]
 8000324:	1c73      	adds	r3, r6, #1
 8000326:	d012      	beq.n	800034e <sqrt+0x4a>
 8000328:	4622      	mov	r2, r4
 800032a:	462b      	mov	r3, r5
 800032c:	4620      	mov	r0, r4
 800032e:	4629      	mov	r1, r5
 8000330:	f000 fd62 	bl	8000df8 <__aeabi_dcmpun>
 8000334:	4607      	mov	r7, r0
 8000336:	b950      	cbnz	r0, 800034e <sqrt+0x4a>
 8000338:	f04f 0800 	mov.w	r8, #0
 800033c:	f04f 0900 	mov.w	r9, #0
 8000340:	4620      	mov	r0, r4
 8000342:	4629      	mov	r1, r5
 8000344:	4642      	mov	r2, r8
 8000346:	464b      	mov	r3, r9
 8000348:	f000 fd2e 	bl	8000da8 <__aeabi_dcmplt>
 800034c:	b940      	cbnz	r0, 8000360 <sqrt+0x5c>
 800034e:	eeb0 0a48 	vmov.f32	s0, s16
 8000352:	eef0 0a68 	vmov.f32	s1, s17
 8000356:	b00b      	add	sp, #44	; 0x2c
 8000358:	ecbd 8b02 	vpop	{d8}
 800035c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000360:	2201      	movs	r2, #1
 8000362:	4b15      	ldr	r3, [pc, #84]	; (80003b8 <sqrt+0xb4>)
 8000364:	9708      	str	r7, [sp, #32]
 8000366:	9200      	str	r2, [sp, #0]
 8000368:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800036c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8000370:	9301      	str	r3, [sp, #4]
 8000372:	b196      	cbz	r6, 800039a <sqrt+0x96>
 8000374:	4642      	mov	r2, r8
 8000376:	464b      	mov	r3, r9
 8000378:	4640      	mov	r0, r8
 800037a:	4649      	mov	r1, r9
 800037c:	f000 fbcc 	bl	8000b18 <__aeabi_ddiv>
 8000380:	2e02      	cmp	r6, #2
 8000382:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000386:	d10a      	bne.n	800039e <sqrt+0x9a>
 8000388:	f000 ff4c 	bl	8001224 <__errno>
 800038c:	2321      	movs	r3, #33	; 0x21
 800038e:	6003      	str	r3, [r0, #0]
 8000390:	9b08      	ldr	r3, [sp, #32]
 8000392:	b953      	cbnz	r3, 80003aa <sqrt+0xa6>
 8000394:	ed9d 8b06 	vldr	d8, [sp, #24]
 8000398:	e7d9      	b.n	800034e <sqrt+0x4a>
 800039a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800039e:	4668      	mov	r0, sp
 80003a0:	f000 f8d6 	bl	8000550 <matherr>
 80003a4:	2800      	cmp	r0, #0
 80003a6:	d1f3      	bne.n	8000390 <sqrt+0x8c>
 80003a8:	e7ee      	b.n	8000388 <sqrt+0x84>
 80003aa:	f000 ff3b 	bl	8001224 <__errno>
 80003ae:	9b08      	ldr	r3, [sp, #32]
 80003b0:	6003      	str	r3, [r0, #0]
 80003b2:	e7ef      	b.n	8000394 <sqrt+0x90>
 80003b4:	20000800 	.word	0x20000800
 80003b8:	0801aa88 	.word	0x0801aa88

080003bc <__ieee754_sqrt>:
 80003bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c0:	4a62      	ldr	r2, [pc, #392]	; (800054c <__ieee754_sqrt+0x190>)
 80003c2:	ec57 6b10 	vmov	r6, r7, d0
 80003c6:	43ba      	bics	r2, r7
 80003c8:	f000 8095 	beq.w	80004f6 <__ieee754_sqrt+0x13a>
 80003cc:	2f00      	cmp	r7, #0
 80003ce:	463b      	mov	r3, r7
 80003d0:	ee10 1a10 	vmov	r1, s0
 80003d4:	4634      	mov	r4, r6
 80003d6:	dd54      	ble.n	8000482 <__ieee754_sqrt+0xc6>
 80003d8:	153f      	asrs	r7, r7, #20
 80003da:	f000 80af 	beq.w	800053c <__ieee754_sqrt+0x180>
 80003de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80003e2:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
 80003e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80003ea:	0fe2      	lsrs	r2, r4, #31
 80003ec:	07f9      	lsls	r1, r7, #31
 80003ee:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80003f2:	ea4f 0544 	mov.w	r5, r4, lsl #1
 80003f6:	d503      	bpl.n	8000400 <__ieee754_sqrt+0x44>
 80003f8:	0fed      	lsrs	r5, r5, #31
 80003fa:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80003fe:	00a5      	lsls	r5, r4, #2
 8000400:	2600      	movs	r6, #0
 8000402:	107f      	asrs	r7, r7, #1
 8000404:	46b4      	mov	ip, r6
 8000406:	2216      	movs	r2, #22
 8000408:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800040c:	eb0c 0001 	add.w	r0, ip, r1
 8000410:	4298      	cmp	r0, r3
 8000412:	ea4f 74d5 	mov.w	r4, r5, lsr #31
 8000416:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800041a:	dc03      	bgt.n	8000424 <__ieee754_sqrt+0x68>
 800041c:	1a1b      	subs	r3, r3, r0
 800041e:	eb00 0c01 	add.w	ip, r0, r1
 8000422:	440e      	add	r6, r1
 8000424:	3a01      	subs	r2, #1
 8000426:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800042a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800042e:	d1ed      	bne.n	800040c <__ieee754_sqrt+0x50>
 8000430:	4610      	mov	r0, r2
 8000432:	4696      	mov	lr, r2
 8000434:	2420      	movs	r4, #32
 8000436:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800043a:	e009      	b.n	8000450 <__ieee754_sqrt+0x94>
 800043c:	d052      	beq.n	80004e4 <__ieee754_sqrt+0x128>
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	3c01      	subs	r4, #1
 8000442:	eb03 73d5 	add.w	r3, r3, r5, lsr #31
 8000446:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800044a:	ea4f 0545 	mov.w	r5, r5, lsl #1
 800044e:	d036      	beq.n	80004be <__ieee754_sqrt+0x102>
 8000450:	4563      	cmp	r3, ip
 8000452:	eb02 010e 	add.w	r1, r2, lr
 8000456:	ddf1      	ble.n	800043c <__ieee754_sqrt+0x80>
 8000458:	2900      	cmp	r1, #0
 800045a:	eb01 0e02 	add.w	lr, r1, r2
 800045e:	db0a      	blt.n	8000476 <__ieee754_sqrt+0xba>
 8000460:	46e0      	mov	r8, ip
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	42a9      	cmp	r1, r5
 8000468:	bf88      	it	hi
 800046a:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800046e:	1a6d      	subs	r5, r5, r1
 8000470:	4410      	add	r0, r2
 8000472:	46c4      	mov	ip, r8
 8000474:	e7e3      	b.n	800043e <__ieee754_sqrt+0x82>
 8000476:	f1be 0f00 	cmp.w	lr, #0
 800047a:	dbf1      	blt.n	8000460 <__ieee754_sqrt+0xa4>
 800047c:	f10c 0801 	add.w	r8, ip, #1
 8000480:	e7ef      	b.n	8000462 <__ieee754_sqrt+0xa6>
 8000482:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8000486:	4332      	orrs	r2, r6
 8000488:	d02a      	beq.n	80004e0 <__ieee754_sqrt+0x124>
 800048a:	2f00      	cmp	r7, #0
 800048c:	d149      	bne.n	8000522 <__ieee754_sqrt+0x166>
 800048e:	0aca      	lsrs	r2, r1, #11
 8000490:	3b15      	subs	r3, #21
 8000492:	0549      	lsls	r1, r1, #21
 8000494:	2a00      	cmp	r2, #0
 8000496:	d0fa      	beq.n	800048e <__ieee754_sqrt+0xd2>
 8000498:	f412 1080 	ands.w	r0, r2, #1048576	; 0x100000
 800049c:	d001      	beq.n	80004a2 <__ieee754_sqrt+0xe6>
 800049e:	e050      	b.n	8000542 <__ieee754_sqrt+0x186>
 80004a0:	4620      	mov	r0, r4
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	02d5      	lsls	r5, r2, #11
 80004a6:	f100 0401 	add.w	r4, r0, #1
 80004aa:	d5f9      	bpl.n	80004a0 <__ieee754_sqrt+0xe4>
 80004ac:	f1c4 0520 	rsb	r5, r4, #32
 80004b0:	fa01 f404 	lsl.w	r4, r1, r4
 80004b4:	40e9      	lsrs	r1, r5
 80004b6:	1a1f      	subs	r7, r3, r0
 80004b8:	ea41 0302 	orr.w	r3, r1, r2
 80004bc:	e78f      	b.n	80003de <__ieee754_sqrt+0x22>
 80004be:	432b      	orrs	r3, r5
 80004c0:	d129      	bne.n	8000516 <__ieee754_sqrt+0x15a>
 80004c2:	0844      	lsrs	r4, r0, #1
 80004c4:	1071      	asrs	r1, r6, #1
 80004c6:	07f3      	lsls	r3, r6, #31
 80004c8:	f101 517f 	add.w	r1, r1, #1069547520	; 0x3fc00000
 80004cc:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 80004d0:	bf48      	it	mi
 80004d2:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 80004d6:	eb01 5307 	add.w	r3, r1, r7, lsl #20
 80004da:	4622      	mov	r2, r4
 80004dc:	ec43 2b10 	vmov	d0, r2, r3
 80004e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80004e4:	42a9      	cmp	r1, r5
 80004e6:	d8aa      	bhi.n	800043e <__ieee754_sqrt+0x82>
 80004e8:	2900      	cmp	r1, #0
 80004ea:	eb01 0e02 	add.w	lr, r1, r2
 80004ee:	dbc2      	blt.n	8000476 <__ieee754_sqrt+0xba>
 80004f0:	4698      	mov	r8, r3
 80004f2:	2300      	movs	r3, #0
 80004f4:	e7bb      	b.n	800046e <__ieee754_sqrt+0xb2>
 80004f6:	ee10 2a10 	vmov	r2, s0
 80004fa:	463b      	mov	r3, r7
 80004fc:	ee10 0a10 	vmov	r0, s0
 8000500:	4639      	mov	r1, r7
 8000502:	f000 f9df 	bl	80008c4 <__aeabi_dmul>
 8000506:	4632      	mov	r2, r6
 8000508:	463b      	mov	r3, r7
 800050a:	f000 f829 	bl	8000560 <__adddf3>
 800050e:	ec41 0b10 	vmov	d0, r0, r1
 8000512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000516:	1c42      	adds	r2, r0, #1
 8000518:	bf16      	itet	ne
 800051a:	1c42      	addne	r2, r0, #1
 800051c:	3601      	addeq	r6, #1
 800051e:	0854      	lsrne	r4, r2, #1
 8000520:	e7d0      	b.n	80004c4 <__ieee754_sqrt+0x108>
 8000522:	ee10 2a10 	vmov	r2, s0
 8000526:	4630      	mov	r0, r6
 8000528:	4639      	mov	r1, r7
 800052a:	f000 f817 	bl	800055c <__aeabi_dsub>
 800052e:	4602      	mov	r2, r0
 8000530:	460b      	mov	r3, r1
 8000532:	f000 faf1 	bl	8000b18 <__aeabi_ddiv>
 8000536:	ec41 0b10 	vmov	d0, r0, r1
 800053a:	e7d1      	b.n	80004e0 <__ieee754_sqrt+0x124>
 800053c:	461a      	mov	r2, r3
 800053e:	463b      	mov	r3, r7
 8000540:	e7aa      	b.n	8000498 <__ieee754_sqrt+0xdc>
 8000542:	460c      	mov	r4, r1
 8000544:	2520      	movs	r5, #32
 8000546:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800054a:	e7b3      	b.n	80004b4 <__ieee754_sqrt+0xf8>
 800054c:	7ff00000 	.word	0x7ff00000

08000550 <matherr>:
 8000550:	2000      	movs	r0, #0
 8000552:	4770      	bx	lr

08000554 <__aeabi_drsub>:
 8000554:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e002      	b.n	8000560 <__adddf3>
 800055a:	bf00      	nop

0800055c <__aeabi_dsub>:
 800055c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000560 <__adddf3>:
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000566:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800056a:	ea94 0f05 	teq	r4, r5
 800056e:	bf08      	it	eq
 8000570:	ea90 0f02 	teqeq	r0, r2
 8000574:	bf1f      	itttt	ne
 8000576:	ea54 0c00 	orrsne.w	ip, r4, r0
 800057a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800057e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000582:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000586:	f000 80e2 	beq.w	800074e <__adddf3+0x1ee>
 800058a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800058e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000592:	bfb8      	it	lt
 8000594:	426d      	neglt	r5, r5
 8000596:	dd0c      	ble.n	80005b2 <__adddf3+0x52>
 8000598:	442c      	add	r4, r5
 800059a:	ea80 0202 	eor.w	r2, r0, r2
 800059e:	ea81 0303 	eor.w	r3, r1, r3
 80005a2:	ea82 0000 	eor.w	r0, r2, r0
 80005a6:	ea83 0101 	eor.w	r1, r3, r1
 80005aa:	ea80 0202 	eor.w	r2, r0, r2
 80005ae:	ea81 0303 	eor.w	r3, r1, r3
 80005b2:	2d36      	cmp	r5, #54	; 0x36
 80005b4:	bf88      	it	hi
 80005b6:	bd30      	pophi	{r4, r5, pc}
 80005b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80005c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005c8:	d002      	beq.n	80005d0 <__adddf3+0x70>
 80005ca:	4240      	negs	r0, r0
 80005cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80005d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005dc:	d002      	beq.n	80005e4 <__adddf3+0x84>
 80005de:	4252      	negs	r2, r2
 80005e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005e4:	ea94 0f05 	teq	r4, r5
 80005e8:	f000 80a7 	beq.w	800073a <__adddf3+0x1da>
 80005ec:	f1a4 0401 	sub.w	r4, r4, #1
 80005f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005f4:	db0d      	blt.n	8000612 <__adddf3+0xb2>
 80005f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005fa:	fa22 f205 	lsr.w	r2, r2, r5
 80005fe:	1880      	adds	r0, r0, r2
 8000600:	f141 0100 	adc.w	r1, r1, #0
 8000604:	fa03 f20e 	lsl.w	r2, r3, lr
 8000608:	1880      	adds	r0, r0, r2
 800060a:	fa43 f305 	asr.w	r3, r3, r5
 800060e:	4159      	adcs	r1, r3
 8000610:	e00e      	b.n	8000630 <__adddf3+0xd0>
 8000612:	f1a5 0520 	sub.w	r5, r5, #32
 8000616:	f10e 0e20 	add.w	lr, lr, #32
 800061a:	2a01      	cmp	r2, #1
 800061c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000620:	bf28      	it	cs
 8000622:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000626:	fa43 f305 	asr.w	r3, r3, r5
 800062a:	18c0      	adds	r0, r0, r3
 800062c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000630:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000634:	d507      	bpl.n	8000646 <__adddf3+0xe6>
 8000636:	f04f 0e00 	mov.w	lr, #0
 800063a:	f1dc 0c00 	rsbs	ip, ip, #0
 800063e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000642:	eb6e 0101 	sbc.w	r1, lr, r1
 8000646:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800064a:	d31b      	bcc.n	8000684 <__adddf3+0x124>
 800064c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000650:	d30c      	bcc.n	800066c <__adddf3+0x10c>
 8000652:	0849      	lsrs	r1, r1, #1
 8000654:	ea5f 0030 	movs.w	r0, r0, rrx
 8000658:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800065c:	f104 0401 	add.w	r4, r4, #1
 8000660:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000664:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000668:	f080 809a 	bcs.w	80007a0 <__adddf3+0x240>
 800066c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	ea41 0105 	orr.w	r1, r1, r5
 8000682:	bd30      	pop	{r4, r5, pc}
 8000684:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000688:	4140      	adcs	r0, r0
 800068a:	eb41 0101 	adc.w	r1, r1, r1
 800068e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000692:	f1a4 0401 	sub.w	r4, r4, #1
 8000696:	d1e9      	bne.n	800066c <__adddf3+0x10c>
 8000698:	f091 0f00 	teq	r1, #0
 800069c:	bf04      	itt	eq
 800069e:	4601      	moveq	r1, r0
 80006a0:	2000      	moveq	r0, #0
 80006a2:	fab1 f381 	clz	r3, r1
 80006a6:	bf08      	it	eq
 80006a8:	3320      	addeq	r3, #32
 80006aa:	f1a3 030b 	sub.w	r3, r3, #11
 80006ae:	f1b3 0220 	subs.w	r2, r3, #32
 80006b2:	da0c      	bge.n	80006ce <__adddf3+0x16e>
 80006b4:	320c      	adds	r2, #12
 80006b6:	dd08      	ble.n	80006ca <__adddf3+0x16a>
 80006b8:	f102 0c14 	add.w	ip, r2, #20
 80006bc:	f1c2 020c 	rsb	r2, r2, #12
 80006c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006c4:	fa21 f102 	lsr.w	r1, r1, r2
 80006c8:	e00c      	b.n	80006e4 <__adddf3+0x184>
 80006ca:	f102 0214 	add.w	r2, r2, #20
 80006ce:	bfd8      	it	le
 80006d0:	f1c2 0c20 	rsble	ip, r2, #32
 80006d4:	fa01 f102 	lsl.w	r1, r1, r2
 80006d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006dc:	bfdc      	itt	le
 80006de:	ea41 010c 	orrle.w	r1, r1, ip
 80006e2:	4090      	lslle	r0, r2
 80006e4:	1ae4      	subs	r4, r4, r3
 80006e6:	bfa2      	ittt	ge
 80006e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ec:	4329      	orrge	r1, r5
 80006ee:	bd30      	popge	{r4, r5, pc}
 80006f0:	ea6f 0404 	mvn.w	r4, r4
 80006f4:	3c1f      	subs	r4, #31
 80006f6:	da1c      	bge.n	8000732 <__adddf3+0x1d2>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc0e      	bgt.n	800071a <__adddf3+0x1ba>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0220 	rsb	r2, r4, #32
 8000704:	fa20 f004 	lsr.w	r0, r0, r4
 8000708:	fa01 f302 	lsl.w	r3, r1, r2
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	fa21 f304 	lsr.w	r3, r1, r4
 8000714:	ea45 0103 	orr.w	r1, r5, r3
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f1c4 040c 	rsb	r4, r4, #12
 800071e:	f1c4 0220 	rsb	r2, r4, #32
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 f304 	lsl.w	r3, r1, r4
 800072a:	ea40 0003 	orr.w	r0, r0, r3
 800072e:	4629      	mov	r1, r5
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	fa21 f004 	lsr.w	r0, r1, r4
 8000736:	4629      	mov	r1, r5
 8000738:	bd30      	pop	{r4, r5, pc}
 800073a:	f094 0f00 	teq	r4, #0
 800073e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000742:	bf06      	itte	eq
 8000744:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000748:	3401      	addeq	r4, #1
 800074a:	3d01      	subne	r5, #1
 800074c:	e74e      	b.n	80005ec <__adddf3+0x8c>
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf18      	it	ne
 8000754:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000758:	d029      	beq.n	80007ae <__adddf3+0x24e>
 800075a:	ea94 0f05 	teq	r4, r5
 800075e:	bf08      	it	eq
 8000760:	ea90 0f02 	teqeq	r0, r2
 8000764:	d005      	beq.n	8000772 <__adddf3+0x212>
 8000766:	ea54 0c00 	orrs.w	ip, r4, r0
 800076a:	bf04      	itt	eq
 800076c:	4619      	moveq	r1, r3
 800076e:	4610      	moveq	r0, r2
 8000770:	bd30      	pop	{r4, r5, pc}
 8000772:	ea91 0f03 	teq	r1, r3
 8000776:	bf1e      	ittt	ne
 8000778:	2100      	movne	r1, #0
 800077a:	2000      	movne	r0, #0
 800077c:	bd30      	popne	{r4, r5, pc}
 800077e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000782:	d105      	bne.n	8000790 <__adddf3+0x230>
 8000784:	0040      	lsls	r0, r0, #1
 8000786:	4149      	adcs	r1, r1
 8000788:	bf28      	it	cs
 800078a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800078e:	bd30      	pop	{r4, r5, pc}
 8000790:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000794:	bf3c      	itt	cc
 8000796:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800079a:	bd30      	popcc	{r4, r5, pc}
 800079c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd30      	pop	{r4, r5, pc}
 80007ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80007b2:	bf1a      	itte	ne
 80007b4:	4619      	movne	r1, r3
 80007b6:	4610      	movne	r0, r2
 80007b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80007bc:	bf1c      	itt	ne
 80007be:	460b      	movne	r3, r1
 80007c0:	4602      	movne	r2, r0
 80007c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007c6:	bf06      	itte	eq
 80007c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007cc:	ea91 0f03 	teqeq	r1, r3
 80007d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80007d4:	bd30      	pop	{r4, r5, pc}
 80007d6:	bf00      	nop

080007d8 <__aeabi_ui2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ec:	f04f 0500 	mov.w	r5, #0
 80007f0:	f04f 0100 	mov.w	r1, #0
 80007f4:	e750      	b.n	8000698 <__adddf3+0x138>
 80007f6:	bf00      	nop

080007f8 <__aeabi_i2d>:
 80007f8:	f090 0f00 	teq	r0, #0
 80007fc:	bf04      	itt	eq
 80007fe:	2100      	moveq	r1, #0
 8000800:	4770      	bxeq	lr
 8000802:	b530      	push	{r4, r5, lr}
 8000804:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000808:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000810:	bf48      	it	mi
 8000812:	4240      	negmi	r0, r0
 8000814:	f04f 0100 	mov.w	r1, #0
 8000818:	e73e      	b.n	8000698 <__adddf3+0x138>
 800081a:	bf00      	nop

0800081c <__aeabi_f2d>:
 800081c:	0042      	lsls	r2, r0, #1
 800081e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000822:	ea4f 0131 	mov.w	r1, r1, rrx
 8000826:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800082a:	bf1f      	itttt	ne
 800082c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000830:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000834:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000838:	4770      	bxne	lr
 800083a:	f092 0f00 	teq	r2, #0
 800083e:	bf14      	ite	ne
 8000840:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000844:	4770      	bxeq	lr
 8000846:	b530      	push	{r4, r5, lr}
 8000848:	f44f 7460 	mov.w	r4, #896	; 0x380
 800084c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000850:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000854:	e720      	b.n	8000698 <__adddf3+0x138>
 8000856:	bf00      	nop

08000858 <__aeabi_ul2d>:
 8000858:	ea50 0201 	orrs.w	r2, r0, r1
 800085c:	bf08      	it	eq
 800085e:	4770      	bxeq	lr
 8000860:	b530      	push	{r4, r5, lr}
 8000862:	f04f 0500 	mov.w	r5, #0
 8000866:	e00a      	b.n	800087e <__aeabi_l2d+0x16>

08000868 <__aeabi_l2d>:
 8000868:	ea50 0201 	orrs.w	r2, r0, r1
 800086c:	bf08      	it	eq
 800086e:	4770      	bxeq	lr
 8000870:	b530      	push	{r4, r5, lr}
 8000872:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000876:	d502      	bpl.n	800087e <__aeabi_l2d+0x16>
 8000878:	4240      	negs	r0, r0
 800087a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800087e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000882:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000886:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800088a:	f43f aedc 	beq.w	8000646 <__adddf3+0xe6>
 800088e:	f04f 0203 	mov.w	r2, #3
 8000892:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000896:	bf18      	it	ne
 8000898:	3203      	addne	r2, #3
 800089a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800089e:	bf18      	it	ne
 80008a0:	3203      	addne	r2, #3
 80008a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80008a6:	f1c2 0320 	rsb	r3, r2, #32
 80008aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80008ae:	fa20 f002 	lsr.w	r0, r0, r2
 80008b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80008b6:	ea40 000e 	orr.w	r0, r0, lr
 80008ba:	fa21 f102 	lsr.w	r1, r1, r2
 80008be:	4414      	add	r4, r2
 80008c0:	e6c1      	b.n	8000646 <__adddf3+0xe6>
 80008c2:	bf00      	nop

080008c4 <__aeabi_dmul>:
 80008c4:	b570      	push	{r4, r5, r6, lr}
 80008c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008d2:	bf1d      	ittte	ne
 80008d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d8:	ea94 0f0c 	teqne	r4, ip
 80008dc:	ea95 0f0c 	teqne	r5, ip
 80008e0:	f000 f8de 	bleq	8000aa0 <__aeabi_dmul+0x1dc>
 80008e4:	442c      	add	r4, r5
 80008e6:	ea81 0603 	eor.w	r6, r1, r3
 80008ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80008ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80008f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80008f6:	bf18      	it	ne
 80008f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000900:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000904:	d038      	beq.n	8000978 <__aeabi_dmul+0xb4>
 8000906:	fba0 ce02 	umull	ip, lr, r0, r2
 800090a:	f04f 0500 	mov.w	r5, #0
 800090e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000912:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000916:	fbe0 e503 	umlal	lr, r5, r0, r3
 800091a:	f04f 0600 	mov.w	r6, #0
 800091e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000922:	f09c 0f00 	teq	ip, #0
 8000926:	bf18      	it	ne
 8000928:	f04e 0e01 	orrne.w	lr, lr, #1
 800092c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000930:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000934:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000938:	d204      	bcs.n	8000944 <__aeabi_dmul+0x80>
 800093a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800093e:	416d      	adcs	r5, r5
 8000940:	eb46 0606 	adc.w	r6, r6, r6
 8000944:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000948:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800094c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000950:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000954:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000958:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095c:	bf88      	it	hi
 800095e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000962:	d81e      	bhi.n	80009a2 <__aeabi_dmul+0xde>
 8000964:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000968:	bf08      	it	eq
 800096a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800097c:	ea46 0101 	orr.w	r1, r6, r1
 8000980:	ea40 0002 	orr.w	r0, r0, r2
 8000984:	ea81 0103 	eor.w	r1, r1, r3
 8000988:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	f300 80ab 	bgt.w	8000afc <__aeabi_dmul+0x238>
 80009a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80009aa:	bfde      	ittt	le
 80009ac:	2000      	movle	r0, #0
 80009ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80009b2:	bd70      	pople	{r4, r5, r6, pc}
 80009b4:	f1c4 0400 	rsb	r4, r4, #0
 80009b8:	3c20      	subs	r4, #32
 80009ba:	da35      	bge.n	8000a28 <__aeabi_dmul+0x164>
 80009bc:	340c      	adds	r4, #12
 80009be:	dc1b      	bgt.n	80009f8 <__aeabi_dmul+0x134>
 80009c0:	f104 0414 	add.w	r4, r4, #20
 80009c4:	f1c4 0520 	rsb	r5, r4, #32
 80009c8:	fa00 f305 	lsl.w	r3, r0, r5
 80009cc:	fa20 f004 	lsr.w	r0, r0, r4
 80009d0:	fa01 f205 	lsl.w	r2, r1, r5
 80009d4:	ea40 0002 	orr.w	r0, r0, r2
 80009d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80009dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009e4:	fa21 f604 	lsr.w	r6, r1, r4
 80009e8:	eb42 0106 	adc.w	r1, r2, r6
 80009ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009f0:	bf08      	it	eq
 80009f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f1c4 040c 	rsb	r4, r4, #12
 80009fc:	f1c4 0520 	rsb	r5, r4, #32
 8000a00:	fa00 f304 	lsl.w	r3, r0, r4
 8000a04:	fa20 f005 	lsr.w	r0, r0, r5
 8000a08:	fa01 f204 	lsl.w	r2, r1, r4
 8000a0c:	ea40 0002 	orr.w	r0, r0, r2
 8000a10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000a18:	f141 0100 	adc.w	r1, r1, #0
 8000a1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a20:	bf08      	it	eq
 8000a22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a26:	bd70      	pop	{r4, r5, r6, pc}
 8000a28:	f1c4 0520 	rsb	r5, r4, #32
 8000a2c:	fa00 f205 	lsl.w	r2, r0, r5
 8000a30:	ea4e 0e02 	orr.w	lr, lr, r2
 8000a34:	fa20 f304 	lsr.w	r3, r0, r4
 8000a38:	fa01 f205 	lsl.w	r2, r1, r5
 8000a3c:	ea43 0302 	orr.w	r3, r3, r2
 8000a40:	fa21 f004 	lsr.w	r0, r1, r4
 8000a44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a48:	fa21 f204 	lsr.w	r2, r1, r4
 8000a4c:	ea20 0002 	bic.w	r0, r0, r2
 8000a50:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000a54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a58:	bf08      	it	eq
 8000a5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f094 0f00 	teq	r4, #0
 8000a64:	d10f      	bne.n	8000a86 <__aeabi_dmul+0x1c2>
 8000a66:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000a6a:	0040      	lsls	r0, r0, #1
 8000a6c:	eb41 0101 	adc.w	r1, r1, r1
 8000a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a74:	bf08      	it	eq
 8000a76:	3c01      	subeq	r4, #1
 8000a78:	d0f7      	beq.n	8000a6a <__aeabi_dmul+0x1a6>
 8000a7a:	ea41 0106 	orr.w	r1, r1, r6
 8000a7e:	f095 0f00 	teq	r5, #0
 8000a82:	bf18      	it	ne
 8000a84:	4770      	bxne	lr
 8000a86:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000a8a:	0052      	lsls	r2, r2, #1
 8000a8c:	eb43 0303 	adc.w	r3, r3, r3
 8000a90:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000a94:	bf08      	it	eq
 8000a96:	3d01      	subeq	r5, #1
 8000a98:	d0f7      	beq.n	8000a8a <__aeabi_dmul+0x1c6>
 8000a9a:	ea43 0306 	orr.w	r3, r3, r6
 8000a9e:	4770      	bx	lr
 8000aa0:	ea94 0f0c 	teq	r4, ip
 8000aa4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aa8:	bf18      	it	ne
 8000aaa:	ea95 0f0c 	teqne	r5, ip
 8000aae:	d00c      	beq.n	8000aca <__aeabi_dmul+0x206>
 8000ab0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab4:	bf18      	it	ne
 8000ab6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000aba:	d1d1      	bne.n	8000a60 <__aeabi_dmul+0x19c>
 8000abc:	ea81 0103 	eor.w	r1, r1, r3
 8000ac0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	bd70      	pop	{r4, r5, r6, pc}
 8000aca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ace:	bf06      	itte	eq
 8000ad0:	4610      	moveq	r0, r2
 8000ad2:	4619      	moveq	r1, r3
 8000ad4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad8:	d019      	beq.n	8000b0e <__aeabi_dmul+0x24a>
 8000ada:	ea94 0f0c 	teq	r4, ip
 8000ade:	d102      	bne.n	8000ae6 <__aeabi_dmul+0x222>
 8000ae0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000ae4:	d113      	bne.n	8000b0e <__aeabi_dmul+0x24a>
 8000ae6:	ea95 0f0c 	teq	r5, ip
 8000aea:	d105      	bne.n	8000af8 <__aeabi_dmul+0x234>
 8000aec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000af0:	bf1c      	itt	ne
 8000af2:	4610      	movne	r0, r2
 8000af4:	4619      	movne	r1, r3
 8000af6:	d10a      	bne.n	8000b0e <__aeabi_dmul+0x24a>
 8000af8:	ea81 0103 	eor.w	r1, r1, r3
 8000afc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000b00:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000b04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	bd70      	pop	{r4, r5, r6, pc}
 8000b0e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000b12:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000b16:	bd70      	pop	{r4, r5, r6, pc}

08000b18 <__aeabi_ddiv>:
 8000b18:	b570      	push	{r4, r5, r6, lr}
 8000b1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000b22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000b26:	bf1d      	ittte	ne
 8000b28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000b2c:	ea94 0f0c 	teqne	r4, ip
 8000b30:	ea95 0f0c 	teqne	r5, ip
 8000b34:	f000 f8a7 	bleq	8000c86 <__aeabi_ddiv+0x16e>
 8000b38:	eba4 0405 	sub.w	r4, r4, r5
 8000b3c:	ea81 0e03 	eor.w	lr, r1, r3
 8000b40:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b44:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000b48:	f000 8088 	beq.w	8000c5c <__aeabi_ddiv+0x144>
 8000b4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000b50:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000b54:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000b58:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000b5c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b60:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b64:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b68:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b6c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000b70:	429d      	cmp	r5, r3
 8000b72:	bf08      	it	eq
 8000b74:	4296      	cmpeq	r6, r2
 8000b76:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000b7a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000b7e:	d202      	bcs.n	8000b86 <__aeabi_ddiv+0x6e>
 8000b80:	085b      	lsrs	r3, r3, #1
 8000b82:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b86:	1ab6      	subs	r6, r6, r2
 8000b88:	eb65 0503 	sbc.w	r5, r5, r3
 8000b8c:	085b      	lsrs	r3, r3, #1
 8000b8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b92:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b96:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000b9a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b9e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ba2:	bf22      	ittt	cs
 8000ba4:	1ab6      	subcs	r6, r6, r2
 8000ba6:	4675      	movcs	r5, lr
 8000ba8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000bac:	085b      	lsrs	r3, r3, #1
 8000bae:	ea4f 0232 	mov.w	r2, r2, rrx
 8000bb2:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bb6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bba:	bf22      	ittt	cs
 8000bbc:	1ab6      	subcs	r6, r6, r2
 8000bbe:	4675      	movcs	r5, lr
 8000bc0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000bc4:	085b      	lsrs	r3, r3, #1
 8000bc6:	ea4f 0232 	mov.w	r2, r2, rrx
 8000bca:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bce:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bd2:	bf22      	ittt	cs
 8000bd4:	1ab6      	subcs	r6, r6, r2
 8000bd6:	4675      	movcs	r5, lr
 8000bd8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bdc:	085b      	lsrs	r3, r3, #1
 8000bde:	ea4f 0232 	mov.w	r2, r2, rrx
 8000be2:	ebb6 0e02 	subs.w	lr, r6, r2
 8000be6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bea:	bf22      	ittt	cs
 8000bec:	1ab6      	subcs	r6, r6, r2
 8000bee:	4675      	movcs	r5, lr
 8000bf0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bf4:	ea55 0e06 	orrs.w	lr, r5, r6
 8000bf8:	d018      	beq.n	8000c2c <__aeabi_ddiv+0x114>
 8000bfa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000bfe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000c02:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000c06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000c0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000c12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000c16:	d1c0      	bne.n	8000b9a <__aeabi_ddiv+0x82>
 8000c18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c1c:	d10b      	bne.n	8000c36 <__aeabi_ddiv+0x11e>
 8000c1e:	ea41 0100 	orr.w	r1, r1, r0
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000c2a:	e7b6      	b.n	8000b9a <__aeabi_ddiv+0x82>
 8000c2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c30:	bf04      	itt	eq
 8000c32:	4301      	orreq	r1, r0
 8000c34:	2000      	moveq	r0, #0
 8000c36:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000c3a:	bf88      	it	hi
 8000c3c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000c40:	f63f aeaf 	bhi.w	80009a2 <__aeabi_dmul+0xde>
 8000c44:	ebb5 0c03 	subs.w	ip, r5, r3
 8000c48:	bf04      	itt	eq
 8000c4a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000c4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000c52:	f150 0000 	adcs.w	r0, r0, #0
 8000c56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c5a:	bd70      	pop	{r4, r5, r6, pc}
 8000c5c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000c60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c68:	bfc2      	ittt	gt
 8000c6a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c72:	bd70      	popgt	{r4, r5, r6, pc}
 8000c74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c78:	f04f 0e00 	mov.w	lr, #0
 8000c7c:	3c01      	subs	r4, #1
 8000c7e:	e690      	b.n	80009a2 <__aeabi_dmul+0xde>
 8000c80:	ea45 0e06 	orr.w	lr, r5, r6
 8000c84:	e68d      	b.n	80009a2 <__aeabi_dmul+0xde>
 8000c86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c8a:	ea94 0f0c 	teq	r4, ip
 8000c8e:	bf08      	it	eq
 8000c90:	ea95 0f0c 	teqeq	r5, ip
 8000c94:	f43f af3b 	beq.w	8000b0e <__aeabi_dmul+0x24a>
 8000c98:	ea94 0f0c 	teq	r4, ip
 8000c9c:	d10a      	bne.n	8000cb4 <__aeabi_ddiv+0x19c>
 8000c9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ca2:	f47f af34 	bne.w	8000b0e <__aeabi_dmul+0x24a>
 8000ca6:	ea95 0f0c 	teq	r5, ip
 8000caa:	f47f af25 	bne.w	8000af8 <__aeabi_dmul+0x234>
 8000cae:	4610      	mov	r0, r2
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	e72c      	b.n	8000b0e <__aeabi_dmul+0x24a>
 8000cb4:	ea95 0f0c 	teq	r5, ip
 8000cb8:	d106      	bne.n	8000cc8 <__aeabi_ddiv+0x1b0>
 8000cba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cbe:	f43f aefd 	beq.w	8000abc <__aeabi_dmul+0x1f8>
 8000cc2:	4610      	mov	r0, r2
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	e722      	b.n	8000b0e <__aeabi_dmul+0x24a>
 8000cc8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ccc:	bf18      	it	ne
 8000cce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000cd2:	f47f aec5 	bne.w	8000a60 <__aeabi_dmul+0x19c>
 8000cd6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000cda:	f47f af0d 	bne.w	8000af8 <__aeabi_dmul+0x234>
 8000cde:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ce2:	f47f aeeb 	bne.w	8000abc <__aeabi_dmul+0x1f8>
 8000ce6:	e712      	b.n	8000b0e <__aeabi_dmul+0x24a>

08000ce8 <__gedf2>:
 8000ce8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000cec:	e006      	b.n	8000cfc <__cmpdf2+0x4>
 8000cee:	bf00      	nop

08000cf0 <__ledf2>:
 8000cf0:	f04f 0c01 	mov.w	ip, #1
 8000cf4:	e002      	b.n	8000cfc <__cmpdf2+0x4>
 8000cf6:	bf00      	nop

08000cf8 <__cmpdf2>:
 8000cf8:	f04f 0c01 	mov.w	ip, #1
 8000cfc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000d12:	d01b      	beq.n	8000d4c <__cmpdf2+0x54>
 8000d14:	b001      	add	sp, #4
 8000d16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000d1a:	bf0c      	ite	eq
 8000d1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000d20:	ea91 0f03 	teqne	r1, r3
 8000d24:	bf02      	ittt	eq
 8000d26:	ea90 0f02 	teqeq	r0, r2
 8000d2a:	2000      	moveq	r0, #0
 8000d2c:	4770      	bxeq	lr
 8000d2e:	f110 0f00 	cmn.w	r0, #0
 8000d32:	ea91 0f03 	teq	r1, r3
 8000d36:	bf58      	it	pl
 8000d38:	4299      	cmppl	r1, r3
 8000d3a:	bf08      	it	eq
 8000d3c:	4290      	cmpeq	r0, r2
 8000d3e:	bf2c      	ite	cs
 8000d40:	17d8      	asrcs	r0, r3, #31
 8000d42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000d46:	f040 0001 	orr.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d54:	d102      	bne.n	8000d5c <__cmpdf2+0x64>
 8000d56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d5a:	d107      	bne.n	8000d6c <__cmpdf2+0x74>
 8000d5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d64:	d1d6      	bne.n	8000d14 <__cmpdf2+0x1c>
 8000d66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d6a:	d0d3      	beq.n	8000d14 <__cmpdf2+0x1c>
 8000d6c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <__aeabi_cdrcmple>:
 8000d74:	4684      	mov	ip, r0
 8000d76:	4610      	mov	r0, r2
 8000d78:	4662      	mov	r2, ip
 8000d7a:	468c      	mov	ip, r1
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4663      	mov	r3, ip
 8000d80:	e000      	b.n	8000d84 <__aeabi_cdcmpeq>
 8000d82:	bf00      	nop

08000d84 <__aeabi_cdcmpeq>:
 8000d84:	b501      	push	{r0, lr}
 8000d86:	f7ff ffb7 	bl	8000cf8 <__cmpdf2>
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	bf48      	it	mi
 8000d8e:	f110 0f00 	cmnmi.w	r0, #0
 8000d92:	bd01      	pop	{r0, pc}

08000d94 <__aeabi_dcmpeq>:
 8000d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d98:	f7ff fff4 	bl	8000d84 <__aeabi_cdcmpeq>
 8000d9c:	bf0c      	ite	eq
 8000d9e:	2001      	moveq	r0, #1
 8000da0:	2000      	movne	r0, #0
 8000da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000da6:	bf00      	nop

08000da8 <__aeabi_dcmplt>:
 8000da8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dac:	f7ff ffea 	bl	8000d84 <__aeabi_cdcmpeq>
 8000db0:	bf34      	ite	cc
 8000db2:	2001      	movcc	r0, #1
 8000db4:	2000      	movcs	r0, #0
 8000db6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dba:	bf00      	nop

08000dbc <__aeabi_dcmple>:
 8000dbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dc0:	f7ff ffe0 	bl	8000d84 <__aeabi_cdcmpeq>
 8000dc4:	bf94      	ite	ls
 8000dc6:	2001      	movls	r0, #1
 8000dc8:	2000      	movhi	r0, #0
 8000dca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dce:	bf00      	nop

08000dd0 <__aeabi_dcmpge>:
 8000dd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd4:	f7ff ffce 	bl	8000d74 <__aeabi_cdrcmple>
 8000dd8:	bf94      	ite	ls
 8000dda:	2001      	movls	r0, #1
 8000ddc:	2000      	movhi	r0, #0
 8000dde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000de2:	bf00      	nop

08000de4 <__aeabi_dcmpgt>:
 8000de4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de8:	f7ff ffc4 	bl	8000d74 <__aeabi_cdrcmple>
 8000dec:	bf34      	ite	cc
 8000dee:	2001      	movcc	r0, #1
 8000df0:	2000      	movcs	r0, #0
 8000df2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df6:	bf00      	nop

08000df8 <__aeabi_dcmpun>:
 8000df8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000dfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e00:	d102      	bne.n	8000e08 <__aeabi_dcmpun+0x10>
 8000e02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000e06:	d10a      	bne.n	8000e1e <__aeabi_dcmpun+0x26>
 8000e08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e10:	d102      	bne.n	8000e18 <__aeabi_dcmpun+0x20>
 8000e12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000e16:	d102      	bne.n	8000e1e <__aeabi_dcmpun+0x26>
 8000e18:	f04f 0000 	mov.w	r0, #0
 8000e1c:	4770      	bx	lr
 8000e1e:	f04f 0001 	mov.w	r0, #1
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_d2iz>:
 8000e24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000e2c:	d215      	bcs.n	8000e5a <__aeabi_d2iz+0x36>
 8000e2e:	d511      	bpl.n	8000e54 <__aeabi_d2iz+0x30>
 8000e30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e38:	d912      	bls.n	8000e60 <__aeabi_d2iz+0x3c>
 8000e3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000e4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000e4e:	bf18      	it	ne
 8000e50:	4240      	negne	r0, r0
 8000e52:	4770      	bx	lr
 8000e54:	f04f 0000 	mov.w	r0, #0
 8000e58:	4770      	bx	lr
 8000e5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e5e:	d105      	bne.n	8000e6c <__aeabi_d2iz+0x48>
 8000e60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000e64:	bf08      	it	eq
 8000e66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e6a:	4770      	bx	lr
 8000e6c:	f04f 0000 	mov.w	r0, #0
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <__aeabi_d2f>:
 8000e74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000e7c:	bf24      	itt	cs
 8000e7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000e82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000e86:	d90d      	bls.n	8000ea4 <__aeabi_d2f+0x30>
 8000e88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000e90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000e94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000e98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ea8:	d121      	bne.n	8000eee <__aeabi_d2f+0x7a>
 8000eaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000eae:	bfbc      	itt	lt
 8000eb0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000eb4:	4770      	bxlt	lr
 8000eb6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000eba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ebe:	f1c2 0218 	rsb	r2, r2, #24
 8000ec2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ec6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000eca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ece:	bf18      	it	ne
 8000ed0:	f040 0001 	orrne.w	r0, r0, #1
 8000ed4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ed8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000edc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ee0:	ea40 000c 	orr.w	r0, r0, ip
 8000ee4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ee8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000eec:	e7cc      	b.n	8000e88 <__aeabi_d2f+0x14>
 8000eee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ef2:	d107      	bne.n	8000f04 <__aeabi_d2f+0x90>
 8000ef4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ef8:	bf1e      	ittt	ne
 8000efa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000efe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000f02:	4770      	bxne	lr
 8000f04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000f08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__aeabi_uldivmod>:
 8000f14:	b953      	cbnz	r3, 8000f2c <__aeabi_uldivmod+0x18>
 8000f16:	b94a      	cbnz	r2, 8000f2c <__aeabi_uldivmod+0x18>
 8000f18:	2900      	cmp	r1, #0
 8000f1a:	bf08      	it	eq
 8000f1c:	2800      	cmpeq	r0, #0
 8000f1e:	bf1c      	itt	ne
 8000f20:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000f24:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000f28:	f000 b97a 	b.w	8001220 <__aeabi_idiv0>
 8000f2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f34:	f000 f806 	bl	8000f44 <__udivmoddi4>
 8000f38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f40:	b004      	add	sp, #16
 8000f42:	4770      	bx	lr

08000f44 <__udivmoddi4>:
 8000f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f48:	468c      	mov	ip, r1
 8000f4a:	460d      	mov	r5, r1
 8000f4c:	4604      	mov	r4, r0
 8000f4e:	9e08      	ldr	r6, [sp, #32]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d151      	bne.n	8000ff8 <__udivmoddi4+0xb4>
 8000f54:	428a      	cmp	r2, r1
 8000f56:	4617      	mov	r7, r2
 8000f58:	d96d      	bls.n	8001036 <__udivmoddi4+0xf2>
 8000f5a:	fab2 fe82 	clz	lr, r2
 8000f5e:	f1be 0f00 	cmp.w	lr, #0
 8000f62:	d00b      	beq.n	8000f7c <__udivmoddi4+0x38>
 8000f64:	f1ce 0c20 	rsb	ip, lr, #32
 8000f68:	fa01 f50e 	lsl.w	r5, r1, lr
 8000f6c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000f70:	fa02 f70e 	lsl.w	r7, r2, lr
 8000f74:	ea4c 0c05 	orr.w	ip, ip, r5
 8000f78:	fa00 f40e 	lsl.w	r4, r0, lr
 8000f7c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000f80:	0c25      	lsrs	r5, r4, #16
 8000f82:	fbbc f8fa 	udiv	r8, ip, sl
 8000f86:	fa1f f987 	uxth.w	r9, r7
 8000f8a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000f8e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000f92:	fb08 f309 	mul.w	r3, r8, r9
 8000f96:	42ab      	cmp	r3, r5
 8000f98:	d90a      	bls.n	8000fb0 <__udivmoddi4+0x6c>
 8000f9a:	19ed      	adds	r5, r5, r7
 8000f9c:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000fa0:	f080 8123 	bcs.w	80011ea <__udivmoddi4+0x2a6>
 8000fa4:	42ab      	cmp	r3, r5
 8000fa6:	f240 8120 	bls.w	80011ea <__udivmoddi4+0x2a6>
 8000faa:	f1a8 0802 	sub.w	r8, r8, #2
 8000fae:	443d      	add	r5, r7
 8000fb0:	1aed      	subs	r5, r5, r3
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000fb8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000fbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000fc0:	fb00 f909 	mul.w	r9, r0, r9
 8000fc4:	45a1      	cmp	r9, r4
 8000fc6:	d909      	bls.n	8000fdc <__udivmoddi4+0x98>
 8000fc8:	19e4      	adds	r4, r4, r7
 8000fca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000fce:	f080 810a 	bcs.w	80011e6 <__udivmoddi4+0x2a2>
 8000fd2:	45a1      	cmp	r9, r4
 8000fd4:	f240 8107 	bls.w	80011e6 <__udivmoddi4+0x2a2>
 8000fd8:	3802      	subs	r0, #2
 8000fda:	443c      	add	r4, r7
 8000fdc:	eba4 0409 	sub.w	r4, r4, r9
 8000fe0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	2e00      	cmp	r6, #0
 8000fe8:	d061      	beq.n	80010ae <__udivmoddi4+0x16a>
 8000fea:	fa24 f40e 	lsr.w	r4, r4, lr
 8000fee:	2300      	movs	r3, #0
 8000ff0:	6034      	str	r4, [r6, #0]
 8000ff2:	6073      	str	r3, [r6, #4]
 8000ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff8:	428b      	cmp	r3, r1
 8000ffa:	d907      	bls.n	800100c <__udivmoddi4+0xc8>
 8000ffc:	2e00      	cmp	r6, #0
 8000ffe:	d054      	beq.n	80010aa <__udivmoddi4+0x166>
 8001000:	2100      	movs	r1, #0
 8001002:	e886 0021 	stmia.w	r6, {r0, r5}
 8001006:	4608      	mov	r0, r1
 8001008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800100c:	fab3 f183 	clz	r1, r3
 8001010:	2900      	cmp	r1, #0
 8001012:	f040 808e 	bne.w	8001132 <__udivmoddi4+0x1ee>
 8001016:	42ab      	cmp	r3, r5
 8001018:	d302      	bcc.n	8001020 <__udivmoddi4+0xdc>
 800101a:	4282      	cmp	r2, r0
 800101c:	f200 80fa 	bhi.w	8001214 <__udivmoddi4+0x2d0>
 8001020:	1a84      	subs	r4, r0, r2
 8001022:	eb65 0503 	sbc.w	r5, r5, r3
 8001026:	2001      	movs	r0, #1
 8001028:	46ac      	mov	ip, r5
 800102a:	2e00      	cmp	r6, #0
 800102c:	d03f      	beq.n	80010ae <__udivmoddi4+0x16a>
 800102e:	e886 1010 	stmia.w	r6, {r4, ip}
 8001032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001036:	b912      	cbnz	r2, 800103e <__udivmoddi4+0xfa>
 8001038:	2701      	movs	r7, #1
 800103a:	fbb7 f7f2 	udiv	r7, r7, r2
 800103e:	fab7 fe87 	clz	lr, r7
 8001042:	f1be 0f00 	cmp.w	lr, #0
 8001046:	d134      	bne.n	80010b2 <__udivmoddi4+0x16e>
 8001048:	1beb      	subs	r3, r5, r7
 800104a:	0c3a      	lsrs	r2, r7, #16
 800104c:	fa1f fc87 	uxth.w	ip, r7
 8001050:	2101      	movs	r1, #1
 8001052:	fbb3 f8f2 	udiv	r8, r3, r2
 8001056:	0c25      	lsrs	r5, r4, #16
 8001058:	fb02 3318 	mls	r3, r2, r8, r3
 800105c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001060:	fb0c f308 	mul.w	r3, ip, r8
 8001064:	42ab      	cmp	r3, r5
 8001066:	d907      	bls.n	8001078 <__udivmoddi4+0x134>
 8001068:	19ed      	adds	r5, r5, r7
 800106a:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800106e:	d202      	bcs.n	8001076 <__udivmoddi4+0x132>
 8001070:	42ab      	cmp	r3, r5
 8001072:	f200 80d1 	bhi.w	8001218 <__udivmoddi4+0x2d4>
 8001076:	4680      	mov	r8, r0
 8001078:	1aed      	subs	r5, r5, r3
 800107a:	b2a3      	uxth	r3, r4
 800107c:	fbb5 f0f2 	udiv	r0, r5, r2
 8001080:	fb02 5510 	mls	r5, r2, r0, r5
 8001084:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8001088:	fb0c fc00 	mul.w	ip, ip, r0
 800108c:	45a4      	cmp	ip, r4
 800108e:	d907      	bls.n	80010a0 <__udivmoddi4+0x15c>
 8001090:	19e4      	adds	r4, r4, r7
 8001092:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001096:	d202      	bcs.n	800109e <__udivmoddi4+0x15a>
 8001098:	45a4      	cmp	ip, r4
 800109a:	f200 80b8 	bhi.w	800120e <__udivmoddi4+0x2ca>
 800109e:	4618      	mov	r0, r3
 80010a0:	eba4 040c 	sub.w	r4, r4, ip
 80010a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80010a8:	e79d      	b.n	8000fe6 <__udivmoddi4+0xa2>
 80010aa:	4631      	mov	r1, r6
 80010ac:	4630      	mov	r0, r6
 80010ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010b2:	f1ce 0420 	rsb	r4, lr, #32
 80010b6:	fa05 f30e 	lsl.w	r3, r5, lr
 80010ba:	fa07 f70e 	lsl.w	r7, r7, lr
 80010be:	fa20 f804 	lsr.w	r8, r0, r4
 80010c2:	0c3a      	lsrs	r2, r7, #16
 80010c4:	fa25 f404 	lsr.w	r4, r5, r4
 80010c8:	ea48 0803 	orr.w	r8, r8, r3
 80010cc:	fbb4 f1f2 	udiv	r1, r4, r2
 80010d0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80010d4:	fb02 4411 	mls	r4, r2, r1, r4
 80010d8:	fa1f fc87 	uxth.w	ip, r7
 80010dc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80010e0:	fb01 f30c 	mul.w	r3, r1, ip
 80010e4:	42ab      	cmp	r3, r5
 80010e6:	fa00 f40e 	lsl.w	r4, r0, lr
 80010ea:	d909      	bls.n	8001100 <__udivmoddi4+0x1bc>
 80010ec:	19ed      	adds	r5, r5, r7
 80010ee:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80010f2:	f080 808a 	bcs.w	800120a <__udivmoddi4+0x2c6>
 80010f6:	42ab      	cmp	r3, r5
 80010f8:	f240 8087 	bls.w	800120a <__udivmoddi4+0x2c6>
 80010fc:	3902      	subs	r1, #2
 80010fe:	443d      	add	r5, r7
 8001100:	1aeb      	subs	r3, r5, r3
 8001102:	fa1f f588 	uxth.w	r5, r8
 8001106:	fbb3 f0f2 	udiv	r0, r3, r2
 800110a:	fb02 3310 	mls	r3, r2, r0, r3
 800110e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001112:	fb00 f30c 	mul.w	r3, r0, ip
 8001116:	42ab      	cmp	r3, r5
 8001118:	d907      	bls.n	800112a <__udivmoddi4+0x1e6>
 800111a:	19ed      	adds	r5, r5, r7
 800111c:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8001120:	d26f      	bcs.n	8001202 <__udivmoddi4+0x2be>
 8001122:	42ab      	cmp	r3, r5
 8001124:	d96d      	bls.n	8001202 <__udivmoddi4+0x2be>
 8001126:	3802      	subs	r0, #2
 8001128:	443d      	add	r5, r7
 800112a:	1aeb      	subs	r3, r5, r3
 800112c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001130:	e78f      	b.n	8001052 <__udivmoddi4+0x10e>
 8001132:	f1c1 0720 	rsb	r7, r1, #32
 8001136:	fa22 f807 	lsr.w	r8, r2, r7
 800113a:	408b      	lsls	r3, r1
 800113c:	fa05 f401 	lsl.w	r4, r5, r1
 8001140:	ea48 0303 	orr.w	r3, r8, r3
 8001144:	fa20 fe07 	lsr.w	lr, r0, r7
 8001148:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800114c:	40fd      	lsrs	r5, r7
 800114e:	ea4e 0e04 	orr.w	lr, lr, r4
 8001152:	fbb5 f9fc 	udiv	r9, r5, ip
 8001156:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800115a:	fb0c 5519 	mls	r5, ip, r9, r5
 800115e:	fa1f f883 	uxth.w	r8, r3
 8001162:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8001166:	fb09 f408 	mul.w	r4, r9, r8
 800116a:	42ac      	cmp	r4, r5
 800116c:	fa02 f201 	lsl.w	r2, r2, r1
 8001170:	fa00 fa01 	lsl.w	sl, r0, r1
 8001174:	d908      	bls.n	8001188 <__udivmoddi4+0x244>
 8001176:	18ed      	adds	r5, r5, r3
 8001178:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800117c:	d243      	bcs.n	8001206 <__udivmoddi4+0x2c2>
 800117e:	42ac      	cmp	r4, r5
 8001180:	d941      	bls.n	8001206 <__udivmoddi4+0x2c2>
 8001182:	f1a9 0902 	sub.w	r9, r9, #2
 8001186:	441d      	add	r5, r3
 8001188:	1b2d      	subs	r5, r5, r4
 800118a:	fa1f fe8e 	uxth.w	lr, lr
 800118e:	fbb5 f0fc 	udiv	r0, r5, ip
 8001192:	fb0c 5510 	mls	r5, ip, r0, r5
 8001196:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800119a:	fb00 f808 	mul.w	r8, r0, r8
 800119e:	45a0      	cmp	r8, r4
 80011a0:	d907      	bls.n	80011b2 <__udivmoddi4+0x26e>
 80011a2:	18e4      	adds	r4, r4, r3
 80011a4:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80011a8:	d229      	bcs.n	80011fe <__udivmoddi4+0x2ba>
 80011aa:	45a0      	cmp	r8, r4
 80011ac:	d927      	bls.n	80011fe <__udivmoddi4+0x2ba>
 80011ae:	3802      	subs	r0, #2
 80011b0:	441c      	add	r4, r3
 80011b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80011b6:	eba4 0408 	sub.w	r4, r4, r8
 80011ba:	fba0 8902 	umull	r8, r9, r0, r2
 80011be:	454c      	cmp	r4, r9
 80011c0:	46c6      	mov	lr, r8
 80011c2:	464d      	mov	r5, r9
 80011c4:	d315      	bcc.n	80011f2 <__udivmoddi4+0x2ae>
 80011c6:	d012      	beq.n	80011ee <__udivmoddi4+0x2aa>
 80011c8:	b156      	cbz	r6, 80011e0 <__udivmoddi4+0x29c>
 80011ca:	ebba 030e 	subs.w	r3, sl, lr
 80011ce:	eb64 0405 	sbc.w	r4, r4, r5
 80011d2:	fa04 f707 	lsl.w	r7, r4, r7
 80011d6:	40cb      	lsrs	r3, r1
 80011d8:	431f      	orrs	r7, r3
 80011da:	40cc      	lsrs	r4, r1
 80011dc:	6037      	str	r7, [r6, #0]
 80011de:	6074      	str	r4, [r6, #4]
 80011e0:	2100      	movs	r1, #0
 80011e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011e6:	4618      	mov	r0, r3
 80011e8:	e6f8      	b.n	8000fdc <__udivmoddi4+0x98>
 80011ea:	4690      	mov	r8, r2
 80011ec:	e6e0      	b.n	8000fb0 <__udivmoddi4+0x6c>
 80011ee:	45c2      	cmp	sl, r8
 80011f0:	d2ea      	bcs.n	80011c8 <__udivmoddi4+0x284>
 80011f2:	ebb8 0e02 	subs.w	lr, r8, r2
 80011f6:	eb69 0503 	sbc.w	r5, r9, r3
 80011fa:	3801      	subs	r0, #1
 80011fc:	e7e4      	b.n	80011c8 <__udivmoddi4+0x284>
 80011fe:	4628      	mov	r0, r5
 8001200:	e7d7      	b.n	80011b2 <__udivmoddi4+0x26e>
 8001202:	4640      	mov	r0, r8
 8001204:	e791      	b.n	800112a <__udivmoddi4+0x1e6>
 8001206:	4681      	mov	r9, r0
 8001208:	e7be      	b.n	8001188 <__udivmoddi4+0x244>
 800120a:	4601      	mov	r1, r0
 800120c:	e778      	b.n	8001100 <__udivmoddi4+0x1bc>
 800120e:	3802      	subs	r0, #2
 8001210:	443c      	add	r4, r7
 8001212:	e745      	b.n	80010a0 <__udivmoddi4+0x15c>
 8001214:	4608      	mov	r0, r1
 8001216:	e708      	b.n	800102a <__udivmoddi4+0xe6>
 8001218:	f1a8 0802 	sub.w	r8, r8, #2
 800121c:	443d      	add	r5, r7
 800121e:	e72b      	b.n	8001078 <__udivmoddi4+0x134>

08001220 <__aeabi_idiv0>:
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <__errno>:
 8001224:	4b01      	ldr	r3, [pc, #4]	; (800122c <__errno+0x8>)
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000808 	.word	0x20000808

08001230 <memcpy>:
 8001230:	4684      	mov	ip, r0
 8001232:	ea41 0300 	orr.w	r3, r1, r0
 8001236:	f013 0303 	ands.w	r3, r3, #3
 800123a:	d16d      	bne.n	8001318 <memcpy+0xe8>
 800123c:	3a40      	subs	r2, #64	; 0x40
 800123e:	d341      	bcc.n	80012c4 <memcpy+0x94>
 8001240:	f851 3b04 	ldr.w	r3, [r1], #4
 8001244:	f840 3b04 	str.w	r3, [r0], #4
 8001248:	f851 3b04 	ldr.w	r3, [r1], #4
 800124c:	f840 3b04 	str.w	r3, [r0], #4
 8001250:	f851 3b04 	ldr.w	r3, [r1], #4
 8001254:	f840 3b04 	str.w	r3, [r0], #4
 8001258:	f851 3b04 	ldr.w	r3, [r1], #4
 800125c:	f840 3b04 	str.w	r3, [r0], #4
 8001260:	f851 3b04 	ldr.w	r3, [r1], #4
 8001264:	f840 3b04 	str.w	r3, [r0], #4
 8001268:	f851 3b04 	ldr.w	r3, [r1], #4
 800126c:	f840 3b04 	str.w	r3, [r0], #4
 8001270:	f851 3b04 	ldr.w	r3, [r1], #4
 8001274:	f840 3b04 	str.w	r3, [r0], #4
 8001278:	f851 3b04 	ldr.w	r3, [r1], #4
 800127c:	f840 3b04 	str.w	r3, [r0], #4
 8001280:	f851 3b04 	ldr.w	r3, [r1], #4
 8001284:	f840 3b04 	str.w	r3, [r0], #4
 8001288:	f851 3b04 	ldr.w	r3, [r1], #4
 800128c:	f840 3b04 	str.w	r3, [r0], #4
 8001290:	f851 3b04 	ldr.w	r3, [r1], #4
 8001294:	f840 3b04 	str.w	r3, [r0], #4
 8001298:	f851 3b04 	ldr.w	r3, [r1], #4
 800129c:	f840 3b04 	str.w	r3, [r0], #4
 80012a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012a4:	f840 3b04 	str.w	r3, [r0], #4
 80012a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012ac:	f840 3b04 	str.w	r3, [r0], #4
 80012b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012b4:	f840 3b04 	str.w	r3, [r0], #4
 80012b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012bc:	f840 3b04 	str.w	r3, [r0], #4
 80012c0:	3a40      	subs	r2, #64	; 0x40
 80012c2:	d2bd      	bcs.n	8001240 <memcpy+0x10>
 80012c4:	3230      	adds	r2, #48	; 0x30
 80012c6:	d311      	bcc.n	80012ec <memcpy+0xbc>
 80012c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012cc:	f840 3b04 	str.w	r3, [r0], #4
 80012d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012d4:	f840 3b04 	str.w	r3, [r0], #4
 80012d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80012dc:	f840 3b04 	str.w	r3, [r0], #4
 80012e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012e4:	f840 3b04 	str.w	r3, [r0], #4
 80012e8:	3a10      	subs	r2, #16
 80012ea:	d2ed      	bcs.n	80012c8 <memcpy+0x98>
 80012ec:	320c      	adds	r2, #12
 80012ee:	d305      	bcc.n	80012fc <memcpy+0xcc>
 80012f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80012f4:	f840 3b04 	str.w	r3, [r0], #4
 80012f8:	3a04      	subs	r2, #4
 80012fa:	d2f9      	bcs.n	80012f0 <memcpy+0xc0>
 80012fc:	3204      	adds	r2, #4
 80012fe:	d008      	beq.n	8001312 <memcpy+0xe2>
 8001300:	07d2      	lsls	r2, r2, #31
 8001302:	bf1c      	itt	ne
 8001304:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001308:	f800 3b01 	strbne.w	r3, [r0], #1
 800130c:	d301      	bcc.n	8001312 <memcpy+0xe2>
 800130e:	880b      	ldrh	r3, [r1, #0]
 8001310:	8003      	strh	r3, [r0, #0]
 8001312:	4660      	mov	r0, ip
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	2a08      	cmp	r2, #8
 800131a:	d313      	bcc.n	8001344 <memcpy+0x114>
 800131c:	078b      	lsls	r3, r1, #30
 800131e:	d08d      	beq.n	800123c <memcpy+0xc>
 8001320:	f010 0303 	ands.w	r3, r0, #3
 8001324:	d08a      	beq.n	800123c <memcpy+0xc>
 8001326:	f1c3 0304 	rsb	r3, r3, #4
 800132a:	1ad2      	subs	r2, r2, r3
 800132c:	07db      	lsls	r3, r3, #31
 800132e:	bf1c      	itt	ne
 8001330:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001334:	f800 3b01 	strbne.w	r3, [r0], #1
 8001338:	d380      	bcc.n	800123c <memcpy+0xc>
 800133a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800133e:	f820 3b02 	strh.w	r3, [r0], #2
 8001342:	e77b      	b.n	800123c <memcpy+0xc>
 8001344:	3a04      	subs	r2, #4
 8001346:	d3d9      	bcc.n	80012fc <memcpy+0xcc>
 8001348:	3a01      	subs	r2, #1
 800134a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800134e:	f800 3b01 	strb.w	r3, [r0], #1
 8001352:	d2f9      	bcs.n	8001348 <memcpy+0x118>
 8001354:	780b      	ldrb	r3, [r1, #0]
 8001356:	7003      	strb	r3, [r0, #0]
 8001358:	784b      	ldrb	r3, [r1, #1]
 800135a:	7043      	strb	r3, [r0, #1]
 800135c:	788b      	ldrb	r3, [r1, #2]
 800135e:	7083      	strb	r3, [r0, #2]
 8001360:	4660      	mov	r0, ip
 8001362:	4770      	bx	lr

08001364 <memset>:
 8001364:	b4f0      	push	{r4, r5, r6, r7}
 8001366:	0786      	lsls	r6, r0, #30
 8001368:	d043      	beq.n	80013f2 <memset+0x8e>
 800136a:	1e54      	subs	r4, r2, #1
 800136c:	2a00      	cmp	r2, #0
 800136e:	d03e      	beq.n	80013ee <memset+0x8a>
 8001370:	b2ca      	uxtb	r2, r1
 8001372:	4603      	mov	r3, r0
 8001374:	e002      	b.n	800137c <memset+0x18>
 8001376:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 800137a:	d338      	bcc.n	80013ee <memset+0x8a>
 800137c:	f803 2b01 	strb.w	r2, [r3], #1
 8001380:	079d      	lsls	r5, r3, #30
 8001382:	d1f8      	bne.n	8001376 <memset+0x12>
 8001384:	2c03      	cmp	r4, #3
 8001386:	d92b      	bls.n	80013e0 <memset+0x7c>
 8001388:	b2cd      	uxtb	r5, r1
 800138a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800138e:	2c0f      	cmp	r4, #15
 8001390:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8001394:	d916      	bls.n	80013c4 <memset+0x60>
 8001396:	f1a4 0710 	sub.w	r7, r4, #16
 800139a:	093f      	lsrs	r7, r7, #4
 800139c:	f103 0620 	add.w	r6, r3, #32
 80013a0:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 80013a4:	f103 0210 	add.w	r2, r3, #16
 80013a8:	e942 5504 	strd	r5, r5, [r2, #-16]
 80013ac:	e942 5502 	strd	r5, r5, [r2, #-8]
 80013b0:	3210      	adds	r2, #16
 80013b2:	42b2      	cmp	r2, r6
 80013b4:	d1f8      	bne.n	80013a8 <memset+0x44>
 80013b6:	f004 040f 	and.w	r4, r4, #15
 80013ba:	3701      	adds	r7, #1
 80013bc:	2c03      	cmp	r4, #3
 80013be:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 80013c2:	d90d      	bls.n	80013e0 <memset+0x7c>
 80013c4:	461e      	mov	r6, r3
 80013c6:	4622      	mov	r2, r4
 80013c8:	3a04      	subs	r2, #4
 80013ca:	2a03      	cmp	r2, #3
 80013cc:	f846 5b04 	str.w	r5, [r6], #4
 80013d0:	d8fa      	bhi.n	80013c8 <memset+0x64>
 80013d2:	1f22      	subs	r2, r4, #4
 80013d4:	f022 0203 	bic.w	r2, r2, #3
 80013d8:	3204      	adds	r2, #4
 80013da:	4413      	add	r3, r2
 80013dc:	f004 0403 	and.w	r4, r4, #3
 80013e0:	b12c      	cbz	r4, 80013ee <memset+0x8a>
 80013e2:	b2c9      	uxtb	r1, r1
 80013e4:	441c      	add	r4, r3
 80013e6:	f803 1b01 	strb.w	r1, [r3], #1
 80013ea:	429c      	cmp	r4, r3
 80013ec:	d1fb      	bne.n	80013e6 <memset+0x82>
 80013ee:	bcf0      	pop	{r4, r5, r6, r7}
 80013f0:	4770      	bx	lr
 80013f2:	4614      	mov	r4, r2
 80013f4:	4603      	mov	r3, r0
 80013f6:	e7c5      	b.n	8001384 <memset+0x20>

080013f8 <_sprintf_r>:
 80013f8:	b40c      	push	{r2, r3}
 80013fa:	b570      	push	{r4, r5, r6, lr}
 80013fc:	b09c      	sub	sp, #112	; 0x70
 80013fe:	ac20      	add	r4, sp, #128	; 0x80
 8001400:	4e0b      	ldr	r6, [pc, #44]	; (8001430 <_sprintf_r+0x38>)
 8001402:	f854 2b04 	ldr.w	r2, [r4], #4
 8001406:	9102      	str	r1, [sp, #8]
 8001408:	4623      	mov	r3, r4
 800140a:	9106      	str	r1, [sp, #24]
 800140c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8001410:	a902      	add	r1, sp, #8
 8001412:	9401      	str	r4, [sp, #4]
 8001414:	9507      	str	r5, [sp, #28]
 8001416:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800141a:	f000 f8a1 	bl	8001560 <_svfprintf_r>
 800141e:	9b02      	ldr	r3, [sp, #8]
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
 8001424:	b01c      	add	sp, #112	; 0x70
 8001426:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800142a:	b002      	add	sp, #8
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	ffff0208 	.word	0xffff0208

08001434 <sprintf>:
 8001434:	b40e      	push	{r1, r2, r3}
 8001436:	b530      	push	{r4, r5, lr}
 8001438:	b09c      	sub	sp, #112	; 0x70
 800143a:	ab1f      	add	r3, sp, #124	; 0x7c
 800143c:	4c0c      	ldr	r4, [pc, #48]	; (8001470 <sprintf+0x3c>)
 800143e:	4d0d      	ldr	r5, [pc, #52]	; (8001474 <sprintf+0x40>)
 8001440:	f853 2b04 	ldr.w	r2, [r3], #4
 8001444:	9301      	str	r3, [sp, #4]
 8001446:	4601      	mov	r1, r0
 8001448:	9102      	str	r1, [sp, #8]
 800144a:	9106      	str	r1, [sp, #24]
 800144c:	6820      	ldr	r0, [r4, #0]
 800144e:	a902      	add	r1, sp, #8
 8001450:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8001454:	9407      	str	r4, [sp, #28]
 8001456:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800145a:	f000 f881 	bl	8001560 <_svfprintf_r>
 800145e:	9b02      	ldr	r3, [sp, #8]
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
 8001464:	b01c      	add	sp, #112	; 0x70
 8001466:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800146a:	b003      	add	sp, #12
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	20000808 	.word	0x20000808
 8001474:	ffff0208 	.word	0xffff0208
	...

08001480 <strlen>:
 8001480:	f890 f000 	pld	[r0]
 8001484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8001488:	f020 0107 	bic.w	r1, r0, #7
 800148c:	f06f 0c00 	mvn.w	ip, #0
 8001490:	f010 0407 	ands.w	r4, r0, #7
 8001494:	f891 f020 	pld	[r1, #32]
 8001498:	f040 8049 	bne.w	800152e <strlen+0xae>
 800149c:	f04f 0400 	mov.w	r4, #0
 80014a0:	f06f 0007 	mvn.w	r0, #7
 80014a4:	e9d1 2300 	ldrd	r2, r3, [r1]
 80014a8:	f891 f040 	pld	[r1, #64]	; 0x40
 80014ac:	f100 0008 	add.w	r0, r0, #8
 80014b0:	fa82 f24c 	uadd8	r2, r2, ip
 80014b4:	faa4 f28c 	sel	r2, r4, ip
 80014b8:	fa83 f34c 	uadd8	r3, r3, ip
 80014bc:	faa2 f38c 	sel	r3, r2, ip
 80014c0:	bb4b      	cbnz	r3, 8001516 <strlen+0x96>
 80014c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80014c6:	fa82 f24c 	uadd8	r2, r2, ip
 80014ca:	f100 0008 	add.w	r0, r0, #8
 80014ce:	faa4 f28c 	sel	r2, r4, ip
 80014d2:	fa83 f34c 	uadd8	r3, r3, ip
 80014d6:	faa2 f38c 	sel	r3, r2, ip
 80014da:	b9e3      	cbnz	r3, 8001516 <strlen+0x96>
 80014dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 80014e0:	fa82 f24c 	uadd8	r2, r2, ip
 80014e4:	f100 0008 	add.w	r0, r0, #8
 80014e8:	faa4 f28c 	sel	r2, r4, ip
 80014ec:	fa83 f34c 	uadd8	r3, r3, ip
 80014f0:	faa2 f38c 	sel	r3, r2, ip
 80014f4:	b97b      	cbnz	r3, 8001516 <strlen+0x96>
 80014f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 80014fa:	f101 0120 	add.w	r1, r1, #32
 80014fe:	fa82 f24c 	uadd8	r2, r2, ip
 8001502:	f100 0008 	add.w	r0, r0, #8
 8001506:	faa4 f28c 	sel	r2, r4, ip
 800150a:	fa83 f34c 	uadd8	r3, r3, ip
 800150e:	faa2 f38c 	sel	r3, r2, ip
 8001512:	2b00      	cmp	r3, #0
 8001514:	d0c6      	beq.n	80014a4 <strlen+0x24>
 8001516:	2a00      	cmp	r2, #0
 8001518:	bf04      	itt	eq
 800151a:	3004      	addeq	r0, #4
 800151c:	461a      	moveq	r2, r3
 800151e:	ba12      	rev	r2, r2
 8001520:	fab2 f282 	clz	r2, r2
 8001524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8001528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800152c:	4770      	bx	lr
 800152e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001532:	f004 0503 	and.w	r5, r4, #3
 8001536:	f1c4 0000 	rsb	r0, r4, #0
 800153a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 800153e:	f014 0f04 	tst.w	r4, #4
 8001542:	f891 f040 	pld	[r1, #64]	; 0x40
 8001546:	fa0c f505 	lsl.w	r5, ip, r5
 800154a:	ea62 0205 	orn	r2, r2, r5
 800154e:	bf1c      	itt	ne
 8001550:	ea63 0305 	ornne	r3, r3, r5
 8001554:	4662      	movne	r2, ip
 8001556:	f04f 0400 	mov.w	r4, #0
 800155a:	e7a9      	b.n	80014b0 <strlen+0x30>
 800155c:	0000      	movs	r0, r0
	...

08001560 <_svfprintf_r>:
 8001560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001564:	b0c1      	sub	sp, #260	; 0x104
 8001566:	460c      	mov	r4, r1
 8001568:	9108      	str	r1, [sp, #32]
 800156a:	4691      	mov	r9, r2
 800156c:	930b      	str	r3, [sp, #44]	; 0x2c
 800156e:	9009      	str	r0, [sp, #36]	; 0x24
 8001570:	f002 f9c4 	bl	80038fc <_localeconv_r>
 8001574:	6803      	ldr	r3, [r0, #0]
 8001576:	9314      	str	r3, [sp, #80]	; 0x50
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff81 	bl	8001480 <strlen>
 800157e:	89a3      	ldrh	r3, [r4, #12]
 8001580:	9013      	str	r0, [sp, #76]	; 0x4c
 8001582:	061d      	lsls	r5, r3, #24
 8001584:	d503      	bpl.n	800158e <_svfprintf_r+0x2e>
 8001586:	6923      	ldr	r3, [r4, #16]
 8001588:	2b00      	cmp	r3, #0
 800158a:	f000 8718 	beq.w	80023be <_svfprintf_r+0xe5e>
 800158e:	ed9f 7b94 	vldr	d7, [pc, #592]	; 80017e0 <_svfprintf_r+0x280>
 8001592:	2300      	movs	r3, #0
 8001594:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8001598:	e9cd 3324 	strd	r3, r3, [sp, #144]	; 0x90
 800159c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 80015a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80015a2:	9312      	str	r3, [sp, #72]	; 0x48
 80015a4:	9315      	str	r3, [sp, #84]	; 0x54
 80015a6:	9306      	str	r3, [sp, #24]
 80015a8:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
 80015ac:	46c2      	mov	sl, r8
 80015ae:	46cb      	mov	fp, r9
 80015b0:	f89b 3000 	ldrb.w	r3, [fp]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 8099 	beq.w	80016ec <_svfprintf_r+0x18c>
 80015ba:	2b25      	cmp	r3, #37	; 0x25
 80015bc:	465c      	mov	r4, fp
 80015be:	d102      	bne.n	80015c6 <_svfprintf_r+0x66>
 80015c0:	e01c      	b.n	80015fc <_svfprintf_r+0x9c>
 80015c2:	2b25      	cmp	r3, #37	; 0x25
 80015c4:	d003      	beq.n	80015ce <_svfprintf_r+0x6e>
 80015c6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1f9      	bne.n	80015c2 <_svfprintf_r+0x62>
 80015ce:	eba4 050b 	sub.w	r5, r4, fp
 80015d2:	b185      	cbz	r5, 80015f6 <_svfprintf_r+0x96>
 80015d4:	e9dd 3224 	ldrd	r3, r2, [sp, #144]	; 0x90
 80015d8:	3301      	adds	r3, #1
 80015da:	442a      	add	r2, r5
 80015dc:	2b07      	cmp	r3, #7
 80015de:	f8ca b000 	str.w	fp, [sl]
 80015e2:	f8ca 5004 	str.w	r5, [sl, #4]
 80015e6:	e9cd 3224 	strd	r3, r2, [sp, #144]	; 0x90
 80015ea:	dc77      	bgt.n	80016dc <_svfprintf_r+0x17c>
 80015ec:	f10a 0a08 	add.w	sl, sl, #8
 80015f0:	9b06      	ldr	r3, [sp, #24]
 80015f2:	442b      	add	r3, r5
 80015f4:	9306      	str	r3, [sp, #24]
 80015f6:	7823      	ldrb	r3, [r4, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d077      	beq.n	80016ec <_svfprintf_r+0x18c>
 80015fc:	2300      	movs	r3, #0
 80015fe:	461a      	mov	r2, r3
 8001600:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8001604:	4619      	mov	r1, r3
 8001606:	9307      	str	r3, [sp, #28]
 8001608:	461f      	mov	r7, r3
 800160a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800160e:	7863      	ldrb	r3, [r4, #1]
 8001610:	9005      	str	r0, [sp, #20]
 8001612:	f104 0b01 	add.w	fp, r4, #1
 8001616:	f10b 0b01 	add.w	fp, fp, #1
 800161a:	4699      	mov	r9, r3
 800161c:	f1a9 0320 	sub.w	r3, r9, #32
 8001620:	2b58      	cmp	r3, #88	; 0x58
 8001622:	f200 8375 	bhi.w	8001d10 <_svfprintf_r+0x7b0>
 8001626:	e8df f013 	tbh	[pc, r3, lsl #1]
 800162a:	02c2      	.short	0x02c2
 800162c:	03730373 	.word	0x03730373
 8001630:	037302bd 	.word	0x037302bd
 8001634:	03730373 	.word	0x03730373
 8001638:	03730373 	.word	0x03730373
 800163c:	02b10373 	.word	0x02b10373
 8001640:	037302ac 	.word	0x037302ac
 8001644:	034c0367 	.word	0x034c0367
 8001648:	036c0373 	.word	0x036c0373
 800164c:	00b600b6 	.word	0x00b600b6
 8001650:	00b600b6 	.word	0x00b600b6
 8001654:	00b600b6 	.word	0x00b600b6
 8001658:	00b600b6 	.word	0x00b600b6
 800165c:	037300b6 	.word	0x037300b6
 8001660:	03730373 	.word	0x03730373
 8001664:	03730373 	.word	0x03730373
 8001668:	03730373 	.word	0x03730373
 800166c:	03730373 	.word	0x03730373
 8001670:	03370373 	.word	0x03370373
 8001674:	037302e3 	.word	0x037302e3
 8001678:	037302e3 	.word	0x037302e3
 800167c:	03730373 	.word	0x03730373
 8001680:	02de0373 	.word	0x02de0373
 8001684:	03730373 	.word	0x03730373
 8001688:	037300a5 	.word	0x037300a5
 800168c:	03730373 	.word	0x03730373
 8001690:	03730373 	.word	0x03730373
 8001694:	03730075 	.word	0x03730075
 8001698:	028c0373 	.word	0x028c0373
 800169c:	03730373 	.word	0x03730373
 80016a0:	03730373 	.word	0x03730373
 80016a4:	03730373 	.word	0x03730373
 80016a8:	03730373 	.word	0x03730373
 80016ac:	03730373 	.word	0x03730373
 80016b0:	012e017b 	.word	0x012e017b
 80016b4:	02e302e3 	.word	0x02e302e3
 80016b8:	012902e3 	.word	0x012902e3
 80016bc:	0373012e 	.word	0x0373012e
 80016c0:	011c0373 	.word	0x011c0373
 80016c4:	01090373 	.word	0x01090373
 80016c8:	00ca00a7 	.word	0x00ca00a7
 80016cc:	037300c5 	.word	0x037300c5
 80016d0:	037300e1 	.word	0x037300e1
 80016d4:	03730077 	.word	0x03730077
 80016d8:	02ca0373 	.word	0x02ca0373
 80016dc:	aa23      	add	r2, sp, #140	; 0x8c
 80016de:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80016e2:	f003 f8af 	bl	8004844 <__ssprint_r>
 80016e6:	b940      	cbnz	r0, 80016fa <_svfprintf_r+0x19a>
 80016e8:	46c2      	mov	sl, r8
 80016ea:	e781      	b.n	80015f0 <_svfprintf_r+0x90>
 80016ec:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80016ee:	b123      	cbz	r3, 80016fa <_svfprintf_r+0x19a>
 80016f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80016f2:	9908      	ldr	r1, [sp, #32]
 80016f4:	aa23      	add	r2, sp, #140	; 0x8c
 80016f6:	f003 f8a5 	bl	8004844 <__ssprint_r>
 80016fa:	9b08      	ldr	r3, [sp, #32]
 80016fc:	899b      	ldrh	r3, [r3, #12]
 80016fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001702:	9b06      	ldr	r3, [sp, #24]
 8001704:	bf18      	it	ne
 8001706:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800170a:	9306      	str	r3, [sp, #24]
 800170c:	9806      	ldr	r0, [sp, #24]
 800170e:	b041      	add	sp, #260	; 0x104
 8001710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001714:	f047 0710 	orr.w	r7, r7, #16
 8001718:	06be      	lsls	r6, r7, #26
 800171a:	f140 8527 	bpl.w	800216c <_svfprintf_r+0xc0c>
 800171e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001720:	3507      	adds	r5, #7
 8001722:	f025 0307 	bic.w	r3, r5, #7
 8001726:	f103 0208 	add.w	r2, r3, #8
 800172a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800172e:	920b      	str	r2, [sp, #44]	; 0x2c
 8001730:	2301      	movs	r3, #1
 8001732:	9a05      	ldr	r2, [sp, #20]
 8001734:	2600      	movs	r6, #0
 8001736:	3201      	adds	r2, #1
 8001738:	f88d 606f 	strb.w	r6, [sp, #111]	; 0x6f
 800173c:	f000 8428 	beq.w	8001f90 <_svfprintf_r+0xa30>
 8001740:	f027 0280 	bic.w	r2, r7, #128	; 0x80
 8001744:	9203      	str	r2, [sp, #12]
 8001746:	ea54 0205 	orrs.w	r2, r4, r5
 800174a:	f040 80bf 	bne.w	80018cc <_svfprintf_r+0x36c>
 800174e:	9a05      	ldr	r2, [sp, #20]
 8001750:	2a00      	cmp	r2, #0
 8001752:	f040 86b0 	bne.w	80024b6 <_svfprintf_r+0xf56>
 8001756:	2b00      	cmp	r3, #0
 8001758:	f040 84d6 	bne.w	8002108 <_svfprintf_r+0xba8>
 800175c:	f017 0301 	ands.w	r3, r7, #1
 8001760:	930a      	str	r3, [sp, #40]	; 0x28
 8001762:	f000 8548 	beq.w	80021f6 <_svfprintf_r+0xc96>
 8001766:	ab40      	add	r3, sp, #256	; 0x100
 8001768:	461a      	mov	r2, r3
 800176a:	2330      	movs	r3, #48	; 0x30
 800176c:	f802 3d41 	strb.w	r3, [r2, #-65]!
 8001770:	920d      	str	r2, [sp, #52]	; 0x34
 8001772:	e0cc      	b.n	800190e <_svfprintf_r+0x3ae>
 8001774:	f047 0710 	orr.w	r7, r7, #16
 8001778:	f017 0320 	ands.w	r3, r7, #32
 800177c:	f000 8500 	beq.w	8002180 <_svfprintf_r+0xc20>
 8001780:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001782:	3507      	adds	r5, #7
 8001784:	f025 0307 	bic.w	r3, r5, #7
 8001788:	f103 0208 	add.w	r2, r3, #8
 800178c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001790:	920b      	str	r2, [sp, #44]	; 0x2c
 8001792:	2300      	movs	r3, #0
 8001794:	e7cd      	b.n	8001732 <_svfprintf_r+0x1d2>
 8001796:	f1a9 0330 	sub.w	r3, r9, #48	; 0x30
 800179a:	2000      	movs	r0, #0
 800179c:	f81b 9b01 	ldrb.w	r9, [fp], #1
 80017a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80017a4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80017a8:	f1a9 0330 	sub.w	r3, r9, #48	; 0x30
 80017ac:	2b09      	cmp	r3, #9
 80017ae:	d9f5      	bls.n	800179c <_svfprintf_r+0x23c>
 80017b0:	9007      	str	r0, [sp, #28]
 80017b2:	e733      	b.n	800161c <_svfprintf_r+0xbc>
 80017b4:	f047 0720 	orr.w	r7, r7, #32
 80017b8:	f89b 3000 	ldrb.w	r3, [fp]
 80017bc:	e72b      	b.n	8001616 <_svfprintf_r+0xb6>
 80017be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <_svfprintf_r+0x288>)
 80017c2:	6814      	ldr	r4, [r2, #0]
 80017c4:	9312      	str	r3, [sp, #72]	; 0x48
 80017c6:	3204      	adds	r2, #4
 80017c8:	f647 0330 	movw	r3, #30768	; 0x7830
 80017cc:	f8ad 3070 	strh.w	r3, [sp, #112]	; 0x70
 80017d0:	f047 0702 	orr.w	r7, r7, #2
 80017d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80017d6:	2500      	movs	r5, #0
 80017d8:	2302      	movs	r3, #2
 80017da:	f04f 0978 	mov.w	r9, #120	; 0x78
 80017de:	e7a8      	b.n	8001732 <_svfprintf_r+0x1d2>
	...
 80017e8:	0801aab4 	.word	0x0801aab4
 80017ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80017ee:	6813      	ldr	r3, [r2, #0]
 80017f0:	930d      	str	r3, [sp, #52]	; 0x34
 80017f2:	2400      	movs	r4, #0
 80017f4:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
 80017f8:	1d15      	adds	r5, r2, #4
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 860b 	beq.w	8002416 <_svfprintf_r+0xeb6>
 8001800:	9a05      	ldr	r2, [sp, #20]
 8001802:	1c53      	adds	r3, r2, #1
 8001804:	f000 86b3 	beq.w	800256e <_svfprintf_r+0x100e>
 8001808:	4621      	mov	r1, r4
 800180a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800180c:	f002 fb48 	bl	8003ea0 <memchr>
 8001810:	2800      	cmp	r0, #0
 8001812:	f000 8794 	beq.w	800273e <_svfprintf_r+0x11de>
 8001816:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001818:	9405      	str	r4, [sp, #20]
 800181a:	1ac3      	subs	r3, r0, r3
 800181c:	930a      	str	r3, [sp, #40]	; 0x28
 800181e:	950b      	str	r5, [sp, #44]	; 0x2c
 8001820:	9703      	str	r7, [sp, #12]
 8001822:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001826:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 800182a:	9304      	str	r3, [sp, #16]
 800182c:	940e      	str	r4, [sp, #56]	; 0x38
 800182e:	2e00      	cmp	r6, #0
 8001830:	f000 8088 	beq.w	8001944 <_svfprintf_r+0x3e4>
 8001834:	9b04      	ldr	r3, [sp, #16]
 8001836:	3301      	adds	r3, #1
 8001838:	9304      	str	r3, [sp, #16]
 800183a:	e083      	b.n	8001944 <_svfprintf_r+0x3e4>
 800183c:	2a00      	cmp	r2, #0
 800183e:	f041 80a4 	bne.w	800298a <_svfprintf_r+0x142a>
 8001842:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001844:	06b9      	lsls	r1, r7, #26
 8001846:	f852 3b04 	ldr.w	r3, [r2], #4
 800184a:	920b      	str	r2, [sp, #44]	; 0x2c
 800184c:	f100 8512 	bmi.w	8002274 <_svfprintf_r+0xd14>
 8001850:	06fa      	lsls	r2, r7, #27
 8001852:	f100 8606 	bmi.w	8002462 <_svfprintf_r+0xf02>
 8001856:	067f      	lsls	r7, r7, #25
 8001858:	f140 8603 	bpl.w	8002462 <_svfprintf_r+0xf02>
 800185c:	9a06      	ldr	r2, [sp, #24]
 800185e:	801a      	strh	r2, [r3, #0]
 8001860:	e6a6      	b.n	80015b0 <_svfprintf_r+0x50>
 8001862:	f89b 3000 	ldrb.w	r3, [fp]
 8001866:	2b6c      	cmp	r3, #108	; 0x6c
 8001868:	bf03      	ittte	eq
 800186a:	f89b 3001 	ldrbeq.w	r3, [fp, #1]
 800186e:	f047 0720 	orreq.w	r7, r7, #32
 8001872:	f10b 0b01 	addeq.w	fp, fp, #1
 8001876:	f047 0710 	orrne.w	r7, r7, #16
 800187a:	e6cc      	b.n	8001616 <_svfprintf_r+0xb6>
 800187c:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 8001880:	f89b 3000 	ldrb.w	r3, [fp]
 8001884:	e6c7      	b.n	8001616 <_svfprintf_r+0xb6>
 8001886:	2a00      	cmp	r2, #0
 8001888:	f041 8061 	bne.w	800294e <_svfprintf_r+0x13ee>
 800188c:	06bc      	lsls	r4, r7, #26
 800188e:	f140 820b 	bpl.w	8001ca8 <_svfprintf_r+0x748>
 8001892:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001894:	3507      	adds	r5, #7
 8001896:	f025 0307 	bic.w	r3, r5, #7
 800189a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800189e:	f103 0208 	add.w	r2, r3, #8
 80018a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80018a4:	2c00      	cmp	r4, #0
 80018a6:	f175 0300 	sbcs.w	r3, r5, #0
 80018aa:	f2c0 84b0 	blt.w	800220e <_svfprintf_r+0xcae>
 80018ae:	9b05      	ldr	r3, [sp, #20]
 80018b0:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 80018b4:	3301      	adds	r3, #1
 80018b6:	f000 84b5 	beq.w	8002224 <_svfprintf_r+0xcc4>
 80018ba:	f027 0280 	bic.w	r2, r7, #128	; 0x80
 80018be:	9203      	str	r2, [sp, #12]
 80018c0:	ea54 0205 	orrs.w	r2, r4, r5
 80018c4:	f04f 0301 	mov.w	r3, #1
 80018c8:	f43f af41 	beq.w	800174e <_svfprintf_r+0x1ee>
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	f000 8363 	beq.w	8001f98 <_svfprintf_r+0xa38>
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	f000 8383 	beq.w	8001fde <_svfprintf_r+0xa7e>
 80018d8:	4641      	mov	r1, r8
 80018da:	e000      	b.n	80018de <_svfprintf_r+0x37e>
 80018dc:	4611      	mov	r1, r2
 80018de:	08e2      	lsrs	r2, r4, #3
 80018e0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80018e4:	08e8      	lsrs	r0, r5, #3
 80018e6:	f004 0307 	and.w	r3, r4, #7
 80018ea:	4605      	mov	r5, r0
 80018ec:	4614      	mov	r4, r2
 80018ee:	3330      	adds	r3, #48	; 0x30
 80018f0:	ea54 0005 	orrs.w	r0, r4, r5
 80018f4:	f801 3c01 	strb.w	r3, [r1, #-1]
 80018f8:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 80018fc:	d1ee      	bne.n	80018dc <_svfprintf_r+0x37c>
 80018fe:	9803      	ldr	r0, [sp, #12]
 8001900:	920d      	str	r2, [sp, #52]	; 0x34
 8001902:	07c0      	lsls	r0, r0, #31
 8001904:	f100 845a 	bmi.w	80021bc <_svfprintf_r+0xc5c>
 8001908:	eba8 0302 	sub.w	r3, r8, r2
 800190c:	930a      	str	r3, [sp, #40]	; 0x28
 800190e:	9b05      	ldr	r3, [sp, #20]
 8001910:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001912:	4293      	cmp	r3, r2
 8001914:	bfb8      	it	lt
 8001916:	4613      	movlt	r3, r2
 8001918:	9304      	str	r3, [sp, #16]
 800191a:	2300      	movs	r3, #0
 800191c:	930e      	str	r3, [sp, #56]	; 0x38
 800191e:	e786      	b.n	800182e <_svfprintf_r+0x2ce>
 8001920:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001922:	2300      	movs	r3, #0
 8001924:	680a      	ldr	r2, [r1, #0]
 8001926:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800192a:	461e      	mov	r6, r3
 800192c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 8001930:	2301      	movs	r3, #1
 8001932:	1d0a      	adds	r2, r1, #4
 8001934:	e9cd 7303 	strd	r7, r3, [sp, #12]
 8001938:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
 800193c:	ab26      	add	r3, sp, #152	; 0x98
 800193e:	9605      	str	r6, [sp, #20]
 8001940:	960e      	str	r6, [sp, #56]	; 0x38
 8001942:	930d      	str	r3, [sp, #52]	; 0x34
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	f013 0702 	ands.w	r7, r3, #2
 800194a:	d002      	beq.n	8001952 <_svfprintf_r+0x3f2>
 800194c:	9b04      	ldr	r3, [sp, #16]
 800194e:	3302      	adds	r3, #2
 8001950:	9304      	str	r3, [sp, #16]
 8001952:	9b03      	ldr	r3, [sp, #12]
 8001954:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001956:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 800195a:	930c      	str	r3, [sp, #48]	; 0x30
 800195c:	d13f      	bne.n	80019de <_svfprintf_r+0x47e>
 800195e:	9b07      	ldr	r3, [sp, #28]
 8001960:	9a04      	ldr	r2, [sp, #16]
 8001962:	1a9d      	subs	r5, r3, r2
 8001964:	2d00      	cmp	r5, #0
 8001966:	dd3a      	ble.n	80019de <_svfprintf_r+0x47e>
 8001968:	2d10      	cmp	r5, #16
 800196a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800196c:	dd29      	ble.n	80019c2 <_svfprintf_r+0x462>
 800196e:	4652      	mov	r2, sl
 8001970:	4621      	mov	r1, r4
 8001972:	46aa      	mov	sl, r5
 8001974:	2610      	movs	r6, #16
 8001976:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 800197a:	e006      	b.n	800198a <_svfprintf_r+0x42a>
 800197c:	f1aa 0a10 	sub.w	sl, sl, #16
 8001980:	f1ba 0f10 	cmp.w	sl, #16
 8001984:	f102 0208 	add.w	r2, r2, #8
 8001988:	dd18      	ble.n	80019bc <_svfprintf_r+0x45c>
 800198a:	3301      	adds	r3, #1
 800198c:	48bb      	ldr	r0, [pc, #748]	; (8001c7c <_svfprintf_r+0x71c>)
 800198e:	3110      	adds	r1, #16
 8001990:	2b07      	cmp	r3, #7
 8001992:	e9cd 3124 	strd	r3, r1, [sp, #144]	; 0x90
 8001996:	e9c2 0600 	strd	r0, r6, [r2]
 800199a:	ddef      	ble.n	800197c <_svfprintf_r+0x41c>
 800199c:	aa23      	add	r2, sp, #140	; 0x8c
 800199e:	4629      	mov	r1, r5
 80019a0:	4620      	mov	r0, r4
 80019a2:	f002 ff4f 	bl	8004844 <__ssprint_r>
 80019a6:	2800      	cmp	r0, #0
 80019a8:	f47f aea7 	bne.w	80016fa <_svfprintf_r+0x19a>
 80019ac:	f1aa 0a10 	sub.w	sl, sl, #16
 80019b0:	f1ba 0f10 	cmp.w	sl, #16
 80019b4:	e9dd 3124 	ldrd	r3, r1, [sp, #144]	; 0x90
 80019b8:	4642      	mov	r2, r8
 80019ba:	dce6      	bgt.n	800198a <_svfprintf_r+0x42a>
 80019bc:	4655      	mov	r5, sl
 80019be:	460c      	mov	r4, r1
 80019c0:	4692      	mov	sl, r2
 80019c2:	3301      	adds	r3, #1
 80019c4:	4aad      	ldr	r2, [pc, #692]	; (8001c7c <_svfprintf_r+0x71c>)
 80019c6:	442c      	add	r4, r5
 80019c8:	2b07      	cmp	r3, #7
 80019ca:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 80019ce:	e9ca 2500 	strd	r2, r5, [sl]
 80019d2:	f300 854a 	bgt.w	800246a <_svfprintf_r+0xf0a>
 80019d6:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 80019da:	f10a 0a08 	add.w	sl, sl, #8
 80019de:	b176      	cbz	r6, 80019fe <_svfprintf_r+0x49e>
 80019e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80019e2:	3301      	adds	r3, #1
 80019e4:	3401      	adds	r4, #1
 80019e6:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 80019ea:	2201      	movs	r2, #1
 80019ec:	2b07      	cmp	r3, #7
 80019ee:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 80019f2:	e9ca 1200 	strd	r1, r2, [sl]
 80019f6:	f300 82dc 	bgt.w	8001fb2 <_svfprintf_r+0xa52>
 80019fa:	f10a 0a08 	add.w	sl, sl, #8
 80019fe:	b16f      	cbz	r7, 8001a1c <_svfprintf_r+0x4bc>
 8001a00:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001a02:	3301      	adds	r3, #1
 8001a04:	3402      	adds	r4, #2
 8001a06:	a91c      	add	r1, sp, #112	; 0x70
 8001a08:	2202      	movs	r2, #2
 8001a0a:	2b07      	cmp	r3, #7
 8001a0c:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 8001a10:	e9ca 1200 	strd	r1, r2, [sl]
 8001a14:	f300 82d8 	bgt.w	8001fc8 <_svfprintf_r+0xa68>
 8001a18:	f10a 0a08 	add.w	sl, sl, #8
 8001a1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001a1e:	2b80      	cmp	r3, #128	; 0x80
 8001a20:	f000 81e8 	beq.w	8001df4 <_svfprintf_r+0x894>
 8001a24:	9b05      	ldr	r3, [sp, #20]
 8001a26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001a28:	1a9d      	subs	r5, r3, r2
 8001a2a:	2d00      	cmp	r5, #0
 8001a2c:	dd31      	ble.n	8001a92 <_svfprintf_r+0x532>
 8001a2e:	2d10      	cmp	r5, #16
 8001a30:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001a32:	4f93      	ldr	r7, [pc, #588]	; (8001c80 <_svfprintf_r+0x720>)
 8001a34:	dd22      	ble.n	8001a7c <_svfprintf_r+0x51c>
 8001a36:	4653      	mov	r3, sl
 8001a38:	4621      	mov	r1, r4
 8001a3a:	2610      	movs	r6, #16
 8001a3c:	e9dd a408 	ldrd	sl, r4, [sp, #32]
 8001a40:	e004      	b.n	8001a4c <_svfprintf_r+0x4ec>
 8001a42:	3d10      	subs	r5, #16
 8001a44:	2d10      	cmp	r5, #16
 8001a46:	f103 0308 	add.w	r3, r3, #8
 8001a4a:	dd15      	ble.n	8001a78 <_svfprintf_r+0x518>
 8001a4c:	3201      	adds	r2, #1
 8001a4e:	3110      	adds	r1, #16
 8001a50:	2a07      	cmp	r2, #7
 8001a52:	e9cd 2124 	strd	r2, r1, [sp, #144]	; 0x90
 8001a56:	e9c3 7600 	strd	r7, r6, [r3]
 8001a5a:	ddf2      	ble.n	8001a42 <_svfprintf_r+0x4e2>
 8001a5c:	aa23      	add	r2, sp, #140	; 0x8c
 8001a5e:	4651      	mov	r1, sl
 8001a60:	4620      	mov	r0, r4
 8001a62:	f002 feef 	bl	8004844 <__ssprint_r>
 8001a66:	2800      	cmp	r0, #0
 8001a68:	f47f ae47 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001a6c:	3d10      	subs	r5, #16
 8001a6e:	2d10      	cmp	r5, #16
 8001a70:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 8001a74:	4643      	mov	r3, r8
 8001a76:	dce9      	bgt.n	8001a4c <_svfprintf_r+0x4ec>
 8001a78:	469a      	mov	sl, r3
 8001a7a:	460c      	mov	r4, r1
 8001a7c:	3201      	adds	r2, #1
 8001a7e:	442c      	add	r4, r5
 8001a80:	2a07      	cmp	r2, #7
 8001a82:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8001a86:	e9ca 7500 	strd	r7, r5, [sl]
 8001a8a:	f300 82bd 	bgt.w	8002008 <_svfprintf_r+0xaa8>
 8001a8e:	f10a 0a08 	add.w	sl, sl, #8
 8001a92:	9b03      	ldr	r3, [sp, #12]
 8001a94:	05df      	lsls	r7, r3, #23
 8001a96:	f100 8151 	bmi.w	8001d3c <_svfprintf_r+0x7dc>
 8001a9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001a9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001a9e:	f8ca 2000 	str.w	r2, [sl]
 8001aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001aa4:	f8ca 2004 	str.w	r2, [sl, #4]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	4414      	add	r4, r2
 8001aac:	2b07      	cmp	r3, #7
 8001aae:	9425      	str	r4, [sp, #148]	; 0x94
 8001ab0:	9324      	str	r3, [sp, #144]	; 0x90
 8001ab2:	f300 820f 	bgt.w	8001ed4 <_svfprintf_r+0x974>
 8001ab6:	f10a 0a08 	add.w	sl, sl, #8
 8001aba:	9b03      	ldr	r3, [sp, #12]
 8001abc:	075a      	lsls	r2, r3, #29
 8001abe:	d531      	bpl.n	8001b24 <_svfprintf_r+0x5c4>
 8001ac0:	9b07      	ldr	r3, [sp, #28]
 8001ac2:	9a04      	ldr	r2, [sp, #16]
 8001ac4:	1a9d      	subs	r5, r3, r2
 8001ac6:	2d00      	cmp	r5, #0
 8001ac8:	dd2c      	ble.n	8001b24 <_svfprintf_r+0x5c4>
 8001aca:	2d10      	cmp	r5, #16
 8001acc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001ace:	dd1f      	ble.n	8001b10 <_svfprintf_r+0x5b0>
 8001ad0:	2610      	movs	r6, #16
 8001ad2:	e9dd 9708 	ldrd	r9, r7, [sp, #32]
 8001ad6:	e004      	b.n	8001ae2 <_svfprintf_r+0x582>
 8001ad8:	3d10      	subs	r5, #16
 8001ada:	2d10      	cmp	r5, #16
 8001adc:	f10a 0a08 	add.w	sl, sl, #8
 8001ae0:	dd16      	ble.n	8001b10 <_svfprintf_r+0x5b0>
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	4a65      	ldr	r2, [pc, #404]	; (8001c7c <_svfprintf_r+0x71c>)
 8001ae6:	3410      	adds	r4, #16
 8001ae8:	2b07      	cmp	r3, #7
 8001aea:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 8001aee:	e9ca 2600 	strd	r2, r6, [sl]
 8001af2:	ddf1      	ble.n	8001ad8 <_svfprintf_r+0x578>
 8001af4:	aa23      	add	r2, sp, #140	; 0x8c
 8001af6:	4649      	mov	r1, r9
 8001af8:	4638      	mov	r0, r7
 8001afa:	f002 fea3 	bl	8004844 <__ssprint_r>
 8001afe:	2800      	cmp	r0, #0
 8001b00:	f47f adfb 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001b04:	3d10      	subs	r5, #16
 8001b06:	2d10      	cmp	r5, #16
 8001b08:	e9dd 3424 	ldrd	r3, r4, [sp, #144]	; 0x90
 8001b0c:	46c2      	mov	sl, r8
 8001b0e:	dce8      	bgt.n	8001ae2 <_svfprintf_r+0x582>
 8001b10:	3301      	adds	r3, #1
 8001b12:	4a5a      	ldr	r2, [pc, #360]	; (8001c7c <_svfprintf_r+0x71c>)
 8001b14:	442c      	add	r4, r5
 8001b16:	2b07      	cmp	r3, #7
 8001b18:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 8001b1c:	e9ca 2500 	strd	r2, r5, [sl]
 8001b20:	f300 835f 	bgt.w	80021e2 <_svfprintf_r+0xc82>
 8001b24:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8001b28:	9904      	ldr	r1, [sp, #16]
 8001b2a:	428a      	cmp	r2, r1
 8001b2c:	bfac      	ite	ge
 8001b2e:	189b      	addge	r3, r3, r2
 8001b30:	185b      	addlt	r3, r3, r1
 8001b32:	9306      	str	r3, [sp, #24]
 8001b34:	2c00      	cmp	r4, #0
 8001b36:	f040 8196 	bne.w	8001e66 <_svfprintf_r+0x906>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9324      	str	r3, [sp, #144]	; 0x90
 8001b3e:	46c2      	mov	sl, r8
 8001b40:	e536      	b.n	80015b0 <_svfprintf_r+0x50>
 8001b42:	2a00      	cmp	r2, #0
 8001b44:	f040 8711 	bne.w	800296a <_svfprintf_r+0x140a>
 8001b48:	4b4e      	ldr	r3, [pc, #312]	; (8001c84 <_svfprintf_r+0x724>)
 8001b4a:	9312      	str	r3, [sp, #72]	; 0x48
 8001b4c:	06b9      	lsls	r1, r7, #26
 8001b4e:	d53d      	bpl.n	8001bcc <_svfprintf_r+0x66c>
 8001b50:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001b52:	3507      	adds	r5, #7
 8001b54:	f025 0307 	bic.w	r3, r5, #7
 8001b58:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001b5c:	f103 0208 	add.w	r2, r3, #8
 8001b60:	920b      	str	r2, [sp, #44]	; 0x2c
 8001b62:	07fe      	lsls	r6, r7, #31
 8001b64:	f140 80d2 	bpl.w	8001d0c <_svfprintf_r+0x7ac>
 8001b68:	ea54 0305 	orrs.w	r3, r4, r5
 8001b6c:	f000 80ce 	beq.w	8001d0c <_svfprintf_r+0x7ac>
 8001b70:	2330      	movs	r3, #48	; 0x30
 8001b72:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8001b76:	f88d 9071 	strb.w	r9, [sp, #113]	; 0x71
 8001b7a:	f047 0702 	orr.w	r7, r7, #2
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e5d7      	b.n	8001732 <_svfprintf_r+0x1d2>
 8001b82:	f89b 3000 	ldrb.w	r3, [fp]
 8001b86:	2201      	movs	r2, #1
 8001b88:	212b      	movs	r1, #43	; 0x2b
 8001b8a:	e544      	b.n	8001616 <_svfprintf_r+0xb6>
 8001b8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001b8e:	f89b 3000 	ldrb.w	r3, [fp]
 8001b92:	6804      	ldr	r4, [r0, #0]
 8001b94:	9407      	str	r4, [sp, #28]
 8001b96:	2c00      	cmp	r4, #0
 8001b98:	f100 0004 	add.w	r0, r0, #4
 8001b9c:	f2c0 840b 	blt.w	80023b6 <_svfprintf_r+0xe56>
 8001ba0:	900b      	str	r0, [sp, #44]	; 0x2c
 8001ba2:	e538      	b.n	8001616 <_svfprintf_r+0xb6>
 8001ba4:	f047 0701 	orr.w	r7, r7, #1
 8001ba8:	f89b 3000 	ldrb.w	r3, [fp]
 8001bac:	e533      	b.n	8001616 <_svfprintf_r+0xb6>
 8001bae:	f89b 3000 	ldrb.w	r3, [fp]
 8001bb2:	2900      	cmp	r1, #0
 8001bb4:	f47f ad2f 	bne.w	8001616 <_svfprintf_r+0xb6>
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2120      	movs	r1, #32
 8001bbc:	e52b      	b.n	8001616 <_svfprintf_r+0xb6>
 8001bbe:	2a00      	cmp	r2, #0
 8001bc0:	f040 86e7 	bne.w	8002992 <_svfprintf_r+0x1432>
 8001bc4:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <_svfprintf_r+0x728>)
 8001bc6:	9312      	str	r3, [sp, #72]	; 0x48
 8001bc8:	06b9      	lsls	r1, r7, #26
 8001bca:	d4c1      	bmi.n	8001b50 <_svfprintf_r+0x5f0>
 8001bcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001bce:	06fa      	lsls	r2, r7, #27
 8001bd0:	f853 4b04 	ldr.w	r4, [r3], #4
 8001bd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8001bd6:	f100 8312 	bmi.w	80021fe <_svfprintf_r+0xc9e>
 8001bda:	067b      	lsls	r3, r7, #25
 8001bdc:	f140 830f 	bpl.w	80021fe <_svfprintf_r+0xc9e>
 8001be0:	b2a4      	uxth	r4, r4
 8001be2:	2500      	movs	r5, #0
 8001be4:	e7bd      	b.n	8001b62 <_svfprintf_r+0x602>
 8001be6:	f047 0708 	orr.w	r7, r7, #8
 8001bea:	f89b 3000 	ldrb.w	r3, [fp]
 8001bee:	e512      	b.n	8001616 <_svfprintf_r+0xb6>
 8001bf0:	2a00      	cmp	r2, #0
 8001bf2:	f040 86be 	bne.w	8002972 <_svfprintf_r+0x1412>
 8001bf6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001bf8:	3507      	adds	r5, #7
 8001bfa:	f025 0507 	bic.w	r5, r5, #7
 8001bfe:	ed95 7b00 	vldr	d7, [r5]
 8001c02:	ec52 1b17 	vmov	r1, r2, d7
 8001c06:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8001c0a:	9317      	str	r3, [sp, #92]	; 0x5c
 8001c0c:	ed8d 7a16 	vstr	s14, [sp, #88]	; 0x58
 8001c10:	f105 0408 	add.w	r4, r5, #8
 8001c14:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8001c18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	; (8001c8c <_svfprintf_r+0x72c>)
 8001c1e:	940b      	str	r4, [sp, #44]	; 0x2c
 8001c20:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8001c24:	f7ff f8e8 	bl	8000df8 <__aeabi_dcmpun>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	f040 8332 	bne.w	8002292 <_svfprintf_r+0xd32>
 8001c2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c32:	4b16      	ldr	r3, [pc, #88]	; (8001c8c <_svfprintf_r+0x72c>)
 8001c34:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8001c38:	f7ff f8c0 	bl	8000dbc <__aeabi_dcmple>
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	f040 8328 	bne.w	8002292 <_svfprintf_r+0xd32>
 8001c42:	2200      	movs	r2, #0
 8001c44:	2300      	movs	r3, #0
 8001c46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001c4a:	f7ff f8ad 	bl	8000da8 <__aeabi_dcmplt>
 8001c4e:	2800      	cmp	r0, #0
 8001c50:	f040 8526 	bne.w	80026a0 <_svfprintf_r+0x1140>
 8001c54:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <_svfprintf_r+0x730>)
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <_svfprintf_r+0x734>)
 8001c5c:	2103      	movs	r1, #3
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f027 0480 	bic.w	r4, r7, #128	; 0x80
 8001c64:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001c68:	bfd8      	it	le
 8001c6a:	461a      	movle	r2, r3
 8001c6c:	e9cd 1004 	strd	r1, r0, [sp, #16]
 8001c70:	9403      	str	r4, [sp, #12]
 8001c72:	920d      	str	r2, [sp, #52]	; 0x34
 8001c74:	910a      	str	r1, [sp, #40]	; 0x28
 8001c76:	900e      	str	r0, [sp, #56]	; 0x38
 8001c78:	e5d9      	b.n	800182e <_svfprintf_r+0x2ce>
 8001c7a:	bf00      	nop
 8001c7c:	0800abe8 	.word	0x0800abe8
 8001c80:	0800abf8 	.word	0x0800abf8
 8001c84:	0801aaa0 	.word	0x0801aaa0
 8001c88:	0801aab4 	.word	0x0801aab4
 8001c8c:	7fefffff 	.word	0x7fefffff
 8001c90:	0801aa94 	.word	0x0801aa94
 8001c94:	0801aa90 	.word	0x0801aa90
 8001c98:	2a00      	cmp	r2, #0
 8001c9a:	f040 866e 	bne.w	800297a <_svfprintf_r+0x141a>
 8001c9e:	f047 0710 	orr.w	r7, r7, #16
 8001ca2:	06bc      	lsls	r4, r7, #26
 8001ca4:	f53f adf5 	bmi.w	8001892 <_svfprintf_r+0x332>
 8001ca8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001caa:	06f8      	lsls	r0, r7, #27
 8001cac:	f853 4b04 	ldr.w	r4, [r3], #4
 8001cb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8001cb2:	f100 82a6 	bmi.w	8002202 <_svfprintf_r+0xca2>
 8001cb6:	0679      	lsls	r1, r7, #25
 8001cb8:	f140 82a3 	bpl.w	8002202 <_svfprintf_r+0xca2>
 8001cbc:	b224      	sxth	r4, r4
 8001cbe:	17e5      	asrs	r5, r4, #31
 8001cc0:	e5f0      	b.n	80018a4 <_svfprintf_r+0x344>
 8001cc2:	f89b 9000 	ldrb.w	r9, [fp]
 8001cc6:	f1b9 0f2a 	cmp.w	r9, #42	; 0x2a
 8001cca:	f10b 0001 	add.w	r0, fp, #1
 8001cce:	f000 8618 	beq.w	8002902 <_svfprintf_r+0x13a2>
 8001cd2:	f1a9 0330 	sub.w	r3, r9, #48	; 0x30
 8001cd6:	2b09      	cmp	r3, #9
 8001cd8:	4683      	mov	fp, r0
 8001cda:	f200 8507 	bhi.w	80026ec <_svfprintf_r+0x118c>
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f81b 9b01 	ldrb.w	r9, [fp], #1
 8001ce4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ce8:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001cec:	f1a9 0330 	sub.w	r3, r9, #48	; 0x30
 8001cf0:	2b09      	cmp	r3, #9
 8001cf2:	d9f5      	bls.n	8001ce0 <_svfprintf_r+0x780>
 8001cf4:	9005      	str	r0, [sp, #20]
 8001cf6:	e491      	b.n	800161c <_svfprintf_r+0xbc>
 8001cf8:	f89b 3000 	ldrb.w	r3, [fp]
 8001cfc:	f047 0704 	orr.w	r7, r7, #4
 8001d00:	e489      	b.n	8001616 <_svfprintf_r+0xb6>
 8001d02:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8001d06:	f89b 3000 	ldrb.w	r3, [fp]
 8001d0a:	e484      	b.n	8001616 <_svfprintf_r+0xb6>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e510      	b.n	8001732 <_svfprintf_r+0x1d2>
 8001d10:	2a00      	cmp	r2, #0
 8001d12:	f040 8636 	bne.w	8002982 <_svfprintf_r+0x1422>
 8001d16:	f1b9 0f00 	cmp.w	r9, #0
 8001d1a:	f43f ace7 	beq.w	80016ec <_svfprintf_r+0x18c>
 8001d1e:	2300      	movs	r3, #0
 8001d20:	2201      	movs	r2, #1
 8001d22:	461e      	mov	r6, r3
 8001d24:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8001d28:	9305      	str	r3, [sp, #20]
 8001d2a:	930e      	str	r3, [sp, #56]	; 0x38
 8001d2c:	ab26      	add	r3, sp, #152	; 0x98
 8001d2e:	9204      	str	r2, [sp, #16]
 8001d30:	f88d 9098 	strb.w	r9, [sp, #152]	; 0x98
 8001d34:	9703      	str	r7, [sp, #12]
 8001d36:	920a      	str	r2, [sp, #40]	; 0x28
 8001d38:	930d      	str	r3, [sp, #52]	; 0x34
 8001d3a:	e603      	b.n	8001944 <_svfprintf_r+0x3e4>
 8001d3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001d40:	f340 80d3 	ble.w	8001eea <_svfprintf_r+0x98a>
 8001d44:	2200      	movs	r2, #0
 8001d46:	2300      	movs	r3, #0
 8001d48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001d4c:	f7ff f822 	bl	8000d94 <__aeabi_dcmpeq>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	f000 8169 	beq.w	8002028 <_svfprintf_r+0xac8>
 8001d56:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001d58:	4ab1      	ldr	r2, [pc, #708]	; (8002020 <_svfprintf_r+0xac0>)
 8001d5a:	f8ca 2000 	str.w	r2, [sl]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	3401      	adds	r4, #1
 8001d62:	2201      	movs	r2, #1
 8001d64:	2b07      	cmp	r3, #7
 8001d66:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 8001d6a:	f8ca 2004 	str.w	r2, [sl, #4]
 8001d6e:	f300 83ce 	bgt.w	800250e <_svfprintf_r+0xfae>
 8001d72:	f10a 0a08 	add.w	sl, sl, #8
 8001d76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8001d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8001d7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	f280 822b 	bge.w	80021d8 <_svfprintf_r+0xc78>
 8001d82:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001d84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8001d86:	f8ca 2000 	str.w	r2, [sl]
 8001d8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8001d8c:	f8ca 2004 	str.w	r2, [sl, #4]
 8001d90:	3301      	adds	r3, #1
 8001d92:	4414      	add	r4, r2
 8001d94:	2b07      	cmp	r3, #7
 8001d96:	e9cd 3424 	strd	r3, r4, [sp, #144]	; 0x90
 8001d9a:	f300 8331 	bgt.w	8002400 <_svfprintf_r+0xea0>
 8001d9e:	f10a 0a08 	add.w	sl, sl, #8
 8001da2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001da4:	1e5d      	subs	r5, r3, #1
 8001da6:	2d00      	cmp	r5, #0
 8001da8:	f77f ae87 	ble.w	8001aba <_svfprintf_r+0x55a>
 8001dac:	2d10      	cmp	r5, #16
 8001dae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001db0:	4f9c      	ldr	r7, [pc, #624]	; (8002024 <_svfprintf_r+0xac4>)
 8001db2:	f340 8385 	ble.w	80024c0 <_svfprintf_r+0xf60>
 8001db6:	4623      	mov	r3, r4
 8001db8:	2610      	movs	r6, #16
 8001dba:	e9dd 4908 	ldrd	r4, r9, [sp, #32]
 8001dbe:	e005      	b.n	8001dcc <_svfprintf_r+0x86c>
 8001dc0:	f10a 0a08 	add.w	sl, sl, #8
 8001dc4:	3d10      	subs	r5, #16
 8001dc6:	2d10      	cmp	r5, #16
 8001dc8:	f340 8379 	ble.w	80024be <_svfprintf_r+0xf5e>
 8001dcc:	3201      	adds	r2, #1
 8001dce:	3310      	adds	r3, #16
 8001dd0:	2a07      	cmp	r2, #7
 8001dd2:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8001dd6:	e9ca 7600 	strd	r7, r6, [sl]
 8001dda:	ddf1      	ble.n	8001dc0 <_svfprintf_r+0x860>
 8001ddc:	aa23      	add	r2, sp, #140	; 0x8c
 8001dde:	4621      	mov	r1, r4
 8001de0:	4648      	mov	r0, r9
 8001de2:	f002 fd2f 	bl	8004844 <__ssprint_r>
 8001de6:	2800      	cmp	r0, #0
 8001de8:	f47f ac87 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001dec:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 8001df0:	46c2      	mov	sl, r8
 8001df2:	e7e7      	b.n	8001dc4 <_svfprintf_r+0x864>
 8001df4:	9b07      	ldr	r3, [sp, #28]
 8001df6:	9a04      	ldr	r2, [sp, #16]
 8001df8:	1a9d      	subs	r5, r3, r2
 8001dfa:	2d00      	cmp	r5, #0
 8001dfc:	f77f ae12 	ble.w	8001a24 <_svfprintf_r+0x4c4>
 8001e00:	2d10      	cmp	r5, #16
 8001e02:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001e04:	4f87      	ldr	r7, [pc, #540]	; (8002024 <_svfprintf_r+0xac4>)
 8001e06:	dd22      	ble.n	8001e4e <_svfprintf_r+0x8ee>
 8001e08:	4653      	mov	r3, sl
 8001e0a:	4621      	mov	r1, r4
 8001e0c:	2610      	movs	r6, #16
 8001e0e:	e9dd a408 	ldrd	sl, r4, [sp, #32]
 8001e12:	e004      	b.n	8001e1e <_svfprintf_r+0x8be>
 8001e14:	3d10      	subs	r5, #16
 8001e16:	2d10      	cmp	r5, #16
 8001e18:	f103 0308 	add.w	r3, r3, #8
 8001e1c:	dd15      	ble.n	8001e4a <_svfprintf_r+0x8ea>
 8001e1e:	3201      	adds	r2, #1
 8001e20:	3110      	adds	r1, #16
 8001e22:	2a07      	cmp	r2, #7
 8001e24:	e9cd 2124 	strd	r2, r1, [sp, #144]	; 0x90
 8001e28:	e9c3 7600 	strd	r7, r6, [r3]
 8001e2c:	ddf2      	ble.n	8001e14 <_svfprintf_r+0x8b4>
 8001e2e:	aa23      	add	r2, sp, #140	; 0x8c
 8001e30:	4651      	mov	r1, sl
 8001e32:	4620      	mov	r0, r4
 8001e34:	f002 fd06 	bl	8004844 <__ssprint_r>
 8001e38:	2800      	cmp	r0, #0
 8001e3a:	f47f ac5e 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001e3e:	3d10      	subs	r5, #16
 8001e40:	2d10      	cmp	r5, #16
 8001e42:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 8001e46:	4643      	mov	r3, r8
 8001e48:	dce9      	bgt.n	8001e1e <_svfprintf_r+0x8be>
 8001e4a:	469a      	mov	sl, r3
 8001e4c:	460c      	mov	r4, r1
 8001e4e:	3201      	adds	r2, #1
 8001e50:	442c      	add	r4, r5
 8001e52:	2a07      	cmp	r2, #7
 8001e54:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8001e58:	e9ca 7500 	strd	r7, r5, [sl]
 8001e5c:	f300 833a 	bgt.w	80024d4 <_svfprintf_r+0xf74>
 8001e60:	f10a 0a08 	add.w	sl, sl, #8
 8001e64:	e5de      	b.n	8001a24 <_svfprintf_r+0x4c4>
 8001e66:	aa23      	add	r2, sp, #140	; 0x8c
 8001e68:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8001e6c:	f002 fcea 	bl	8004844 <__ssprint_r>
 8001e70:	2800      	cmp	r0, #0
 8001e72:	f43f ae62 	beq.w	8001b3a <_svfprintf_r+0x5da>
 8001e76:	e440      	b.n	80016fa <_svfprintf_r+0x19a>
 8001e78:	aa23      	add	r2, sp, #140	; 0x8c
 8001e7a:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8001e7e:	f002 fce1 	bl	8004844 <__ssprint_r>
 8001e82:	2800      	cmp	r0, #0
 8001e84:	f47f ac39 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001e88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8001e8a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001e8c:	46c2      	mov	sl, r8
 8001e8e:	b91b      	cbnz	r3, 8001e98 <_svfprintf_r+0x938>
 8001e90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8001e92:	2a00      	cmp	r2, #0
 8001e94:	f000 8375 	beq.w	8002582 <_svfprintf_r+0x1022>
 8001e98:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001e9a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8001e9c:	f8ca 1000 	str.w	r1, [sl]
 8001ea0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8001ea2:	f8ca 1004 	str.w	r1, [sl, #4]
 8001ea6:	3201      	adds	r2, #1
 8001ea8:	440c      	add	r4, r1
 8001eaa:	2a07      	cmp	r2, #7
 8001eac:	9425      	str	r4, [sp, #148]	; 0x94
 8001eae:	9224      	str	r2, [sp, #144]	; 0x90
 8001eb0:	f300 8450 	bgt.w	8002754 <_svfprintf_r+0x11f4>
 8001eb4:	f10a 0a08 	add.w	sl, sl, #8
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f2c0 8487 	blt.w	80027cc <_svfprintf_r+0x126c>
 8001ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001ec0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001ec2:	3201      	adds	r2, #1
 8001ec4:	441c      	add	r4, r3
 8001ec6:	2a07      	cmp	r2, #7
 8001ec8:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8001ecc:	e9ca 1300 	strd	r1, r3, [sl]
 8001ed0:	f77f adf1 	ble.w	8001ab6 <_svfprintf_r+0x556>
 8001ed4:	aa23      	add	r2, sp, #140	; 0x8c
 8001ed6:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8001eda:	f002 fcb3 	bl	8004844 <__ssprint_r>
 8001ede:	2800      	cmp	r0, #0
 8001ee0:	f47f ac0b 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001ee4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001ee6:	46c2      	mov	sl, r8
 8001ee8:	e5e7      	b.n	8001aba <_svfprintf_r+0x55a>
 8001eea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8001eec:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001eee:	2a01      	cmp	r2, #1
 8001ef0:	f104 0401 	add.w	r4, r4, #1
 8001ef4:	f103 0501 	add.w	r5, r3, #1
 8001ef8:	f10a 0608 	add.w	r6, sl, #8
 8001efc:	f340 814a 	ble.w	8002194 <_svfprintf_r+0xc34>
 8001f00:	2301      	movs	r3, #1
 8001f02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001f04:	f8ca 2000 	str.w	r2, [sl]
 8001f08:	2d07      	cmp	r5, #7
 8001f0a:	e9cd 5424 	strd	r5, r4, [sp, #144]	; 0x90
 8001f0e:	f8ca 3004 	str.w	r3, [sl, #4]
 8001f12:	f300 82b8 	bgt.w	8002486 <_svfprintf_r+0xf26>
 8001f16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001f18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8001f1a:	3501      	adds	r5, #1
 8001f1c:	441c      	add	r4, r3
 8001f1e:	2d07      	cmp	r5, #7
 8001f20:	e9cd 5424 	strd	r5, r4, [sp, #144]	; 0x90
 8001f24:	e9c6 2300 	strd	r2, r3, [r6]
 8001f28:	f300 82b9 	bgt.w	800249e <_svfprintf_r+0xf3e>
 8001f2c:	3608      	adds	r6, #8
 8001f2e:	1c6b      	adds	r3, r5, #1
 8001f30:	461f      	mov	r7, r3
 8001f32:	46b9      	mov	r9, r7
 8001f34:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8001f36:	930a      	str	r3, [sp, #40]	; 0x28
 8001f38:	3f01      	subs	r7, #1
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001f42:	9705      	str	r7, [sp, #20]
 8001f44:	f106 0a08 	add.w	sl, r6, #8
 8001f48:	f7fe ff24 	bl	8000d94 <__aeabi_dcmpeq>
 8001f4c:	2800      	cmp	r0, #0
 8001f4e:	f040 80e1 	bne.w	8002114 <_svfprintf_r+0xbb4>
 8001f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001f54:	6077      	str	r7, [r6, #4]
 8001f56:	3301      	adds	r3, #1
 8001f58:	443c      	add	r4, r7
 8001f5a:	f1b9 0f07 	cmp.w	r9, #7
 8001f5e:	6033      	str	r3, [r6, #0]
 8001f60:	9425      	str	r4, [sp, #148]	; 0x94
 8001f62:	f8cd 9090 	str.w	r9, [sp, #144]	; 0x90
 8001f66:	f300 823b 	bgt.w	80023e0 <_svfprintf_r+0xe80>
 8001f6a:	f106 0310 	add.w	r3, r6, #16
 8001f6e:	f105 0902 	add.w	r9, r5, #2
 8001f72:	4656      	mov	r6, sl
 8001f74:	469a      	mov	sl, r3
 8001f76:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f78:	6072      	str	r2, [r6, #4]
 8001f7a:	4414      	add	r4, r2
 8001f7c:	ab1f      	add	r3, sp, #124	; 0x7c
 8001f7e:	f1b9 0f07 	cmp.w	r9, #7
 8001f82:	9425      	str	r4, [sp, #148]	; 0x94
 8001f84:	f8cd 9090 	str.w	r9, [sp, #144]	; 0x90
 8001f88:	6033      	str	r3, [r6, #0]
 8001f8a:	f77f ad96 	ble.w	8001aba <_svfprintf_r+0x55a>
 8001f8e:	e7a1      	b.n	8001ed4 <_svfprintf_r+0x974>
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	9703      	str	r7, [sp, #12]
 8001f94:	f47f ac9d 	bne.w	80018d2 <_svfprintf_r+0x372>
 8001f98:	2d00      	cmp	r5, #0
 8001f9a:	bf08      	it	eq
 8001f9c:	2c0a      	cmpeq	r4, #10
 8001f9e:	f080 8147 	bcs.w	8002230 <_svfprintf_r+0xcd0>
 8001fa2:	ab40      	add	r3, sp, #256	; 0x100
 8001fa4:	3430      	adds	r4, #48	; 0x30
 8001fa6:	f803 4d41 	strb.w	r4, [r3, #-65]!
 8001faa:	930d      	str	r3, [sp, #52]	; 0x34
 8001fac:	2301      	movs	r3, #1
 8001fae:	930a      	str	r3, [sp, #40]	; 0x28
 8001fb0:	e4ad      	b.n	800190e <_svfprintf_r+0x3ae>
 8001fb2:	aa23      	add	r2, sp, #140	; 0x8c
 8001fb4:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8001fb8:	f002 fc44 	bl	8004844 <__ssprint_r>
 8001fbc:	2800      	cmp	r0, #0
 8001fbe:	f47f ab9c 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001fc2:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001fc4:	46c2      	mov	sl, r8
 8001fc6:	e51a      	b.n	80019fe <_svfprintf_r+0x49e>
 8001fc8:	aa23      	add	r2, sp, #140	; 0x8c
 8001fca:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8001fce:	f002 fc39 	bl	8004844 <__ssprint_r>
 8001fd2:	2800      	cmp	r0, #0
 8001fd4:	f47f ab91 	bne.w	80016fa <_svfprintf_r+0x19a>
 8001fd8:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8001fda:	46c2      	mov	sl, r8
 8001fdc:	e51e      	b.n	8001a1c <_svfprintf_r+0x4bc>
 8001fde:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8001fe0:	4642      	mov	r2, r8
 8001fe2:	0923      	lsrs	r3, r4, #4
 8001fe4:	f004 000f 	and.w	r0, r4, #15
 8001fe8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8001fec:	0929      	lsrs	r1, r5, #4
 8001fee:	461c      	mov	r4, r3
 8001ff0:	460d      	mov	r5, r1
 8001ff2:	5c3b      	ldrb	r3, [r7, r0]
 8001ff4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8001ff8:	ea54 0305 	orrs.w	r3, r4, r5
 8001ffc:	d1f1      	bne.n	8001fe2 <_svfprintf_r+0xa82>
 8001ffe:	eba8 0302 	sub.w	r3, r8, r2
 8002002:	920d      	str	r2, [sp, #52]	; 0x34
 8002004:	930a      	str	r3, [sp, #40]	; 0x28
 8002006:	e482      	b.n	800190e <_svfprintf_r+0x3ae>
 8002008:	aa23      	add	r2, sp, #140	; 0x8c
 800200a:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 800200e:	f002 fc19 	bl	8004844 <__ssprint_r>
 8002012:	2800      	cmp	r0, #0
 8002014:	f47f ab71 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002018:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800201a:	46c2      	mov	sl, r8
 800201c:	e539      	b.n	8001a92 <_svfprintf_r+0x532>
 800201e:	bf00      	nop
 8002020:	08017690 	.word	0x08017690
 8002024:	0800abf8 	.word	0x0800abf8
 8002028:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800202a:	2b00      	cmp	r3, #0
 800202c:	f340 825e 	ble.w	80024ec <_svfprintf_r+0xf8c>
 8002030:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 8002034:	4293      	cmp	r3, r2
 8002036:	bfa8      	it	ge
 8002038:	4613      	movge	r3, r2
 800203a:	2b00      	cmp	r3, #0
 800203c:	461d      	mov	r5, r3
 800203e:	dd0e      	ble.n	800205e <_svfprintf_r+0xafe>
 8002040:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8002042:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002044:	f8ca 2000 	str.w	r2, [sl]
 8002048:	3301      	adds	r3, #1
 800204a:	442c      	add	r4, r5
 800204c:	2b07      	cmp	r3, #7
 800204e:	9425      	str	r4, [sp, #148]	; 0x94
 8002050:	f8ca 5004 	str.w	r5, [sl, #4]
 8002054:	9324      	str	r3, [sp, #144]	; 0x90
 8002056:	f300 8318 	bgt.w	800268a <_svfprintf_r+0x112a>
 800205a:	f10a 0a08 	add.w	sl, sl, #8
 800205e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002060:	2d00      	cmp	r5, #0
 8002062:	bfa8      	it	ge
 8002064:	1b5b      	subge	r3, r3, r5
 8002066:	2b00      	cmp	r3, #0
 8002068:	461d      	mov	r5, r3
 800206a:	f300 8180 	bgt.w	800236e <_svfprintf_r+0xe0e>
 800206e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002070:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002072:	4293      	cmp	r3, r2
 8002074:	f2c0 81e4 	blt.w	8002440 <_svfprintf_r+0xee0>
 8002078:	9a03      	ldr	r2, [sp, #12]
 800207a:	07d0      	lsls	r0, r2, #31
 800207c:	f100 81e0 	bmi.w	8002440 <_svfprintf_r+0xee0>
 8002080:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002082:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	1a15      	subs	r5, r2, r0
 8002088:	429d      	cmp	r5, r3
 800208a:	bfa8      	it	ge
 800208c:	461d      	movge	r5, r3
 800208e:	2d00      	cmp	r5, #0
 8002090:	dd0f      	ble.n	80020b2 <_svfprintf_r+0xb52>
 8002092:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002094:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002096:	f8ca 5004 	str.w	r5, [sl, #4]
 800209a:	3201      	adds	r2, #1
 800209c:	4401      	add	r1, r0
 800209e:	442c      	add	r4, r5
 80020a0:	2a07      	cmp	r2, #7
 80020a2:	f8ca 1000 	str.w	r1, [sl]
 80020a6:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 80020aa:	f300 8323 	bgt.w	80026f4 <_svfprintf_r+0x1194>
 80020ae:	f10a 0a08 	add.w	sl, sl, #8
 80020b2:	2d00      	cmp	r5, #0
 80020b4:	bfac      	ite	ge
 80020b6:	1b5d      	subge	r5, r3, r5
 80020b8:	461d      	movlt	r5, r3
 80020ba:	2d00      	cmp	r5, #0
 80020bc:	f77f acfd 	ble.w	8001aba <_svfprintf_r+0x55a>
 80020c0:	2d10      	cmp	r5, #16
 80020c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80020c4:	4fc5      	ldr	r7, [pc, #788]	; (80023dc <_svfprintf_r+0xe7c>)
 80020c6:	f340 81fb 	ble.w	80024c0 <_svfprintf_r+0xf60>
 80020ca:	4623      	mov	r3, r4
 80020cc:	2610      	movs	r6, #16
 80020ce:	e9dd 4908 	ldrd	r4, r9, [sp, #32]
 80020d2:	e005      	b.n	80020e0 <_svfprintf_r+0xb80>
 80020d4:	f10a 0a08 	add.w	sl, sl, #8
 80020d8:	3d10      	subs	r5, #16
 80020da:	2d10      	cmp	r5, #16
 80020dc:	f340 81ef 	ble.w	80024be <_svfprintf_r+0xf5e>
 80020e0:	3201      	adds	r2, #1
 80020e2:	3310      	adds	r3, #16
 80020e4:	2a07      	cmp	r2, #7
 80020e6:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 80020ea:	e9ca 7600 	strd	r7, r6, [sl]
 80020ee:	ddf1      	ble.n	80020d4 <_svfprintf_r+0xb74>
 80020f0:	aa23      	add	r2, sp, #140	; 0x8c
 80020f2:	4621      	mov	r1, r4
 80020f4:	4648      	mov	r0, r9
 80020f6:	f002 fba5 	bl	8004844 <__ssprint_r>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	f47f aafd 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002100:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 8002104:	46c2      	mov	sl, r8
 8002106:	e7e7      	b.n	80020d8 <_svfprintf_r+0xb78>
 8002108:	9b05      	ldr	r3, [sp, #20]
 800210a:	930a      	str	r3, [sp, #40]	; 0x28
 800210c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8002110:	f7ff bbfd 	b.w	800190e <_svfprintf_r+0x3ae>
 8002114:	9a05      	ldr	r2, [sp, #20]
 8002116:	2a00      	cmp	r2, #0
 8002118:	f77f af2d 	ble.w	8001f76 <_svfprintf_r+0xa16>
 800211c:	2a10      	cmp	r2, #16
 800211e:	4faf      	ldr	r7, [pc, #700]	; (80023dc <_svfprintf_r+0xe7c>)
 8002120:	f340 83ea 	ble.w	80028f8 <_svfprintf_r+0x1398>
 8002124:	4633      	mov	r3, r6
 8002126:	4692      	mov	sl, r2
 8002128:	f04f 0910 	mov.w	r9, #16
 800212c:	4622      	mov	r2, r4
 800212e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002130:	e9dd 6408 	ldrd	r6, r4, [sp, #32]
 8002134:	e007      	b.n	8002146 <_svfprintf_r+0xbe6>
 8002136:	3308      	adds	r3, #8
 8002138:	f1aa 0a10 	sub.w	sl, sl, #16
 800213c:	f1ba 0f10 	cmp.w	sl, #16
 8002140:	f340 81ef 	ble.w	8002522 <_svfprintf_r+0xfc2>
 8002144:	3501      	adds	r5, #1
 8002146:	3210      	adds	r2, #16
 8002148:	2d07      	cmp	r5, #7
 800214a:	e9cd 5224 	strd	r5, r2, [sp, #144]	; 0x90
 800214e:	e9c3 7900 	strd	r7, r9, [r3]
 8002152:	ddf0      	ble.n	8002136 <_svfprintf_r+0xbd6>
 8002154:	aa23      	add	r2, sp, #140	; 0x8c
 8002156:	4631      	mov	r1, r6
 8002158:	4620      	mov	r0, r4
 800215a:	f002 fb73 	bl	8004844 <__ssprint_r>
 800215e:	2800      	cmp	r0, #0
 8002160:	f47f aacb 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002164:	e9dd 5224 	ldrd	r5, r2, [sp, #144]	; 0x90
 8002168:	4643      	mov	r3, r8
 800216a:	e7e5      	b.n	8002138 <_svfprintf_r+0xbd8>
 800216c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800216e:	06fd      	lsls	r5, r7, #27
 8002170:	f853 4b04 	ldr.w	r4, [r3], #4
 8002174:	930b      	str	r3, [sp, #44]	; 0x2c
 8002176:	d576      	bpl.n	8002266 <_svfprintf_r+0xd06>
 8002178:	2500      	movs	r5, #0
 800217a:	2301      	movs	r3, #1
 800217c:	f7ff bad9 	b.w	8001732 <_svfprintf_r+0x1d2>
 8002180:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002182:	f852 4b04 	ldr.w	r4, [r2], #4
 8002186:	920b      	str	r2, [sp, #44]	; 0x2c
 8002188:	f017 0210 	ands.w	r2, r7, #16
 800218c:	d079      	beq.n	8002282 <_svfprintf_r+0xd22>
 800218e:	2500      	movs	r5, #0
 8002190:	f7ff bacf 	b.w	8001732 <_svfprintf_r+0x1d2>
 8002194:	9a03      	ldr	r2, [sp, #12]
 8002196:	07d1      	lsls	r1, r2, #31
 8002198:	f53f aeb2 	bmi.w	8001f00 <_svfprintf_r+0x9a0>
 800219c:	2201      	movs	r2, #1
 800219e:	990d      	ldr	r1, [sp, #52]	; 0x34
 80021a0:	f8ca 1000 	str.w	r1, [sl]
 80021a4:	2d07      	cmp	r5, #7
 80021a6:	e9cd 5424 	strd	r5, r4, [sp, #144]	; 0x90
 80021aa:	f8ca 2004 	str.w	r2, [sl, #4]
 80021ae:	f300 8117 	bgt.w	80023e0 <_svfprintf_r+0xe80>
 80021b2:	f103 0902 	add.w	r9, r3, #2
 80021b6:	f10a 0a10 	add.w	sl, sl, #16
 80021ba:	e6dc      	b.n	8001f76 <_svfprintf_r+0xa16>
 80021bc:	2b30      	cmp	r3, #48	; 0x30
 80021be:	f000 8139 	beq.w	8002434 <_svfprintf_r+0xed4>
 80021c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80021c4:	3902      	subs	r1, #2
 80021c6:	2330      	movs	r3, #48	; 0x30
 80021c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80021cc:	eba8 0301 	sub.w	r3, r8, r1
 80021d0:	930a      	str	r3, [sp, #40]	; 0x28
 80021d2:	910d      	str	r1, [sp, #52]	; 0x34
 80021d4:	f7ff bb9b 	b.w	800190e <_svfprintf_r+0x3ae>
 80021d8:	9b03      	ldr	r3, [sp, #12]
 80021da:	07de      	lsls	r6, r3, #31
 80021dc:	f53f add1 	bmi.w	8001d82 <_svfprintf_r+0x822>
 80021e0:	e46b      	b.n	8001aba <_svfprintf_r+0x55a>
 80021e2:	aa23      	add	r2, sp, #140	; 0x8c
 80021e4:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80021e8:	f002 fb2c 	bl	8004844 <__ssprint_r>
 80021ec:	2800      	cmp	r0, #0
 80021ee:	f47f aa84 	bne.w	80016fa <_svfprintf_r+0x19a>
 80021f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80021f4:	e496      	b.n	8001b24 <_svfprintf_r+0x5c4>
 80021f6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 80021fa:	f7ff bb88 	b.w	800190e <_svfprintf_r+0x3ae>
 80021fe:	2500      	movs	r5, #0
 8002200:	e4af      	b.n	8001b62 <_svfprintf_r+0x602>
 8002202:	17e5      	asrs	r5, r4, #31
 8002204:	2c00      	cmp	r4, #0
 8002206:	f175 0300 	sbcs.w	r3, r5, #0
 800220a:	f6bf ab50 	bge.w	80018ae <_svfprintf_r+0x34e>
 800220e:	9b05      	ldr	r3, [sp, #20]
 8002210:	4264      	negs	r4, r4
 8002212:	f04f 062d 	mov.w	r6, #45	; 0x2d
 8002216:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800221a:	3301      	adds	r3, #1
 800221c:	f88d 606f 	strb.w	r6, [sp, #111]	; 0x6f
 8002220:	f47f ab4b 	bne.w	80018ba <_svfprintf_r+0x35a>
 8002224:	2d00      	cmp	r5, #0
 8002226:	bf08      	it	eq
 8002228:	2c0a      	cmpeq	r4, #10
 800222a:	9703      	str	r7, [sp, #12]
 800222c:	f4ff aeb9 	bcc.w	8001fa2 <_svfprintf_r+0xa42>
 8002230:	4647      	mov	r7, r8
 8002232:	4620      	mov	r0, r4
 8002234:	4629      	mov	r1, r5
 8002236:	220a      	movs	r2, #10
 8002238:	2300      	movs	r3, #0
 800223a:	f7fe fe6b 	bl	8000f14 <__aeabi_uldivmod>
 800223e:	3230      	adds	r2, #48	; 0x30
 8002240:	f807 2d01 	strb.w	r2, [r7, #-1]!
 8002244:	4620      	mov	r0, r4
 8002246:	4629      	mov	r1, r5
 8002248:	2300      	movs	r3, #0
 800224a:	220a      	movs	r2, #10
 800224c:	f7fe fe62 	bl	8000f14 <__aeabi_uldivmod>
 8002250:	4604      	mov	r4, r0
 8002252:	460d      	mov	r5, r1
 8002254:	ea54 0305 	orrs.w	r3, r4, r5
 8002258:	d1eb      	bne.n	8002232 <_svfprintf_r+0xcd2>
 800225a:	eba8 0307 	sub.w	r3, r8, r7
 800225e:	970d      	str	r7, [sp, #52]	; 0x34
 8002260:	930a      	str	r3, [sp, #40]	; 0x28
 8002262:	f7ff bb54 	b.w	800190e <_svfprintf_r+0x3ae>
 8002266:	0678      	lsls	r0, r7, #25
 8002268:	bf48      	it	mi
 800226a:	b2a4      	uxthmi	r4, r4
 800226c:	2500      	movs	r5, #0
 800226e:	2301      	movs	r3, #1
 8002270:	f7ff ba5f 	b.w	8001732 <_svfprintf_r+0x1d2>
 8002274:	9a06      	ldr	r2, [sp, #24]
 8002276:	4610      	mov	r0, r2
 8002278:	17d1      	asrs	r1, r2, #31
 800227a:	e9c3 0100 	strd	r0, r1, [r3]
 800227e:	f7ff b997 	b.w	80015b0 <_svfprintf_r+0x50>
 8002282:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 8002286:	bf1c      	itt	ne
 8002288:	4613      	movne	r3, r2
 800228a:	b2a4      	uxthne	r4, r4
 800228c:	2500      	movs	r5, #0
 800228e:	f7ff ba50 	b.w	8001732 <_svfprintf_r+0x1d2>
 8002292:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	f7fe fdad 	bl	8000df8 <__aeabi_dcmpun>
 800229e:	2800      	cmp	r0, #0
 80022a0:	f040 8303 	bne.w	80028aa <_svfprintf_r+0x134a>
 80022a4:	9b05      	ldr	r3, [sp, #20]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	f029 0620 	bic.w	r6, r9, #32
 80022ac:	f000 8244 	beq.w	8002738 <_svfprintf_r+0x11d8>
 80022b0:	2e47      	cmp	r6, #71	; 0x47
 80022b2:	f000 816b 	beq.w	800258c <_svfprintf_r+0x102c>
 80022b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80022b8:	f447 7280 	orr.w	r2, r7, #256	; 0x100
 80022bc:	2b00      	cmp	r3, #0
 80022be:	9203      	str	r2, [sp, #12]
 80022c0:	f2c0 820b 	blt.w	80026da <_svfprintf_r+0x117a>
 80022c4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80022c8:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 80022cc:	2300      	movs	r3, #0
 80022ce:	930c      	str	r3, [sp, #48]	; 0x30
 80022d0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80022d4:	f000 8220 	beq.w	8002718 <_svfprintf_r+0x11b8>
 80022d8:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 80022dc:	f000 825c 	beq.w	8002798 <_svfprintf_r+0x1238>
 80022e0:	2e45      	cmp	r6, #69	; 0x45
 80022e2:	f000 8158 	beq.w	8002596 <_svfprintf_r+0x1036>
 80022e6:	aa21      	add	r2, sp, #132	; 0x84
 80022e8:	ab1e      	add	r3, sp, #120	; 0x78
 80022ea:	e9cd 3200 	strd	r3, r2, [sp]
 80022ee:	2102      	movs	r1, #2
 80022f0:	ab1d      	add	r3, sp, #116	; 0x74
 80022f2:	9a05      	ldr	r2, [sp, #20]
 80022f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80022f6:	ed9d 0b18 	vldr	d0, [sp, #96]	; 0x60
 80022fa:	f000 fbeb 	bl	8002ad4 <_dtoa_r>
 80022fe:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8002302:	900d      	str	r0, [sp, #52]	; 0x34
 8002304:	f040 832f 	bne.w	8002966 <_svfprintf_r+0x1406>
 8002308:	07fb      	lsls	r3, r7, #31
 800230a:	f140 8169 	bpl.w	80025e0 <_svfprintf_r+0x1080>
 800230e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002310:	9a05      	ldr	r2, [sp, #20]
 8002312:	189c      	adds	r4, r3, r2
 8002314:	2200      	movs	r2, #0
 8002316:	2300      	movs	r3, #0
 8002318:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800231c:	f7fe fd3a 	bl	8000d94 <__aeabi_dcmpeq>
 8002320:	2800      	cmp	r0, #0
 8002322:	f000 81ce 	beq.w	80026c2 <_svfprintf_r+0x1162>
 8002326:	4623      	mov	r3, r4
 8002328:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	930f      	str	r3, [sp, #60]	; 0x3c
 800232e:	2e47      	cmp	r6, #71	; 0x47
 8002330:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002332:	930e      	str	r3, [sp, #56]	; 0x38
 8002334:	f000 815d 	beq.w	80025f2 <_svfprintf_r+0x1092>
 8002338:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800233c:	f040 8161 	bne.w	8002602 <_svfprintf_r+0x10a2>
 8002340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002342:	2b00      	cmp	r3, #0
 8002344:	9b05      	ldr	r3, [sp, #20]
 8002346:	f340 82d0 	ble.w	80028ea <_svfprintf_r+0x138a>
 800234a:	2b00      	cmp	r3, #0
 800234c:	f040 82b9 	bne.w	80028c2 <_svfprintf_r+0x1362>
 8002350:	07fd      	lsls	r5, r7, #31
 8002352:	f100 82b6 	bmi.w	80028c2 <_svfprintf_r+0x1362>
 8002356:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002358:	9304      	str	r3, [sp, #16]
 800235a:	930a      	str	r3, [sp, #40]	; 0x28
 800235c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800235e:	2b00      	cmp	r3, #0
 8002360:	f040 817a 	bne.w	8002658 <_svfprintf_r+0x10f8>
 8002364:	9305      	str	r3, [sp, #20]
 8002366:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 800236a:	f7ff ba60 	b.w	800182e <_svfprintf_r+0x2ce>
 800236e:	2b10      	cmp	r3, #16
 8002370:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002372:	4f1a      	ldr	r7, [pc, #104]	; (80023dc <_svfprintf_r+0xe7c>)
 8002374:	f340 80ef 	ble.w	8002556 <_svfprintf_r+0xff6>
 8002378:	4623      	mov	r3, r4
 800237a:	2610      	movs	r6, #16
 800237c:	e9dd 4908 	ldrd	r4, r9, [sp, #32]
 8002380:	e005      	b.n	800238e <_svfprintf_r+0xe2e>
 8002382:	f10a 0a08 	add.w	sl, sl, #8
 8002386:	3d10      	subs	r5, #16
 8002388:	2d10      	cmp	r5, #16
 800238a:	f340 80e3 	ble.w	8002554 <_svfprintf_r+0xff4>
 800238e:	3201      	adds	r2, #1
 8002390:	3310      	adds	r3, #16
 8002392:	2a07      	cmp	r2, #7
 8002394:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002398:	e9ca 7600 	strd	r7, r6, [sl]
 800239c:	ddf1      	ble.n	8002382 <_svfprintf_r+0xe22>
 800239e:	aa23      	add	r2, sp, #140	; 0x8c
 80023a0:	4621      	mov	r1, r4
 80023a2:	4648      	mov	r0, r9
 80023a4:	f002 fa4e 	bl	8004844 <__ssprint_r>
 80023a8:	2800      	cmp	r0, #0
 80023aa:	f47f a9a6 	bne.w	80016fa <_svfprintf_r+0x19a>
 80023ae:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 80023b2:	46c2      	mov	sl, r8
 80023b4:	e7e7      	b.n	8002386 <_svfprintf_r+0xe26>
 80023b6:	4264      	negs	r4, r4
 80023b8:	9407      	str	r4, [sp, #28]
 80023ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80023bc:	e49e      	b.n	8001cfc <_svfprintf_r+0x79c>
 80023be:	2140      	movs	r1, #64	; 0x40
 80023c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80023c2:	f001 fab7 	bl	8003934 <_malloc_r>
 80023c6:	9b08      	ldr	r3, [sp, #32]
 80023c8:	6018      	str	r0, [r3, #0]
 80023ca:	6118      	str	r0, [r3, #16]
 80023cc:	2800      	cmp	r0, #0
 80023ce:	f000 82c2 	beq.w	8002956 <_svfprintf_r+0x13f6>
 80023d2:	9a08      	ldr	r2, [sp, #32]
 80023d4:	2340      	movs	r3, #64	; 0x40
 80023d6:	6153      	str	r3, [r2, #20]
 80023d8:	f7ff b8d9 	b.w	800158e <_svfprintf_r+0x2e>
 80023dc:	0800abf8 	.word	0x0800abf8
 80023e0:	aa23      	add	r2, sp, #140	; 0x8c
 80023e2:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80023e6:	f002 fa2d 	bl	8004844 <__ssprint_r>
 80023ea:	2800      	cmp	r0, #0
 80023ec:	f47f a985 	bne.w	80016fa <_svfprintf_r+0x19a>
 80023f0:	e9dd 3424 	ldrd	r3, r4, [sp, #144]	; 0x90
 80023f4:	f10d 0ac8 	add.w	sl, sp, #200	; 0xc8
 80023f8:	f103 0901 	add.w	r9, r3, #1
 80023fc:	4646      	mov	r6, r8
 80023fe:	e5ba      	b.n	8001f76 <_svfprintf_r+0xa16>
 8002400:	aa23      	add	r2, sp, #140	; 0x8c
 8002402:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8002406:	f002 fa1d 	bl	8004844 <__ssprint_r>
 800240a:	2800      	cmp	r0, #0
 800240c:	f47f a975 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002410:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8002412:	46c2      	mov	sl, r8
 8002414:	e4c5      	b.n	8001da2 <_svfprintf_r+0x842>
 8002416:	9b05      	ldr	r3, [sp, #20]
 8002418:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800241a:	9605      	str	r6, [sp, #20]
 800241c:	2b06      	cmp	r3, #6
 800241e:	bf28      	it	cs
 8002420:	2306      	movcs	r3, #6
 8002422:	9304      	str	r3, [sp, #16]
 8002424:	930a      	str	r3, [sp, #40]	; 0x28
 8002426:	4bba      	ldr	r3, [pc, #744]	; (8002710 <_svfprintf_r+0x11b0>)
 8002428:	950b      	str	r5, [sp, #44]	; 0x2c
 800242a:	9703      	str	r7, [sp, #12]
 800242c:	960e      	str	r6, [sp, #56]	; 0x38
 800242e:	930d      	str	r3, [sp, #52]	; 0x34
 8002430:	f7ff b9fd 	b.w	800182e <_svfprintf_r+0x2ce>
 8002434:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002436:	eba8 0303 	sub.w	r3, r8, r3
 800243a:	930a      	str	r3, [sp, #40]	; 0x28
 800243c:	f7ff ba67 	b.w	800190e <_svfprintf_r+0x3ae>
 8002440:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002442:	9914      	ldr	r1, [sp, #80]	; 0x50
 8002444:	f8ca 1000 	str.w	r1, [sl]
 8002448:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800244a:	f8ca 1004 	str.w	r1, [sl, #4]
 800244e:	3201      	adds	r2, #1
 8002450:	440c      	add	r4, r1
 8002452:	2a07      	cmp	r2, #7
 8002454:	9425      	str	r4, [sp, #148]	; 0x94
 8002456:	9224      	str	r2, [sp, #144]	; 0x90
 8002458:	f300 8127 	bgt.w	80026aa <_svfprintf_r+0x114a>
 800245c:	f10a 0a08 	add.w	sl, sl, #8
 8002460:	e60e      	b.n	8002080 <_svfprintf_r+0xb20>
 8002462:	9a06      	ldr	r2, [sp, #24]
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	f7ff b8a3 	b.w	80015b0 <_svfprintf_r+0x50>
 800246a:	aa23      	add	r2, sp, #140	; 0x8c
 800246c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8002470:	f002 f9e8 	bl	8004844 <__ssprint_r>
 8002474:	2800      	cmp	r0, #0
 8002476:	f47f a940 	bne.w	80016fa <_svfprintf_r+0x19a>
 800247a:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 800247e:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8002480:	46c2      	mov	sl, r8
 8002482:	f7ff baac 	b.w	80019de <_svfprintf_r+0x47e>
 8002486:	aa23      	add	r2, sp, #140	; 0x8c
 8002488:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 800248c:	f002 f9da 	bl	8004844 <__ssprint_r>
 8002490:	2800      	cmp	r0, #0
 8002492:	f47f a932 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002496:	e9dd 5424 	ldrd	r5, r4, [sp, #144]	; 0x90
 800249a:	4646      	mov	r6, r8
 800249c:	e53b      	b.n	8001f16 <_svfprintf_r+0x9b6>
 800249e:	aa23      	add	r2, sp, #140	; 0x8c
 80024a0:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80024a4:	f002 f9ce 	bl	8004844 <__ssprint_r>
 80024a8:	2800      	cmp	r0, #0
 80024aa:	f47f a926 	bne.w	80016fa <_svfprintf_r+0x19a>
 80024ae:	e9dd 5424 	ldrd	r5, r4, [sp, #144]	; 0x90
 80024b2:	4646      	mov	r6, r8
 80024b4:	e53b      	b.n	8001f2e <_svfprintf_r+0x9ce>
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	f47f aa0b 	bne.w	80018d2 <_svfprintf_r+0x372>
 80024bc:	e571      	b.n	8001fa2 <_svfprintf_r+0xa42>
 80024be:	461c      	mov	r4, r3
 80024c0:	3201      	adds	r2, #1
 80024c2:	442c      	add	r4, r5
 80024c4:	2a07      	cmp	r2, #7
 80024c6:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 80024ca:	e9ca 7500 	strd	r7, r5, [sl]
 80024ce:	f77f aaf2 	ble.w	8001ab6 <_svfprintf_r+0x556>
 80024d2:	e4ff      	b.n	8001ed4 <_svfprintf_r+0x974>
 80024d4:	aa23      	add	r2, sp, #140	; 0x8c
 80024d6:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80024da:	f002 f9b3 	bl	8004844 <__ssprint_r>
 80024de:	2800      	cmp	r0, #0
 80024e0:	f47f a90b 	bne.w	80016fa <_svfprintf_r+0x19a>
 80024e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80024e6:	46c2      	mov	sl, r8
 80024e8:	f7ff ba9c 	b.w	8001a24 <_svfprintf_r+0x4c4>
 80024ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80024ee:	4989      	ldr	r1, [pc, #548]	; (8002714 <_svfprintf_r+0x11b4>)
 80024f0:	f8ca 1000 	str.w	r1, [sl]
 80024f4:	3201      	adds	r2, #1
 80024f6:	3401      	adds	r4, #1
 80024f8:	2101      	movs	r1, #1
 80024fa:	2a07      	cmp	r2, #7
 80024fc:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8002500:	f8ca 1004 	str.w	r1, [sl, #4]
 8002504:	f73f acb8 	bgt.w	8001e78 <_svfprintf_r+0x918>
 8002508:	f10a 0a08 	add.w	sl, sl, #8
 800250c:	e4bf      	b.n	8001e8e <_svfprintf_r+0x92e>
 800250e:	aa23      	add	r2, sp, #140	; 0x8c
 8002510:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8002514:	f002 f996 	bl	8004844 <__ssprint_r>
 8002518:	2800      	cmp	r0, #0
 800251a:	f47f a8ee 	bne.w	80016fa <_svfprintf_r+0x19a>
 800251e:	46c2      	mov	sl, r8
 8002520:	e429      	b.n	8001d76 <_svfprintf_r+0x816>
 8002522:	4614      	mov	r4, r2
 8002524:	461e      	mov	r6, r3
 8002526:	f8cd a014 	str.w	sl, [sp, #20]
 800252a:	f105 0901 	add.w	r9, r5, #1
 800252e:	f103 0208 	add.w	r2, r3, #8
 8002532:	9b05      	ldr	r3, [sp, #20]
 8002534:	f8cd 9090 	str.w	r9, [sp, #144]	; 0x90
 8002538:	441c      	add	r4, r3
 800253a:	f1b9 0f07 	cmp.w	r9, #7
 800253e:	9425      	str	r4, [sp, #148]	; 0x94
 8002540:	e9c6 7300 	strd	r7, r3, [r6]
 8002544:	f73f af4c 	bgt.w	80023e0 <_svfprintf_r+0xe80>
 8002548:	f109 0901 	add.w	r9, r9, #1
 800254c:	f102 0a08 	add.w	sl, r2, #8
 8002550:	4616      	mov	r6, r2
 8002552:	e510      	b.n	8001f76 <_svfprintf_r+0xa16>
 8002554:	461c      	mov	r4, r3
 8002556:	3201      	adds	r2, #1
 8002558:	442c      	add	r4, r5
 800255a:	2a07      	cmp	r2, #7
 800255c:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8002560:	e9ca 7500 	strd	r7, r5, [sl]
 8002564:	f300 8127 	bgt.w	80027b6 <_svfprintf_r+0x1256>
 8002568:	f10a 0a08 	add.w	sl, sl, #8
 800256c:	e57f      	b.n	800206e <_svfprintf_r+0xb0e>
 800256e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002570:	9405      	str	r4, [sp, #20]
 8002572:	f7fe ff85 	bl	8001480 <strlen>
 8002576:	9703      	str	r7, [sp, #12]
 8002578:	e9cd 050a 	strd	r0, r5, [sp, #40]	; 0x28
 800257c:	4603      	mov	r3, r0
 800257e:	f7ff b950 	b.w	8001822 <_svfprintf_r+0x2c2>
 8002582:	9a03      	ldr	r2, [sp, #12]
 8002584:	07d5      	lsls	r5, r2, #31
 8002586:	f57f aa98 	bpl.w	8001aba <_svfprintf_r+0x55a>
 800258a:	e485      	b.n	8001e98 <_svfprintf_r+0x938>
 800258c:	2b00      	cmp	r3, #0
 800258e:	bf08      	it	eq
 8002590:	2301      	moveq	r3, #1
 8002592:	9305      	str	r3, [sp, #20]
 8002594:	e68f      	b.n	80022b6 <_svfprintf_r+0xd56>
 8002596:	9b05      	ldr	r3, [sp, #20]
 8002598:	9809      	ldr	r0, [sp, #36]	; 0x24
 800259a:	1c5d      	adds	r5, r3, #1
 800259c:	a921      	add	r1, sp, #132	; 0x84
 800259e:	ab1e      	add	r3, sp, #120	; 0x78
 80025a0:	e9cd 3100 	strd	r3, r1, [sp]
 80025a4:	462a      	mov	r2, r5
 80025a6:	ab1d      	add	r3, sp, #116	; 0x74
 80025a8:	2102      	movs	r1, #2
 80025aa:	ed9d 0b18 	vldr	d0, [sp, #96]	; 0x60
 80025ae:	f000 fa91 	bl	8002ad4 <_dtoa_r>
 80025b2:	900d      	str	r0, [sp, #52]	; 0x34
 80025b4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80025b8:	f040 81c3 	bne.w	8002942 <_svfprintf_r+0x13e2>
 80025bc:	07fb      	lsls	r3, r7, #31
 80025be:	f140 81b9 	bpl.w	8002934 <_svfprintf_r+0x13d4>
 80025c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80025c4:	f1b9 0f46 	cmp.w	r9, #70	; 0x46
 80025c8:	eb03 0405 	add.w	r4, r3, r5
 80025cc:	f47f aea2 	bne.w	8002314 <_svfprintf_r+0xdb4>
 80025d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b30      	cmp	r3, #48	; 0x30
 80025d6:	f000 815a 	beq.w	800288e <_svfprintf_r+0x132e>
 80025da:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80025dc:	442c      	add	r4, r5
 80025de:	e699      	b.n	8002314 <_svfprintf_r+0xdb4>
 80025e0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80025e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80025e4:	920e      	str	r2, [sp, #56]	; 0x38
 80025e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80025e8:	2e47      	cmp	r6, #71	; 0x47
 80025ea:	eba3 0302 	sub.w	r3, r3, r2
 80025ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80025f0:	d107      	bne.n	8002602 <_svfprintf_r+0x10a2>
 80025f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025f4:	1cda      	adds	r2, r3, #3
 80025f6:	db02      	blt.n	80025fe <_svfprintf_r+0x109e>
 80025f8:	9a05      	ldr	r2, [sp, #20]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	da33      	bge.n	8002666 <_svfprintf_r+0x1106>
 80025fe:	f1a9 0902 	sub.w	r9, r9, #2
 8002602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002604:	f88d 907c 	strb.w	r9, [sp, #124]	; 0x7c
 8002608:	3b01      	subs	r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	931d      	str	r3, [sp, #116]	; 0x74
 800260e:	bfbd      	ittte	lt
 8002610:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8002612:	f1c3 0301 	rsblt	r3, r3, #1
 8002616:	222d      	movlt	r2, #45	; 0x2d
 8002618:	222b      	movge	r2, #43	; 0x2b
 800261a:	2b09      	cmp	r3, #9
 800261c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 8002620:	f300 8101 	bgt.w	8002826 <_svfprintf_r+0x12c6>
 8002624:	3330      	adds	r3, #48	; 0x30
 8002626:	2230      	movs	r2, #48	; 0x30
 8002628:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800262c:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
 8002630:	ab20      	add	r3, sp, #128	; 0x80
 8002632:	aa1f      	add	r2, sp, #124	; 0x7c
 8002634:	1a9b      	subs	r3, r3, r2
 8002636:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002638:	9315      	str	r3, [sp, #84]	; 0x54
 800263a:	2a01      	cmp	r2, #1
 800263c:	4413      	add	r3, r2
 800263e:	930a      	str	r3, [sp, #40]	; 0x28
 8002640:	f340 8149 	ble.w	80028d6 <_svfprintf_r+0x1376>
 8002644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002646:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8002648:	4413      	add	r3, r2
 800264a:	930a      	str	r3, [sp, #40]	; 0x28
 800264c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002650:	9304      	str	r3, [sp, #16]
 8002652:	2300      	movs	r3, #0
 8002654:	930e      	str	r3, [sp, #56]	; 0x38
 8002656:	e681      	b.n	800235c <_svfprintf_r+0xdfc>
 8002658:	262d      	movs	r6, #45	; 0x2d
 800265a:	2300      	movs	r3, #0
 800265c:	f88d 606f 	strb.w	r6, [sp, #111]	; 0x6f
 8002660:	9305      	str	r3, [sp, #20]
 8002662:	f7ff b8e7 	b.w	8001834 <_svfprintf_r+0x2d4>
 8002666:	e9dd 310e 	ldrd	r3, r1, [sp, #56]	; 0x38
 800266a:	428b      	cmp	r3, r1
 800266c:	f2c0 8080 	blt.w	8002770 <_svfprintf_r+0x1210>
 8002670:	07f8      	lsls	r0, r7, #31
 8002672:	f140 8105 	bpl.w	8002880 <_svfprintf_r+0x1320>
 8002676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002678:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800267a:	4413      	add	r3, r2
 800267c:	930a      	str	r3, [sp, #40]	; 0x28
 800267e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002682:	9304      	str	r3, [sp, #16]
 8002684:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002688:	e668      	b.n	800235c <_svfprintf_r+0xdfc>
 800268a:	aa23      	add	r2, sp, #140	; 0x8c
 800268c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8002690:	f002 f8d8 	bl	8004844 <__ssprint_r>
 8002694:	2800      	cmp	r0, #0
 8002696:	f47f a830 	bne.w	80016fa <_svfprintf_r+0x19a>
 800269a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800269c:	46c2      	mov	sl, r8
 800269e:	e4de      	b.n	800205e <_svfprintf_r+0xafe>
 80026a0:	262d      	movs	r6, #45	; 0x2d
 80026a2:	f88d 606f 	strb.w	r6, [sp, #111]	; 0x6f
 80026a6:	f7ff bad7 	b.w	8001c58 <_svfprintf_r+0x6f8>
 80026aa:	aa23      	add	r2, sp, #140	; 0x8c
 80026ac:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80026b0:	f002 f8c8 	bl	8004844 <__ssprint_r>
 80026b4:	2800      	cmp	r0, #0
 80026b6:	f47f a820 	bne.w	80016fa <_svfprintf_r+0x19a>
 80026ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80026bc:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80026be:	46c2      	mov	sl, r8
 80026c0:	e4de      	b.n	8002080 <_svfprintf_r+0xb20>
 80026c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80026c4:	42a3      	cmp	r3, r4
 80026c6:	f4bf ae2f 	bcs.w	8002328 <_svfprintf_r+0xdc8>
 80026ca:	2130      	movs	r1, #48	; 0x30
 80026cc:	1c5a      	adds	r2, r3, #1
 80026ce:	9221      	str	r2, [sp, #132]	; 0x84
 80026d0:	7019      	strb	r1, [r3, #0]
 80026d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80026d4:	429c      	cmp	r4, r3
 80026d6:	d8f9      	bhi.n	80026cc <_svfprintf_r+0x116c>
 80026d8:	e626      	b.n	8002328 <_svfprintf_r+0xdc8>
 80026da:	e9dd 1210 	ldrd	r1, r2, [sp, #64]	; 0x40
 80026de:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 80026e2:	9319      	str	r3, [sp, #100]	; 0x64
 80026e4:	232d      	movs	r3, #45	; 0x2d
 80026e6:	9118      	str	r1, [sp, #96]	; 0x60
 80026e8:	930c      	str	r3, [sp, #48]	; 0x30
 80026ea:	e5f1      	b.n	80022d0 <_svfprintf_r+0xd70>
 80026ec:	2300      	movs	r3, #0
 80026ee:	9305      	str	r3, [sp, #20]
 80026f0:	f7fe bf94 	b.w	800161c <_svfprintf_r+0xbc>
 80026f4:	aa23      	add	r2, sp, #140	; 0x8c
 80026f6:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80026fa:	f002 f8a3 	bl	8004844 <__ssprint_r>
 80026fe:	2800      	cmp	r0, #0
 8002700:	f47e affb 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002704:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002708:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	46c2      	mov	sl, r8
 800270e:	e4d0      	b.n	80020b2 <_svfprintf_r+0xb52>
 8002710:	0801749c 	.word	0x0801749c
 8002714:	08017690 	.word	0x08017690
 8002718:	9d05      	ldr	r5, [sp, #20]
 800271a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800271c:	aa21      	add	r2, sp, #132	; 0x84
 800271e:	ab1e      	add	r3, sp, #120	; 0x78
 8002720:	e9cd 3200 	strd	r3, r2, [sp]
 8002724:	2103      	movs	r1, #3
 8002726:	ab1d      	add	r3, sp, #116	; 0x74
 8002728:	462a      	mov	r2, r5
 800272a:	ed9d 0b18 	vldr	d0, [sp, #96]	; 0x60
 800272e:	f000 f9d1 	bl	8002ad4 <_dtoa_r>
 8002732:	900d      	str	r0, [sp, #52]	; 0x34
 8002734:	1944      	adds	r4, r0, r5
 8002736:	e74b      	b.n	80025d0 <_svfprintf_r+0x1070>
 8002738:	2306      	movs	r3, #6
 800273a:	9305      	str	r3, [sp, #20]
 800273c:	e5bb      	b.n	80022b6 <_svfprintf_r+0xd56>
 800273e:	9b05      	ldr	r3, [sp, #20]
 8002740:	9304      	str	r3, [sp, #16]
 8002742:	930a      	str	r3, [sp, #40]	; 0x28
 8002744:	9005      	str	r0, [sp, #20]
 8002746:	950b      	str	r5, [sp, #44]	; 0x2c
 8002748:	9703      	str	r7, [sp, #12]
 800274a:	900e      	str	r0, [sp, #56]	; 0x38
 800274c:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 8002750:	f7ff b86d 	b.w	800182e <_svfprintf_r+0x2ce>
 8002754:	aa23      	add	r2, sp, #140	; 0x8c
 8002756:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 800275a:	f002 f873 	bl	8004844 <__ssprint_r>
 800275e:	2800      	cmp	r0, #0
 8002760:	f47e afcb 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002764:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002766:	e9dd 2424 	ldrd	r2, r4, [sp, #144]	; 0x90
 800276a:	46c2      	mov	sl, r8
 800276c:	f7ff bba4 	b.w	8001eb8 <_svfprintf_r+0x958>
 8002770:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8002772:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002774:	4413      	add	r3, r2
 8002776:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002778:	930a      	str	r3, [sp, #40]	; 0x28
 800277a:	2a00      	cmp	r2, #0
 800277c:	dc06      	bgt.n	800278c <_svfprintf_r+0x122c>
 800277e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002782:	f1c3 0301 	rsb	r3, r3, #1
 8002786:	441a      	add	r2, r3
 8002788:	4613      	mov	r3, r2
 800278a:	920a      	str	r2, [sp, #40]	; 0x28
 800278c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002790:	9304      	str	r3, [sp, #16]
 8002792:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002796:	e5e1      	b.n	800235c <_svfprintf_r+0xdfc>
 8002798:	9d05      	ldr	r5, [sp, #20]
 800279a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800279c:	aa21      	add	r2, sp, #132	; 0x84
 800279e:	ab1e      	add	r3, sp, #120	; 0x78
 80027a0:	e9cd 3200 	strd	r3, r2, [sp]
 80027a4:	2103      	movs	r1, #3
 80027a6:	ab1d      	add	r3, sp, #116	; 0x74
 80027a8:	462a      	mov	r2, r5
 80027aa:	ed9d 0b18 	vldr	d0, [sp, #96]	; 0x60
 80027ae:	f000 f991 	bl	8002ad4 <_dtoa_r>
 80027b2:	900d      	str	r0, [sp, #52]	; 0x34
 80027b4:	e705      	b.n	80025c2 <_svfprintf_r+0x1062>
 80027b6:	aa23      	add	r2, sp, #140	; 0x8c
 80027b8:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 80027bc:	f002 f842 	bl	8004844 <__ssprint_r>
 80027c0:	2800      	cmp	r0, #0
 80027c2:	f47e af9a 	bne.w	80016fa <_svfprintf_r+0x19a>
 80027c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80027c8:	46c2      	mov	sl, r8
 80027ca:	e450      	b.n	800206e <_svfprintf_r+0xb0e>
 80027cc:	425d      	negs	r5, r3
 80027ce:	3310      	adds	r3, #16
 80027d0:	4f72      	ldr	r7, [pc, #456]	; (800299c <_svfprintf_r+0x143c>)
 80027d2:	da1c      	bge.n	800280e <_svfprintf_r+0x12ae>
 80027d4:	2610      	movs	r6, #16
 80027d6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80027da:	e004      	b.n	80027e6 <_svfprintf_r+0x1286>
 80027dc:	f10a 0a08 	add.w	sl, sl, #8
 80027e0:	3d10      	subs	r5, #16
 80027e2:	2d10      	cmp	r5, #16
 80027e4:	dd13      	ble.n	800280e <_svfprintf_r+0x12ae>
 80027e6:	3201      	adds	r2, #1
 80027e8:	3410      	adds	r4, #16
 80027ea:	2a07      	cmp	r2, #7
 80027ec:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 80027f0:	e9ca 7600 	strd	r7, r6, [sl]
 80027f4:	ddf2      	ble.n	80027dc <_svfprintf_r+0x127c>
 80027f6:	aa23      	add	r2, sp, #140	; 0x8c
 80027f8:	9908      	ldr	r1, [sp, #32]
 80027fa:	4648      	mov	r0, r9
 80027fc:	f002 f822 	bl	8004844 <__ssprint_r>
 8002800:	2800      	cmp	r0, #0
 8002802:	f47e af7a 	bne.w	80016fa <_svfprintf_r+0x19a>
 8002806:	e9dd 2424 	ldrd	r2, r4, [sp, #144]	; 0x90
 800280a:	46c2      	mov	sl, r8
 800280c:	e7e8      	b.n	80027e0 <_svfprintf_r+0x1280>
 800280e:	3201      	adds	r2, #1
 8002810:	442c      	add	r4, r5
 8002812:	2a07      	cmp	r2, #7
 8002814:	e9cd 2424 	strd	r2, r4, [sp, #144]	; 0x90
 8002818:	e9ca 7500 	strd	r7, r5, [sl]
 800281c:	dc7d      	bgt.n	800291a <_svfprintf_r+0x13ba>
 800281e:	f10a 0a08 	add.w	sl, sl, #8
 8002822:	f7ff bb4c 	b.w	8001ebe <_svfprintf_r+0x95e>
 8002826:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
 800282a:	4620      	mov	r0, r4
 800282c:	4d5c      	ldr	r5, [pc, #368]	; (80029a0 <_svfprintf_r+0x1440>)
 800282e:	e000      	b.n	8002832 <_svfprintf_r+0x12d2>
 8002830:	4610      	mov	r0, r2
 8002832:	fba5 1203 	umull	r1, r2, r5, r3
 8002836:	08d2      	lsrs	r2, r2, #3
 8002838:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800283c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8002840:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002844:	4613      	mov	r3, r2
 8002846:	2b09      	cmp	r3, #9
 8002848:	f800 1c01 	strb.w	r1, [r0, #-1]
 800284c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8002850:	dcee      	bgt.n	8002830 <_svfprintf_r+0x12d0>
 8002852:	3330      	adds	r3, #48	; 0x30
 8002854:	3802      	subs	r0, #2
 8002856:	b2d9      	uxtb	r1, r3
 8002858:	4284      	cmp	r4, r0
 800285a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800285e:	d973      	bls.n	8002948 <_svfprintf_r+0x13e8>
 8002860:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
 8002864:	4613      	mov	r3, r2
 8002866:	e001      	b.n	800286c <_svfprintf_r+0x130c>
 8002868:	f813 1b01 	ldrb.w	r1, [r3], #1
 800286c:	f800 1b01 	strb.w	r1, [r0], #1
 8002870:	429c      	cmp	r4, r3
 8002872:	d1f9      	bne.n	8002868 <_svfprintf_r+0x1308>
 8002874:	ab23      	add	r3, sp, #140	; 0x8c
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 800287c:	4413      	add	r3, r2
 800287e:	e6d8      	b.n	8002632 <_svfprintf_r+0x10d2>
 8002880:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8002884:	9204      	str	r2, [sp, #16]
 8002886:	930a      	str	r3, [sp, #40]	; 0x28
 8002888:	f04f 0967 	mov.w	r9, #103	; 0x67
 800288c:	e566      	b.n	800235c <_svfprintf_r+0xdfc>
 800288e:	2200      	movs	r2, #0
 8002890:	2300      	movs	r3, #0
 8002892:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8002896:	f7fe fa7d 	bl	8000d94 <__aeabi_dcmpeq>
 800289a:	2800      	cmp	r0, #0
 800289c:	f47f ae9d 	bne.w	80025da <_svfprintf_r+0x107a>
 80028a0:	f1c5 0501 	rsb	r5, r5, #1
 80028a4:	951d      	str	r5, [sp, #116]	; 0x74
 80028a6:	442c      	add	r4, r5
 80028a8:	e534      	b.n	8002314 <_svfprintf_r+0xdb4>
 80028aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80028ac:	4a3d      	ldr	r2, [pc, #244]	; (80029a4 <_svfprintf_r+0x1444>)
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	bfb6      	itet	lt
 80028b2:	262d      	movlt	r6, #45	; 0x2d
 80028b4:	f89d 606f 	ldrbge.w	r6, [sp, #111]	; 0x6f
 80028b8:	f88d 606f 	strblt.w	r6, [sp, #111]	; 0x6f
 80028bc:	4b3a      	ldr	r3, [pc, #232]	; (80029a8 <_svfprintf_r+0x1448>)
 80028be:	f7ff b9cd 	b.w	8001c5c <_svfprintf_r+0x6fc>
 80028c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80028c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80028c6:	4413      	add	r3, r2
 80028c8:	9a05      	ldr	r2, [sp, #20]
 80028ca:	441a      	add	r2, r3
 80028cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80028d0:	920a      	str	r2, [sp, #40]	; 0x28
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	e542      	b.n	800235c <_svfprintf_r+0xdfc>
 80028d6:	f017 0301 	ands.w	r3, r7, #1
 80028da:	930e      	str	r3, [sp, #56]	; 0x38
 80028dc:	f47f aeb2 	bne.w	8002644 <_svfprintf_r+0x10e4>
 80028e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028e2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80028e6:	9304      	str	r3, [sp, #16]
 80028e8:	e538      	b.n	800235c <_svfprintf_r+0xdfc>
 80028ea:	b93b      	cbnz	r3, 80028fc <_svfprintf_r+0x139c>
 80028ec:	07fc      	lsls	r4, r7, #31
 80028ee:	d405      	bmi.n	80028fc <_svfprintf_r+0x139c>
 80028f0:	2301      	movs	r3, #1
 80028f2:	9304      	str	r3, [sp, #16]
 80028f4:	930a      	str	r3, [sp, #40]	; 0x28
 80028f6:	e531      	b.n	800235c <_svfprintf_r+0xdfc>
 80028f8:	4652      	mov	r2, sl
 80028fa:	e61a      	b.n	8002532 <_svfprintf_r+0xfd2>
 80028fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80028fe:	3301      	adds	r3, #1
 8002900:	e7e2      	b.n	80028c8 <_svfprintf_r+0x1368>
 8002902:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002904:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8002908:	682c      	ldr	r4, [r5, #0]
 800290a:	4683      	mov	fp, r0
 800290c:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8002910:	1d28      	adds	r0, r5, #4
 8002912:	9405      	str	r4, [sp, #20]
 8002914:	900b      	str	r0, [sp, #44]	; 0x2c
 8002916:	f7fe be7e 	b.w	8001616 <_svfprintf_r+0xb6>
 800291a:	aa23      	add	r2, sp, #140	; 0x8c
 800291c:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
 8002920:	f001 ff90 	bl	8004844 <__ssprint_r>
 8002924:	2800      	cmp	r0, #0
 8002926:	f47e aee8 	bne.w	80016fa <_svfprintf_r+0x19a>
 800292a:	e9dd 2424 	ldrd	r2, r4, [sp, #144]	; 0x90
 800292e:	46c2      	mov	sl, r8
 8002930:	f7ff bac5 	b.w	8001ebe <_svfprintf_r+0x95e>
 8002934:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8002936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002938:	920e      	str	r2, [sp, #56]	; 0x38
 800293a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800293c:	1a9b      	subs	r3, r3, r2
 800293e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002940:	e657      	b.n	80025f2 <_svfprintf_r+0x1092>
 8002942:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002944:	195c      	adds	r4, r3, r5
 8002946:	e4e5      	b.n	8002314 <_svfprintf_r+0xdb4>
 8002948:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
 800294c:	e671      	b.n	8002632 <_svfprintf_r+0x10d2>
 800294e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8002952:	f7fe bf9b 	b.w	800188c <_svfprintf_r+0x32c>
 8002956:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002958:	230c      	movs	r3, #12
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002960:	9306      	str	r3, [sp, #24]
 8002962:	f7fe bed3 	b.w	800170c <_svfprintf_r+0x1ac>
 8002966:	9d05      	ldr	r5, [sp, #20]
 8002968:	e624      	b.n	80025b4 <_svfprintf_r+0x1054>
 800296a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800296e:	f7ff b8eb 	b.w	8001b48 <_svfprintf_r+0x5e8>
 8002972:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8002976:	f7ff b93e 	b.w	8001bf6 <_svfprintf_r+0x696>
 800297a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800297e:	f7ff b98e 	b.w	8001c9e <_svfprintf_r+0x73e>
 8002982:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8002986:	f7ff b9c6 	b.w	8001d16 <_svfprintf_r+0x7b6>
 800298a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800298e:	f7fe bf58 	b.w	8001842 <_svfprintf_r+0x2e2>
 8002992:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8002996:	f7ff b915 	b.w	8001bc4 <_svfprintf_r+0x664>
 800299a:	bf00      	nop
 800299c:	0800abf8 	.word	0x0800abf8
 80029a0:	cccccccd 	.word	0xcccccccd
 80029a4:	0801aa9c 	.word	0x0801aa9c
 80029a8:	0801aa98 	.word	0x0801aa98
 80029ac:	00000000 	.word	0x00000000

080029b0 <quorem>:
 80029b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029b4:	6903      	ldr	r3, [r0, #16]
 80029b6:	690f      	ldr	r7, [r1, #16]
 80029b8:	42bb      	cmp	r3, r7
 80029ba:	b083      	sub	sp, #12
 80029bc:	f2c0 8086 	blt.w	8002acc <quorem+0x11c>
 80029c0:	3f01      	subs	r7, #1
 80029c2:	f101 0914 	add.w	r9, r1, #20
 80029c6:	f100 0a14 	add.w	sl, r0, #20
 80029ca:	f859 2027 	ldr.w	r2, [r9, r7, lsl #2]
 80029ce:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
 80029d2:	00bc      	lsls	r4, r7, #2
 80029d4:	3201      	adds	r2, #1
 80029d6:	fbb3 f8f2 	udiv	r8, r3, r2
 80029da:	eb0a 0304 	add.w	r3, sl, r4
 80029de:	9400      	str	r4, [sp, #0]
 80029e0:	eb09 0b04 	add.w	fp, r9, r4
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	f1b8 0f00 	cmp.w	r8, #0
 80029ea:	d038      	beq.n	8002a5e <quorem+0xae>
 80029ec:	2500      	movs	r5, #0
 80029ee:	462e      	mov	r6, r5
 80029f0:	46ce      	mov	lr, r9
 80029f2:	46d4      	mov	ip, sl
 80029f4:	f85e 4b04 	ldr.w	r4, [lr], #4
 80029f8:	f8dc 3000 	ldr.w	r3, [ip]
 80029fc:	b2a2      	uxth	r2, r4
 80029fe:	fb08 5502 	mla	r5, r8, r2, r5
 8002a02:	0c22      	lsrs	r2, r4, #16
 8002a04:	0c2c      	lsrs	r4, r5, #16
 8002a06:	fb08 4202 	mla	r2, r8, r2, r4
 8002a0a:	b2ad      	uxth	r5, r5
 8002a0c:	1b75      	subs	r5, r6, r5
 8002a0e:	b296      	uxth	r6, r2
 8002a10:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
 8002a14:	fa15 f383 	uxtah	r3, r5, r3
 8002a18:	eb06 4623 	add.w	r6, r6, r3, asr #16
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8002a22:	45f3      	cmp	fp, lr
 8002a24:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8002a28:	f84c 3b04 	str.w	r3, [ip], #4
 8002a2c:	ea4f 4626 	mov.w	r6, r6, asr #16
 8002a30:	d2e0      	bcs.n	80029f4 <quorem+0x44>
 8002a32:	9b00      	ldr	r3, [sp, #0]
 8002a34:	f85a 3003 	ldr.w	r3, [sl, r3]
 8002a38:	b98b      	cbnz	r3, 8002a5e <quorem+0xae>
 8002a3a:	9a01      	ldr	r2, [sp, #4]
 8002a3c:	1f13      	subs	r3, r2, #4
 8002a3e:	459a      	cmp	sl, r3
 8002a40:	d20c      	bcs.n	8002a5c <quorem+0xac>
 8002a42:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8002a46:	b94b      	cbnz	r3, 8002a5c <quorem+0xac>
 8002a48:	f1a2 0308 	sub.w	r3, r2, #8
 8002a4c:	e002      	b.n	8002a54 <quorem+0xa4>
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	3b04      	subs	r3, #4
 8002a52:	b91a      	cbnz	r2, 8002a5c <quorem+0xac>
 8002a54:	459a      	cmp	sl, r3
 8002a56:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 8002a5a:	d3f8      	bcc.n	8002a4e <quorem+0x9e>
 8002a5c:	6107      	str	r7, [r0, #16]
 8002a5e:	4604      	mov	r4, r0
 8002a60:	f001 fcd4 	bl	800440c <__mcmp>
 8002a64:	2800      	cmp	r0, #0
 8002a66:	db2d      	blt.n	8002ac4 <quorem+0x114>
 8002a68:	f108 0801 	add.w	r8, r8, #1
 8002a6c:	4655      	mov	r5, sl
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f859 1b04 	ldr.w	r1, [r9], #4
 8002a74:	6828      	ldr	r0, [r5, #0]
 8002a76:	b28a      	uxth	r2, r1
 8002a78:	1a9a      	subs	r2, r3, r2
 8002a7a:	0c0b      	lsrs	r3, r1, #16
 8002a7c:	fa12 f280 	uxtah	r2, r2, r0
 8002a80:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
 8002a84:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8002a88:	b292      	uxth	r2, r2
 8002a8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002a8e:	45cb      	cmp	fp, r9
 8002a90:	f845 2b04 	str.w	r2, [r5], #4
 8002a94:	ea4f 4323 	mov.w	r3, r3, asr #16
 8002a98:	d2ea      	bcs.n	8002a70 <quorem+0xc0>
 8002a9a:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
 8002a9e:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
 8002aa2:	b97a      	cbnz	r2, 8002ac4 <quorem+0x114>
 8002aa4:	1f1a      	subs	r2, r3, #4
 8002aa6:	4592      	cmp	sl, r2
 8002aa8:	d20b      	bcs.n	8002ac2 <quorem+0x112>
 8002aaa:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8002aae:	b942      	cbnz	r2, 8002ac2 <quorem+0x112>
 8002ab0:	3b08      	subs	r3, #8
 8002ab2:	e002      	b.n	8002aba <quorem+0x10a>
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	3b04      	subs	r3, #4
 8002ab8:	b91a      	cbnz	r2, 8002ac2 <quorem+0x112>
 8002aba:	459a      	cmp	sl, r3
 8002abc:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 8002ac0:	d3f8      	bcc.n	8002ab4 <quorem+0x104>
 8002ac2:	6127      	str	r7, [r4, #16]
 8002ac4:	4640      	mov	r0, r8
 8002ac6:	b003      	add	sp, #12
 8002ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002acc:	2000      	movs	r0, #0
 8002ace:	b003      	add	sp, #12
 8002ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002ad4 <_dtoa_r>:
 8002ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ad8:	ec55 4b10 	vmov	r4, r5, d0
 8002adc:	b09b      	sub	sp, #108	; 0x6c
 8002ade:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8002ae0:	9102      	str	r1, [sp, #8]
 8002ae2:	4681      	mov	r9, r0
 8002ae4:	9207      	str	r2, [sp, #28]
 8002ae6:	9305      	str	r3, [sp, #20]
 8002ae8:	e9cd 4500 	strd	r4, r5, [sp]
 8002aec:	b156      	cbz	r6, 8002b04 <_dtoa_r+0x30>
 8002aee:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002af0:	6072      	str	r2, [r6, #4]
 8002af2:	2301      	movs	r3, #1
 8002af4:	4093      	lsls	r3, r2
 8002af6:	60b3      	str	r3, [r6, #8]
 8002af8:	4631      	mov	r1, r6
 8002afa:	f001 fa4b 	bl	8003f94 <_Bfree>
 8002afe:	2300      	movs	r3, #0
 8002b00:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8002b04:	f1b5 0800 	subs.w	r8, r5, #0
 8002b08:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002b0a:	bfb4      	ite	lt
 8002b0c:	2301      	movlt	r3, #1
 8002b0e:	2300      	movge	r3, #0
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	4b77      	ldr	r3, [pc, #476]	; (8002cf0 <_dtoa_r+0x21c>)
 8002b14:	bfbc      	itt	lt
 8002b16:	f028 4800 	biclt.w	r8, r8, #2147483648	; 0x80000000
 8002b1a:	f8cd 8004 	strlt.w	r8, [sp, #4]
 8002b1e:	ea33 0308 	bics.w	r3, r3, r8
 8002b22:	f000 80a6 	beq.w	8002c72 <_dtoa_r+0x19e>
 8002b26:	e9dd 6700 	ldrd	r6, r7, [sp]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	4630      	mov	r0, r6
 8002b30:	4639      	mov	r1, r7
 8002b32:	f7fe f92f 	bl	8000d94 <__aeabi_dcmpeq>
 8002b36:	4605      	mov	r5, r0
 8002b38:	b178      	cbz	r0, 8002b5a <_dtoa_r+0x86>
 8002b3a:	9a05      	ldr	r2, [sp, #20]
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 80c0 	beq.w	8002cc8 <_dtoa_r+0x1f4>
 8002b48:	4b6a      	ldr	r3, [pc, #424]	; (8002cf4 <_dtoa_r+0x220>)
 8002b4a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002b4c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4658      	mov	r0, fp
 8002b54:	b01b      	add	sp, #108	; 0x6c
 8002b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b5a:	aa18      	add	r2, sp, #96	; 0x60
 8002b5c:	a919      	add	r1, sp, #100	; 0x64
 8002b5e:	ec47 6b10 	vmov	d0, r6, r7
 8002b62:	4648      	mov	r0, r9
 8002b64:	f001 fd6c 	bl	8004640 <__d2b>
 8002b68:	ea5f 5418 	movs.w	r4, r8, lsr #20
 8002b6c:	4682      	mov	sl, r0
 8002b6e:	f040 80a0 	bne.w	8002cb2 <_dtoa_r+0x1de>
 8002b72:	e9dd 5418 	ldrd	r5, r4, [sp, #96]	; 0x60
 8002b76:	442c      	add	r4, r5
 8002b78:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8002b7c:	2b20      	cmp	r3, #32
 8002b7e:	f340 842e 	ble.w	80033de <_dtoa_r+0x90a>
 8002b82:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002b86:	fa08 f803 	lsl.w	r8, r8, r3
 8002b8a:	9b00      	ldr	r3, [sp, #0]
 8002b8c:	f204 4012 	addw	r0, r4, #1042	; 0x412
 8002b90:	fa23 f000 	lsr.w	r0, r3, r0
 8002b94:	ea48 0000 	orr.w	r0, r8, r0
 8002b98:	f7fd fe1e 	bl	80007d8 <__aeabi_ui2d>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	4606      	mov	r6, r0
 8002ba0:	3c01      	subs	r4, #1
 8002ba2:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8002ba6:	930f      	str	r3, [sp, #60]	; 0x3c
 8002ba8:	4630      	mov	r0, r6
 8002baa:	4639      	mov	r1, r7
 8002bac:	2200      	movs	r2, #0
 8002bae:	4b52      	ldr	r3, [pc, #328]	; (8002cf8 <_dtoa_r+0x224>)
 8002bb0:	f7fd fcd4 	bl	800055c <__aeabi_dsub>
 8002bb4:	a348      	add	r3, pc, #288	; (adr r3, 8002cd8 <_dtoa_r+0x204>)
 8002bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bba:	f7fd fe83 	bl	80008c4 <__aeabi_dmul>
 8002bbe:	a348      	add	r3, pc, #288	; (adr r3, 8002ce0 <_dtoa_r+0x20c>)
 8002bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc4:	f7fd fccc 	bl	8000560 <__adddf3>
 8002bc8:	4606      	mov	r6, r0
 8002bca:	4620      	mov	r0, r4
 8002bcc:	460f      	mov	r7, r1
 8002bce:	f7fd fe13 	bl	80007f8 <__aeabi_i2d>
 8002bd2:	a345      	add	r3, pc, #276	; (adr r3, 8002ce8 <_dtoa_r+0x214>)
 8002bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd8:	f7fd fe74 	bl	80008c4 <__aeabi_dmul>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	4630      	mov	r0, r6
 8002be2:	4639      	mov	r1, r7
 8002be4:	f7fd fcbc 	bl	8000560 <__adddf3>
 8002be8:	4606      	mov	r6, r0
 8002bea:	460f      	mov	r7, r1
 8002bec:	f7fe f91a 	bl	8000e24 <__aeabi_d2iz>
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	9006      	str	r0, [sp, #24]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	4639      	mov	r1, r7
 8002bfa:	f7fe f8d5 	bl	8000da8 <__aeabi_dcmplt>
 8002bfe:	2800      	cmp	r0, #0
 8002c00:	f040 8275 	bne.w	80030ee <_dtoa_r+0x61a>
 8002c04:	9e06      	ldr	r6, [sp, #24]
 8002c06:	2e16      	cmp	r6, #22
 8002c08:	f200 825f 	bhi.w	80030ca <_dtoa_r+0x5f6>
 8002c0c:	4b3b      	ldr	r3, [pc, #236]	; (8002cfc <_dtoa_r+0x228>)
 8002c0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002c12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002c1a:	f7fe f8e3 	bl	8000de4 <__aeabi_dcmpgt>
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	f000 83d9 	beq.w	80033d6 <_dtoa_r+0x902>
 8002c24:	1e73      	subs	r3, r6, #1
 8002c26:	9306      	str	r3, [sp, #24]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	930d      	str	r3, [sp, #52]	; 0x34
 8002c2c:	1b2c      	subs	r4, r5, r4
 8002c2e:	f1b4 0801 	subs.w	r8, r4, #1
 8002c32:	f100 8256 	bmi.w	80030e2 <_dtoa_r+0x60e>
 8002c36:	2300      	movs	r3, #0
 8002c38:	9308      	str	r3, [sp, #32]
 8002c3a:	9b06      	ldr	r3, [sp, #24]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f2c0 8247 	blt.w	80030d0 <_dtoa_r+0x5fc>
 8002c42:	4498      	add	r8, r3
 8002c44:	930c      	str	r3, [sp, #48]	; 0x30
 8002c46:	2300      	movs	r3, #0
 8002c48:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c4a:	9b02      	ldr	r3, [sp, #8]
 8002c4c:	2b09      	cmp	r3, #9
 8002c4e:	d85d      	bhi.n	8002d0c <_dtoa_r+0x238>
 8002c50:	2b05      	cmp	r3, #5
 8002c52:	f340 83c2 	ble.w	80033da <_dtoa_r+0x906>
 8002c56:	3b04      	subs	r3, #4
 8002c58:	9302      	str	r3, [sp, #8]
 8002c5a:	2500      	movs	r5, #0
 8002c5c:	9b02      	ldr	r3, [sp, #8]
 8002c5e:	3b02      	subs	r3, #2
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	f200 849a 	bhi.w	800359a <_dtoa_r+0xac6>
 8002c66:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002c6a:	03e1      	.short	0x03e1
 8002c6c:	03ea03c1 	.word	0x03ea03c1
 8002c70:	04f7      	.short	0x04f7
 8002c72:	9a05      	ldr	r2, [sp, #20]
 8002c74:	f242 730f 	movw	r3, #9999	; 0x270f
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	9b00      	ldr	r3, [sp, #0]
 8002c7c:	b983      	cbnz	r3, 8002ca0 <_dtoa_r+0x1cc>
 8002c7e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8002c82:	b96b      	cbnz	r3, 8002ca0 <_dtoa_r+0x1cc>
 8002c84:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002c86:	f8df b078 	ldr.w	fp, [pc, #120]	; 8002d00 <_dtoa_r+0x22c>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f43f af61 	beq.w	8002b52 <_dtoa_r+0x7e>
 8002c90:	f10b 0308 	add.w	r3, fp, #8
 8002c94:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c96:	4658      	mov	r0, fp
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	b01b      	add	sp, #108	; 0x6c
 8002c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ca0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002ca2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8002d04 <_dtoa_r+0x230>
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f43f af53 	beq.w	8002b52 <_dtoa_r+0x7e>
 8002cac:	f10b 0303 	add.w	r3, fp, #3
 8002cb0:	e7f0      	b.n	8002c94 <_dtoa_r+0x1c0>
 8002cb2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002cb6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8002cba:	950f      	str	r5, [sp, #60]	; 0x3c
 8002cbc:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002cc0:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8002cc4:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8002cc6:	e76f      	b.n	8002ba8 <_dtoa_r+0xd4>
 8002cc8:	f8df b03c 	ldr.w	fp, [pc, #60]	; 8002d08 <_dtoa_r+0x234>
 8002ccc:	4658      	mov	r0, fp
 8002cce:	b01b      	add	sp, #108	; 0x6c
 8002cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cd4:	f3af 8000 	nop.w
 8002cd8:	636f4361 	.word	0x636f4361
 8002cdc:	3fd287a7 	.word	0x3fd287a7
 8002ce0:	8b60c8b3 	.word	0x8b60c8b3
 8002ce4:	3fc68a28 	.word	0x3fc68a28
 8002ce8:	509f79fb 	.word	0x509f79fb
 8002cec:	3fd34413 	.word	0x3fd34413
 8002cf0:	7ff00000 	.word	0x7ff00000
 8002cf4:	08017691 	.word	0x08017691
 8002cf8:	3ff80000 	.word	0x3ff80000
 8002cfc:	0800ac18 	.word	0x0800ac18
 8002d00:	0801aac8 	.word	0x0801aac8
 8002d04:	0801aad4 	.word	0x0801aad4
 8002d08:	08017690 	.word	0x08017690
 8002d0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002d10:	2501      	movs	r5, #1
 8002d12:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 8002d16:	2300      	movs	r3, #0
 8002d18:	9302      	str	r3, [sp, #8]
 8002d1a:	9307      	str	r3, [sp, #28]
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8002d22:	940e      	str	r4, [sp, #56]	; 0x38
 8002d24:	4648      	mov	r0, r9
 8002d26:	f001 f90f 	bl	8003f48 <_Balloc>
 8002d2a:	2c0e      	cmp	r4, #14
 8002d2c:	4683      	mov	fp, r0
 8002d2e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8002d32:	f200 80fb 	bhi.w	8002f2c <_dtoa_r+0x458>
 8002d36:	2d00      	cmp	r5, #0
 8002d38:	f000 80f8 	beq.w	8002f2c <_dtoa_r+0x458>
 8002d3c:	ed9d 7b00 	vldr	d7, [sp]
 8002d40:	9906      	ldr	r1, [sp, #24]
 8002d42:	2900      	cmp	r1, #0
 8002d44:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002d48:	f340 83e5 	ble.w	8003516 <_dtoa_r+0xa42>
 8002d4c:	4b9d      	ldr	r3, [pc, #628]	; (8002fc4 <_dtoa_r+0x4f0>)
 8002d4e:	f001 020f 	and.w	r2, r1, #15
 8002d52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002d56:	ed93 7b00 	vldr	d7, [r3]
 8002d5a:	110c      	asrs	r4, r1, #4
 8002d5c:	06e2      	lsls	r2, r4, #27
 8002d5e:	ed8d 7b00 	vstr	d7, [sp]
 8002d62:	f140 849e 	bpl.w	80036a2 <_dtoa_r+0xbce>
 8002d66:	4b98      	ldr	r3, [pc, #608]	; (8002fc8 <_dtoa_r+0x4f4>)
 8002d68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002d6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002d70:	f7fd fed2 	bl	8000b18 <__aeabi_ddiv>
 8002d74:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8002d78:	f004 040f 	and.w	r4, r4, #15
 8002d7c:	2603      	movs	r6, #3
 8002d7e:	b17c      	cbz	r4, 8002da0 <_dtoa_r+0x2cc>
 8002d80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002d84:	4d90      	ldr	r5, [pc, #576]	; (8002fc8 <_dtoa_r+0x4f4>)
 8002d86:	07e3      	lsls	r3, r4, #31
 8002d88:	d504      	bpl.n	8002d94 <_dtoa_r+0x2c0>
 8002d8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002d8e:	f7fd fd99 	bl	80008c4 <__aeabi_dmul>
 8002d92:	3601      	adds	r6, #1
 8002d94:	1064      	asrs	r4, r4, #1
 8002d96:	f105 0508 	add.w	r5, r5, #8
 8002d9a:	d1f4      	bne.n	8002d86 <_dtoa_r+0x2b2>
 8002d9c:	e9cd 0100 	strd	r0, r1, [sp]
 8002da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002da4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002da8:	f7fd feb6 	bl	8000b18 <__aeabi_ddiv>
 8002dac:	e9cd 0100 	strd	r0, r1, [sp]
 8002db0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002db2:	b143      	cbz	r3, 8002dc6 <_dtoa_r+0x2f2>
 8002db4:	2200      	movs	r2, #0
 8002db6:	4b85      	ldr	r3, [pc, #532]	; (8002fcc <_dtoa_r+0x4f8>)
 8002db8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002dbc:	f7fd fff4 	bl	8000da8 <__aeabi_dcmplt>
 8002dc0:	2800      	cmp	r0, #0
 8002dc2:	f040 84ff 	bne.w	80037c4 <_dtoa_r+0xcf0>
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	f7fd fd16 	bl	80007f8 <__aeabi_i2d>
 8002dcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002dd0:	f7fd fd78 	bl	80008c4 <__aeabi_dmul>
 8002dd4:	4b7e      	ldr	r3, [pc, #504]	; (8002fd0 <_dtoa_r+0x4fc>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f7fd fbc2 	bl	8000560 <__adddf3>
 8002ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dde:	4606      	mov	r6, r0
 8002de0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 841c 	beq.w	8003622 <_dtoa_r+0xb4e>
 8002dea:	9b06      	ldr	r3, [sp, #24]
 8002dec:	9316      	str	r3, [sp, #88]	; 0x58
 8002dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002df0:	9312      	str	r3, [sp, #72]	; 0x48
 8002df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002df6:	f7fe f815 	bl	8000e24 <__aeabi_d2iz>
 8002dfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002dfc:	4b71      	ldr	r3, [pc, #452]	; (8002fc4 <_dtoa_r+0x4f0>)
 8002dfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002e02:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002e06:	f100 0530 	add.w	r5, r0, #48	; 0x30
 8002e0a:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8002e0e:	f7fd fcf3 	bl	80007f8 <__aeabi_i2d>
 8002e12:	460b      	mov	r3, r1
 8002e14:	4602      	mov	r2, r0
 8002e16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002e1a:	e9cd 6700 	strd	r6, r7, [sp]
 8002e1e:	f7fd fb9d 	bl	800055c <__aeabi_dsub>
 8002e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e24:	b2ed      	uxtb	r5, r5
 8002e26:	4606      	mov	r6, r0
 8002e28:	460f      	mov	r7, r1
 8002e2a:	f10b 0401 	add.w	r4, fp, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 8458 	beq.w	80036e4 <_dtoa_r+0xc10>
 8002e34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8002e38:	2000      	movs	r0, #0
 8002e3a:	4966      	ldr	r1, [pc, #408]	; (8002fd4 <_dtoa_r+0x500>)
 8002e3c:	f7fd fe6c 	bl	8000b18 <__aeabi_ddiv>
 8002e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002e44:	f7fd fb8a 	bl	800055c <__aeabi_dsub>
 8002e48:	f88b 5000 	strb.w	r5, [fp]
 8002e4c:	4632      	mov	r2, r6
 8002e4e:	463b      	mov	r3, r7
 8002e50:	e9cd 0100 	strd	r0, r1, [sp]
 8002e54:	f7fd ffc6 	bl	8000de4 <__aeabi_dcmpgt>
 8002e58:	2800      	cmp	r0, #0
 8002e5a:	f040 8502 	bne.w	8003862 <_dtoa_r+0xd8e>
 8002e5e:	4632      	mov	r2, r6
 8002e60:	463b      	mov	r3, r7
 8002e62:	2000      	movs	r0, #0
 8002e64:	4959      	ldr	r1, [pc, #356]	; (8002fcc <_dtoa_r+0x4f8>)
 8002e66:	f7fd fb79 	bl	800055c <__aeabi_dsub>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002e72:	f7fd ffb7 	bl	8000de4 <__aeabi_dcmpgt>
 8002e76:	2800      	cmp	r0, #0
 8002e78:	f040 84fb 	bne.w	8003872 <_dtoa_r+0xd9e>
 8002e7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002e7e:	2a01      	cmp	r2, #1
 8002e80:	d050      	beq.n	8002f24 <_dtoa_r+0x450>
 8002e82:	445a      	add	r2, fp
 8002e84:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8002e88:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 8002e8c:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
 8002e90:	4692      	mov	sl, r2
 8002e92:	46cb      	mov	fp, r9
 8002e94:	e9dd 8900 	ldrd	r8, r9, [sp]
 8002e98:	e00c      	b.n	8002eb4 <_dtoa_r+0x3e0>
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	494b      	ldr	r1, [pc, #300]	; (8002fcc <_dtoa_r+0x4f8>)
 8002e9e:	f7fd fb5d 	bl	800055c <__aeabi_dsub>
 8002ea2:	4642      	mov	r2, r8
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	f7fd ff7f 	bl	8000da8 <__aeabi_dcmplt>
 8002eaa:	2800      	cmp	r0, #0
 8002eac:	f040 84dc 	bne.w	8003868 <_dtoa_r+0xd94>
 8002eb0:	4554      	cmp	r4, sl
 8002eb2:	d030      	beq.n	8002f16 <_dtoa_r+0x442>
 8002eb4:	4640      	mov	r0, r8
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	2200      	movs	r2, #0
 8002eba:	4b47      	ldr	r3, [pc, #284]	; (8002fd8 <_dtoa_r+0x504>)
 8002ebc:	f7fd fd02 	bl	80008c4 <__aeabi_dmul>
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	4b45      	ldr	r3, [pc, #276]	; (8002fd8 <_dtoa_r+0x504>)
 8002ec4:	4680      	mov	r8, r0
 8002ec6:	4689      	mov	r9, r1
 8002ec8:	4630      	mov	r0, r6
 8002eca:	4639      	mov	r1, r7
 8002ecc:	f7fd fcfa 	bl	80008c4 <__aeabi_dmul>
 8002ed0:	460f      	mov	r7, r1
 8002ed2:	4606      	mov	r6, r0
 8002ed4:	f7fd ffa6 	bl	8000e24 <__aeabi_d2iz>
 8002ed8:	4605      	mov	r5, r0
 8002eda:	f7fd fc8d 	bl	80007f8 <__aeabi_i2d>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4630      	mov	r0, r6
 8002ee4:	4639      	mov	r1, r7
 8002ee6:	f7fd fb39 	bl	800055c <__aeabi_dsub>
 8002eea:	3530      	adds	r5, #48	; 0x30
 8002eec:	b2ed      	uxtb	r5, r5
 8002eee:	4642      	mov	r2, r8
 8002ef0:	464b      	mov	r3, r9
 8002ef2:	f804 5b01 	strb.w	r5, [r4], #1
 8002ef6:	4606      	mov	r6, r0
 8002ef8:	460f      	mov	r7, r1
 8002efa:	f7fd ff55 	bl	8000da8 <__aeabi_dcmplt>
 8002efe:	4632      	mov	r2, r6
 8002f00:	463b      	mov	r3, r7
 8002f02:	2800      	cmp	r0, #0
 8002f04:	d0c9      	beq.n	8002e9a <_dtoa_r+0x3c6>
 8002f06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002f08:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 8002f0c:	9306      	str	r3, [sp, #24]
 8002f0e:	46d9      	mov	r9, fp
 8002f10:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 8002f14:	e236      	b.n	8003384 <_dtoa_r+0x8b0>
 8002f16:	46d9      	mov	r9, fp
 8002f18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8002f1c:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 8002f20:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 8002f24:	e9dd 3410 	ldrd	r3, r4, [sp, #64]	; 0x40
 8002f28:	e9cd 3400 	strd	r3, r4, [sp]
 8002f2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f2c0 80ae 	blt.w	8003090 <_dtoa_r+0x5bc>
 8002f34:	9a06      	ldr	r2, [sp, #24]
 8002f36:	2a0e      	cmp	r2, #14
 8002f38:	f300 80aa 	bgt.w	8003090 <_dtoa_r+0x5bc>
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <_dtoa_r+0x4f0>)
 8002f3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f42:	ed93 7b00 	vldr	d7, [r3]
 8002f46:	9b07      	ldr	r3, [sp, #28]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002f4e:	f2c0 82be 	blt.w	80034ce <_dtoa_r+0x9fa>
 8002f52:	e9dd 6700 	ldrd	r6, r7, [sp]
 8002f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f5a:	4630      	mov	r0, r6
 8002f5c:	4639      	mov	r1, r7
 8002f5e:	f7fd fddb 	bl	8000b18 <__aeabi_ddiv>
 8002f62:	f7fd ff5f 	bl	8000e24 <__aeabi_d2iz>
 8002f66:	4605      	mov	r5, r0
 8002f68:	f7fd fc46 	bl	80007f8 <__aeabi_i2d>
 8002f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f70:	f7fd fca8 	bl	80008c4 <__aeabi_dmul>
 8002f74:	460b      	mov	r3, r1
 8002f76:	4602      	mov	r2, r0
 8002f78:	4639      	mov	r1, r7
 8002f7a:	4630      	mov	r0, r6
 8002f7c:	f7fd faee 	bl	800055c <__aeabi_dsub>
 8002f80:	f105 0330 	add.w	r3, r5, #48	; 0x30
 8002f84:	f88b 3000 	strb.w	r3, [fp]
 8002f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	4606      	mov	r6, r0
 8002f8e:	460f      	mov	r7, r1
 8002f90:	f10b 0401 	add.w	r4, fp, #1
 8002f94:	d053      	beq.n	800303e <_dtoa_r+0x56a>
 8002f96:	2200      	movs	r2, #0
 8002f98:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <_dtoa_r+0x504>)
 8002f9a:	f7fd fc93 	bl	80008c4 <__aeabi_dmul>
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	4606      	mov	r6, r0
 8002fa4:	460f      	mov	r7, r1
 8002fa6:	f7fd fef5 	bl	8000d94 <__aeabi_dcmpeq>
 8002faa:	2800      	cmp	r0, #0
 8002fac:	f040 81ea 	bne.w	8003384 <_dtoa_r+0x8b0>
 8002fb0:	f8cd a000 	str.w	sl, [sp]
 8002fb4:	f8cd 901c 	str.w	r9, [sp, #28]
 8002fb8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8002fbc:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
 8002fc0:	e017      	b.n	8002ff2 <_dtoa_r+0x51e>
 8002fc2:	bf00      	nop
 8002fc4:	0800ac18 	.word	0x0800ac18
 8002fc8:	0800ad08 	.word	0x0800ad08
 8002fcc:	3ff00000 	.word	0x3ff00000
 8002fd0:	401c0000 	.word	0x401c0000
 8002fd4:	3fe00000 	.word	0x3fe00000
 8002fd8:	40240000 	.word	0x40240000
 8002fdc:	f7fd fc72 	bl	80008c4 <__aeabi_dmul>
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	4606      	mov	r6, r0
 8002fe6:	460f      	mov	r7, r1
 8002fe8:	f7fd fed4 	bl	8000d94 <__aeabi_dcmpeq>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	f040 833d 	bne.w	800366c <_dtoa_r+0xb98>
 8002ff2:	464a      	mov	r2, r9
 8002ff4:	4653      	mov	r3, sl
 8002ff6:	4630      	mov	r0, r6
 8002ff8:	4639      	mov	r1, r7
 8002ffa:	f7fd fd8d 	bl	8000b18 <__aeabi_ddiv>
 8002ffe:	f7fd ff11 	bl	8000e24 <__aeabi_d2iz>
 8003002:	4605      	mov	r5, r0
 8003004:	f7fd fbf8 	bl	80007f8 <__aeabi_i2d>
 8003008:	464a      	mov	r2, r9
 800300a:	4653      	mov	r3, sl
 800300c:	f7fd fc5a 	bl	80008c4 <__aeabi_dmul>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4630      	mov	r0, r6
 8003016:	4639      	mov	r1, r7
 8003018:	f7fd faa0 	bl	800055c <__aeabi_dsub>
 800301c:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8003020:	f804 cb01 	strb.w	ip, [r4], #1
 8003024:	eba4 0c0b 	sub.w	ip, r4, fp
 8003028:	45e0      	cmp	r8, ip
 800302a:	4606      	mov	r6, r0
 800302c:	460f      	mov	r7, r1
 800302e:	f04f 0200 	mov.w	r2, #0
 8003032:	4bc1      	ldr	r3, [pc, #772]	; (8003338 <_dtoa_r+0x864>)
 8003034:	d1d2      	bne.n	8002fdc <_dtoa_r+0x508>
 8003036:	f8dd a000 	ldr.w	sl, [sp]
 800303a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800303e:	4632      	mov	r2, r6
 8003040:	463b      	mov	r3, r7
 8003042:	4630      	mov	r0, r6
 8003044:	4639      	mov	r1, r7
 8003046:	f7fd fa8b 	bl	8000560 <__adddf3>
 800304a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800304e:	4606      	mov	r6, r0
 8003050:	460f      	mov	r7, r1
 8003052:	f7fd fec7 	bl	8000de4 <__aeabi_dcmpgt>
 8003056:	b958      	cbnz	r0, 8003070 <_dtoa_r+0x59c>
 8003058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800305c:	4630      	mov	r0, r6
 800305e:	4639      	mov	r1, r7
 8003060:	f7fd fe98 	bl	8000d94 <__aeabi_dcmpeq>
 8003064:	2800      	cmp	r0, #0
 8003066:	f000 818d 	beq.w	8003384 <_dtoa_r+0x8b0>
 800306a:	07e9      	lsls	r1, r5, #31
 800306c:	f140 818a 	bpl.w	8003384 <_dtoa_r+0x8b0>
 8003070:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 8003074:	e005      	b.n	8003082 <_dtoa_r+0x5ae>
 8003076:	459b      	cmp	fp, r3
 8003078:	f000 8373 	beq.w	8003762 <_dtoa_r+0xc8e>
 800307c:	f813 5c01 	ldrb.w	r5, [r3, #-1]
 8003080:	461c      	mov	r4, r3
 8003082:	2d39      	cmp	r5, #57	; 0x39
 8003084:	f104 33ff 	add.w	r3, r4, #4294967295	; 0xffffffff
 8003088:	d0f5      	beq.n	8003076 <_dtoa_r+0x5a2>
 800308a:	3501      	adds	r5, #1
 800308c:	701d      	strb	r5, [r3, #0]
 800308e:	e179      	b.n	8003384 <_dtoa_r+0x8b0>
 8003090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003092:	2a00      	cmp	r2, #0
 8003094:	d03b      	beq.n	800310e <_dtoa_r+0x63a>
 8003096:	9a02      	ldr	r2, [sp, #8]
 8003098:	2a01      	cmp	r2, #1
 800309a:	f340 820b 	ble.w	80034b4 <_dtoa_r+0x9e0>
 800309e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030a0:	1e5f      	subs	r7, r3, #1
 80030a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80030a4:	42bb      	cmp	r3, r7
 80030a6:	f2c0 82e6 	blt.w	8003676 <_dtoa_r+0xba2>
 80030aa:	1bdf      	subs	r7, r3, r7
 80030ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f2c0 830b 	blt.w	80036ca <_dtoa_r+0xbf6>
 80030b4:	9a08      	ldr	r2, [sp, #32]
 80030b6:	4614      	mov	r4, r2
 80030b8:	441a      	add	r2, r3
 80030ba:	4498      	add	r8, r3
 80030bc:	9208      	str	r2, [sp, #32]
 80030be:	2101      	movs	r1, #1
 80030c0:	4648      	mov	r0, r9
 80030c2:	f001 f84d 	bl	8004160 <__i2b>
 80030c6:	4605      	mov	r5, r0
 80030c8:	e024      	b.n	8003114 <_dtoa_r+0x640>
 80030ca:	2301      	movs	r3, #1
 80030cc:	930d      	str	r3, [sp, #52]	; 0x34
 80030ce:	e5ad      	b.n	8002c2c <_dtoa_r+0x158>
 80030d0:	9a08      	ldr	r2, [sp, #32]
 80030d2:	9b06      	ldr	r3, [sp, #24]
 80030d4:	1ad2      	subs	r2, r2, r3
 80030d6:	425b      	negs	r3, r3
 80030d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80030da:	2300      	movs	r3, #0
 80030dc:	9208      	str	r2, [sp, #32]
 80030de:	930c      	str	r3, [sp, #48]	; 0x30
 80030e0:	e5b3      	b.n	8002c4a <_dtoa_r+0x176>
 80030e2:	f1c4 0301 	rsb	r3, r4, #1
 80030e6:	9308      	str	r3, [sp, #32]
 80030e8:	f04f 0800 	mov.w	r8, #0
 80030ec:	e5a5      	b.n	8002c3a <_dtoa_r+0x166>
 80030ee:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80030f2:	4640      	mov	r0, r8
 80030f4:	f7fd fb80 	bl	80007f8 <__aeabi_i2d>
 80030f8:	4632      	mov	r2, r6
 80030fa:	463b      	mov	r3, r7
 80030fc:	f7fd fe4a 	bl	8000d94 <__aeabi_dcmpeq>
 8003100:	2800      	cmp	r0, #0
 8003102:	f47f ad7f 	bne.w	8002c04 <_dtoa_r+0x130>
 8003106:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800310a:	9306      	str	r3, [sp, #24]
 800310c:	e57a      	b.n	8002c04 <_dtoa_r+0x130>
 800310e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8003110:	9c08      	ldr	r4, [sp, #32]
 8003112:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003114:	2c00      	cmp	r4, #0
 8003116:	dd0c      	ble.n	8003132 <_dtoa_r+0x65e>
 8003118:	f1b8 0f00 	cmp.w	r8, #0
 800311c:	dd09      	ble.n	8003132 <_dtoa_r+0x65e>
 800311e:	4544      	cmp	r4, r8
 8003120:	9a08      	ldr	r2, [sp, #32]
 8003122:	4623      	mov	r3, r4
 8003124:	bfa8      	it	ge
 8003126:	4643      	movge	r3, r8
 8003128:	1ad2      	subs	r2, r2, r3
 800312a:	9208      	str	r2, [sp, #32]
 800312c:	1ae4      	subs	r4, r4, r3
 800312e:	eba8 0803 	sub.w	r8, r8, r3
 8003132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003134:	b16b      	cbz	r3, 8003152 <_dtoa_r+0x67e>
 8003136:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003138:	2a00      	cmp	r2, #0
 800313a:	f000 8290 	beq.w	800365e <_dtoa_r+0xb8a>
 800313e:	1bde      	subs	r6, r3, r7
 8003140:	2f00      	cmp	r7, #0
 8003142:	f040 819b 	bne.w	800347c <_dtoa_r+0x9a8>
 8003146:	4651      	mov	r1, sl
 8003148:	4632      	mov	r2, r6
 800314a:	4648      	mov	r0, r9
 800314c:	f001 f8b8 	bl	80042c0 <__pow5mult>
 8003150:	4682      	mov	sl, r0
 8003152:	2101      	movs	r1, #1
 8003154:	4648      	mov	r0, r9
 8003156:	f001 f803 	bl	8004160 <__i2b>
 800315a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800315c:	4606      	mov	r6, r0
 800315e:	2a00      	cmp	r2, #0
 8003160:	f040 8125 	bne.w	80033ae <_dtoa_r+0x8da>
 8003164:	9b02      	ldr	r3, [sp, #8]
 8003166:	2b01      	cmp	r3, #1
 8003168:	f340 816c 	ble.w	8003444 <_dtoa_r+0x970>
 800316c:	2001      	movs	r0, #1
 800316e:	4440      	add	r0, r8
 8003170:	f010 001f 	ands.w	r0, r0, #31
 8003174:	f000 8119 	beq.w	80033aa <_dtoa_r+0x8d6>
 8003178:	f1c0 0320 	rsb	r3, r0, #32
 800317c:	2b04      	cmp	r3, #4
 800317e:	f340 83ac 	ble.w	80038da <_dtoa_r+0xe06>
 8003182:	f1c0 001c 	rsb	r0, r0, #28
 8003186:	9b08      	ldr	r3, [sp, #32]
 8003188:	4403      	add	r3, r0
 800318a:	9308      	str	r3, [sp, #32]
 800318c:	4404      	add	r4, r0
 800318e:	4480      	add	r8, r0
 8003190:	9b08      	ldr	r3, [sp, #32]
 8003192:	2b00      	cmp	r3, #0
 8003194:	dd05      	ble.n	80031a2 <_dtoa_r+0x6ce>
 8003196:	4651      	mov	r1, sl
 8003198:	461a      	mov	r2, r3
 800319a:	4648      	mov	r0, r9
 800319c:	f001 f8e0 	bl	8004360 <__lshift>
 80031a0:	4682      	mov	sl, r0
 80031a2:	f1b8 0f00 	cmp.w	r8, #0
 80031a6:	dd05      	ble.n	80031b4 <_dtoa_r+0x6e0>
 80031a8:	4631      	mov	r1, r6
 80031aa:	4642      	mov	r2, r8
 80031ac:	4648      	mov	r0, r9
 80031ae:	f001 f8d7 	bl	8004360 <__lshift>
 80031b2:	4606      	mov	r6, r0
 80031b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d177      	bne.n	80032aa <_dtoa_r+0x7d6>
 80031ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f340 8209 	ble.w	80035d4 <_dtoa_r+0xb00>
 80031c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8089 	beq.w	80032dc <_dtoa_r+0x808>
 80031ca:	2c00      	cmp	r4, #0
 80031cc:	f300 816b 	bgt.w	80034a6 <_dtoa_r+0x9d2>
 80031d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f040 81cd 	bne.w	8003572 <_dtoa_r+0xa9e>
 80031d8:	46a8      	mov	r8, r5
 80031da:	9a00      	ldr	r2, [sp, #0]
 80031dc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80031e0:	f002 0201 	and.w	r2, r2, #1
 80031e4:	920a      	str	r2, [sp, #40]	; 0x28
 80031e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031e8:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80031ec:	441a      	add	r2, r3
 80031ee:	465f      	mov	r7, fp
 80031f0:	9209      	str	r2, [sp, #36]	; 0x24
 80031f2:	46b3      	mov	fp, r6
 80031f4:	4659      	mov	r1, fp
 80031f6:	4650      	mov	r0, sl
 80031f8:	f7ff fbda 	bl	80029b0 <quorem>
 80031fc:	4629      	mov	r1, r5
 80031fe:	4604      	mov	r4, r0
 8003200:	4650      	mov	r0, sl
 8003202:	f001 f903 	bl	800440c <__mcmp>
 8003206:	4659      	mov	r1, fp
 8003208:	4606      	mov	r6, r0
 800320a:	4642      	mov	r2, r8
 800320c:	4648      	mov	r0, r9
 800320e:	f001 f919 	bl	8004444 <__mdiff>
 8003212:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	68c3      	ldr	r3, [r0, #12]
 800321a:	4601      	mov	r1, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	f040 81d4 	bne.w	80035ca <_dtoa_r+0xaf6>
 8003222:	9008      	str	r0, [sp, #32]
 8003224:	4650      	mov	r0, sl
 8003226:	f001 f8f1 	bl	800440c <__mcmp>
 800322a:	9a08      	ldr	r2, [sp, #32]
 800322c:	9007      	str	r0, [sp, #28]
 800322e:	4611      	mov	r1, r2
 8003230:	4648      	mov	r0, r9
 8003232:	f000 feaf 	bl	8003f94 <_Bfree>
 8003236:	9b07      	ldr	r3, [sp, #28]
 8003238:	b933      	cbnz	r3, 8003248 <_dtoa_r+0x774>
 800323a:	9a02      	ldr	r2, [sp, #8]
 800323c:	b922      	cbnz	r2, 8003248 <_dtoa_r+0x774>
 800323e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 8319 	beq.w	8003878 <_dtoa_r+0xda4>
 8003246:	9b02      	ldr	r3, [sp, #8]
 8003248:	2e00      	cmp	r6, #0
 800324a:	f2c0 821c 	blt.w	8003686 <_dtoa_r+0xbb2>
 800324e:	d105      	bne.n	800325c <_dtoa_r+0x788>
 8003250:	9a02      	ldr	r2, [sp, #8]
 8003252:	b91a      	cbnz	r2, 800325c <_dtoa_r+0x788>
 8003254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003256:	2a00      	cmp	r2, #0
 8003258:	f000 8215 	beq.w	8003686 <_dtoa_r+0xbb2>
 800325c:	2b00      	cmp	r3, #0
 800325e:	f107 0401 	add.w	r4, r7, #1
 8003262:	f300 8225 	bgt.w	80036b0 <_dtoa_r+0xbdc>
 8003266:	9b00      	ldr	r3, [sp, #0]
 8003268:	703b      	strb	r3, [r7, #0]
 800326a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800326c:	42bb      	cmp	r3, r7
 800326e:	f000 8230 	beq.w	80036d2 <_dtoa_r+0xbfe>
 8003272:	4651      	mov	r1, sl
 8003274:	2300      	movs	r3, #0
 8003276:	220a      	movs	r2, #10
 8003278:	4648      	mov	r0, r9
 800327a:	f000 fe95 	bl	8003fa8 <__multadd>
 800327e:	4545      	cmp	r5, r8
 8003280:	4682      	mov	sl, r0
 8003282:	4629      	mov	r1, r5
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	f04f 020a 	mov.w	r2, #10
 800328c:	4648      	mov	r0, r9
 800328e:	f000 8196 	beq.w	80035be <_dtoa_r+0xaea>
 8003292:	f000 fe89 	bl	8003fa8 <__multadd>
 8003296:	4641      	mov	r1, r8
 8003298:	4605      	mov	r5, r0
 800329a:	2300      	movs	r3, #0
 800329c:	220a      	movs	r2, #10
 800329e:	4648      	mov	r0, r9
 80032a0:	f000 fe82 	bl	8003fa8 <__multadd>
 80032a4:	4627      	mov	r7, r4
 80032a6:	4680      	mov	r8, r0
 80032a8:	e7a4      	b.n	80031f4 <_dtoa_r+0x720>
 80032aa:	4631      	mov	r1, r6
 80032ac:	4650      	mov	r0, sl
 80032ae:	f001 f8ad 	bl	800440c <__mcmp>
 80032b2:	2800      	cmp	r0, #0
 80032b4:	da81      	bge.n	80031ba <_dtoa_r+0x6e6>
 80032b6:	9f06      	ldr	r7, [sp, #24]
 80032b8:	4651      	mov	r1, sl
 80032ba:	2300      	movs	r3, #0
 80032bc:	220a      	movs	r2, #10
 80032be:	4648      	mov	r0, r9
 80032c0:	3f01      	subs	r7, #1
 80032c2:	9706      	str	r7, [sp, #24]
 80032c4:	f000 fe70 	bl	8003fa8 <__multadd>
 80032c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032ca:	4682      	mov	sl, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f040 82eb 	bne.w	80038a8 <_dtoa_r+0xdd4>
 80032d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f340 82f3 	ble.w	80038c0 <_dtoa_r+0xdec>
 80032da:	9309      	str	r3, [sp, #36]	; 0x24
 80032dc:	465c      	mov	r4, fp
 80032de:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80032e2:	e002      	b.n	80032ea <_dtoa_r+0x816>
 80032e4:	f000 fe60 	bl	8003fa8 <__multadd>
 80032e8:	4682      	mov	sl, r0
 80032ea:	4631      	mov	r1, r6
 80032ec:	4650      	mov	r0, sl
 80032ee:	f7ff fb5f 	bl	80029b0 <quorem>
 80032f2:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80032f6:	f804 7b01 	strb.w	r7, [r4], #1
 80032fa:	eba4 030b 	sub.w	r3, r4, fp
 80032fe:	4598      	cmp	r8, r3
 8003300:	f04f 020a 	mov.w	r2, #10
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	4651      	mov	r1, sl
 800330a:	4648      	mov	r0, r9
 800330c:	dcea      	bgt.n	80032e4 <_dtoa_r+0x810>
 800330e:	2300      	movs	r3, #0
 8003310:	9700      	str	r7, [sp, #0]
 8003312:	9302      	str	r3, [sp, #8]
 8003314:	4651      	mov	r1, sl
 8003316:	2201      	movs	r2, #1
 8003318:	4648      	mov	r0, r9
 800331a:	f001 f821 	bl	8004360 <__lshift>
 800331e:	4631      	mov	r1, r6
 8003320:	4682      	mov	sl, r0
 8003322:	f001 f873 	bl	800440c <__mcmp>
 8003326:	2800      	cmp	r0, #0
 8003328:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800332c:	dc14      	bgt.n	8003358 <_dtoa_r+0x884>
 800332e:	d108      	bne.n	8003342 <_dtoa_r+0x86e>
 8003330:	9b00      	ldr	r3, [sp, #0]
 8003332:	07db      	lsls	r3, r3, #31
 8003334:	d410      	bmi.n	8003358 <_dtoa_r+0x884>
 8003336:	e004      	b.n	8003342 <_dtoa_r+0x86e>
 8003338:	40240000 	.word	0x40240000
 800333c:	f814 2c02 	ldrb.w	r2, [r4, #-2]
 8003340:	461c      	mov	r4, r3
 8003342:	2a30      	cmp	r2, #48	; 0x30
 8003344:	f104 33ff 	add.w	r3, r4, #4294967295	; 0xffffffff
 8003348:	d0f8      	beq.n	800333c <_dtoa_r+0x868>
 800334a:	e00b      	b.n	8003364 <_dtoa_r+0x890>
 800334c:	459b      	cmp	fp, r3
 800334e:	f000 814e 	beq.w	80035ee <_dtoa_r+0xb1a>
 8003352:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8003356:	461c      	mov	r4, r3
 8003358:	2a39      	cmp	r2, #57	; 0x39
 800335a:	f104 33ff 	add.w	r3, r4, #4294967295	; 0xffffffff
 800335e:	d0f5      	beq.n	800334c <_dtoa_r+0x878>
 8003360:	3201      	adds	r2, #1
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	4631      	mov	r1, r6
 8003366:	4648      	mov	r0, r9
 8003368:	f000 fe14 	bl	8003f94 <_Bfree>
 800336c:	b155      	cbz	r5, 8003384 <_dtoa_r+0x8b0>
 800336e:	9902      	ldr	r1, [sp, #8]
 8003370:	b121      	cbz	r1, 800337c <_dtoa_r+0x8a8>
 8003372:	42a9      	cmp	r1, r5
 8003374:	d002      	beq.n	800337c <_dtoa_r+0x8a8>
 8003376:	4648      	mov	r0, r9
 8003378:	f000 fe0c 	bl	8003f94 <_Bfree>
 800337c:	4629      	mov	r1, r5
 800337e:	4648      	mov	r0, r9
 8003380:	f000 fe08 	bl	8003f94 <_Bfree>
 8003384:	4651      	mov	r1, sl
 8003386:	4648      	mov	r0, r9
 8003388:	f000 fe04 	bl	8003f94 <_Bfree>
 800338c:	2200      	movs	r2, #0
 800338e:	9b06      	ldr	r3, [sp, #24]
 8003390:	7022      	strb	r2, [r4, #0]
 8003392:	9a05      	ldr	r2, [sp, #20]
 8003394:	3301      	adds	r3, #1
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800339a:	2b00      	cmp	r3, #0
 800339c:	f43f abd9 	beq.w	8002b52 <_dtoa_r+0x7e>
 80033a0:	4658      	mov	r0, fp
 80033a2:	601c      	str	r4, [r3, #0]
 80033a4:	b01b      	add	sp, #108	; 0x6c
 80033a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033aa:	201c      	movs	r0, #28
 80033ac:	e6eb      	b.n	8003186 <_dtoa_r+0x6b2>
 80033ae:	4601      	mov	r1, r0
 80033b0:	4648      	mov	r0, r9
 80033b2:	f000 ff85 	bl	80042c0 <__pow5mult>
 80033b6:	9b02      	ldr	r3, [sp, #8]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	4606      	mov	r6, r0
 80033bc:	f340 80d4 	ble.w	8003568 <_dtoa_r+0xa94>
 80033c0:	2300      	movs	r3, #0
 80033c2:	930c      	str	r3, [sp, #48]	; 0x30
 80033c4:	6933      	ldr	r3, [r6, #16]
 80033c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80033ca:	6918      	ldr	r0, [r3, #16]
 80033cc:	f000 fe78 	bl	80040c0 <__hi0bits>
 80033d0:	f1c0 0020 	rsb	r0, r0, #32
 80033d4:	e6cb      	b.n	800316e <_dtoa_r+0x69a>
 80033d6:	900d      	str	r0, [sp, #52]	; 0x34
 80033d8:	e428      	b.n	8002c2c <_dtoa_r+0x158>
 80033da:	2501      	movs	r5, #1
 80033dc:	e43e      	b.n	8002c5c <_dtoa_r+0x188>
 80033de:	f1c3 0820 	rsb	r8, r3, #32
 80033e2:	9b00      	ldr	r3, [sp, #0]
 80033e4:	fa03 f008 	lsl.w	r0, r3, r8
 80033e8:	f7ff bbd6 	b.w	8002b98 <_dtoa_r+0xc4>
 80033ec:	2300      	movs	r3, #0
 80033ee:	930a      	str	r3, [sp, #40]	; 0x28
 80033f0:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80033f4:	4413      	add	r3, r2
 80033f6:	930e      	str	r3, [sp, #56]	; 0x38
 80033f8:	3301      	adds	r3, #1
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	461e      	mov	r6, r3
 80033fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003400:	bfb8      	it	lt
 8003402:	2601      	movlt	r6, #1
 8003404:	2100      	movs	r1, #0
 8003406:	2e17      	cmp	r6, #23
 8003408:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800340c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800340e:	f77f ac89 	ble.w	8002d24 <_dtoa_r+0x250>
 8003412:	2201      	movs	r2, #1
 8003414:	2304      	movs	r3, #4
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	f103 0014 	add.w	r0, r3, #20
 800341c:	42b0      	cmp	r0, r6
 800341e:	4611      	mov	r1, r2
 8003420:	f102 0201 	add.w	r2, r2, #1
 8003424:	d9f7      	bls.n	8003416 <_dtoa_r+0x942>
 8003426:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800342a:	e47b      	b.n	8002d24 <_dtoa_r+0x250>
 800342c:	2300      	movs	r3, #0
 800342e:	930a      	str	r3, [sp, #40]	; 0x28
 8003430:	9e07      	ldr	r6, [sp, #28]
 8003432:	2e00      	cmp	r6, #0
 8003434:	f340 80e2 	ble.w	80035fc <_dtoa_r+0xb28>
 8003438:	960e      	str	r6, [sp, #56]	; 0x38
 800343a:	9609      	str	r6, [sp, #36]	; 0x24
 800343c:	e7e2      	b.n	8003404 <_dtoa_r+0x930>
 800343e:	2301      	movs	r3, #1
 8003440:	930a      	str	r3, [sp, #40]	; 0x28
 8003442:	e7f5      	b.n	8003430 <_dtoa_r+0x95c>
 8003444:	9b00      	ldr	r3, [sp, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	f47f ae90 	bne.w	800316c <_dtoa_r+0x698>
 800344c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8003450:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8003454:	2b00      	cmp	r3, #0
 8003456:	f040 8192 	bne.w	800377e <_dtoa_r+0xcaa>
 800345a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800345e:	0d1b      	lsrs	r3, r3, #20
 8003460:	051b      	lsls	r3, r3, #20
 8003462:	b12b      	cbz	r3, 8003470 <_dtoa_r+0x99c>
 8003464:	9b08      	ldr	r3, [sp, #32]
 8003466:	3301      	adds	r3, #1
 8003468:	9308      	str	r3, [sp, #32]
 800346a:	f108 0801 	add.w	r8, r8, #1
 800346e:	2301      	movs	r3, #1
 8003470:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003472:	930c      	str	r3, [sp, #48]	; 0x30
 8003474:	2a00      	cmp	r2, #0
 8003476:	f43f ae79 	beq.w	800316c <_dtoa_r+0x698>
 800347a:	e7a3      	b.n	80033c4 <_dtoa_r+0x8f0>
 800347c:	463a      	mov	r2, r7
 800347e:	4629      	mov	r1, r5
 8003480:	4648      	mov	r0, r9
 8003482:	f000 ff1d 	bl	80042c0 <__pow5mult>
 8003486:	4652      	mov	r2, sl
 8003488:	4601      	mov	r1, r0
 800348a:	4605      	mov	r5, r0
 800348c:	4648      	mov	r0, r9
 800348e:	f000 fe71 	bl	8004174 <__multiply>
 8003492:	4651      	mov	r1, sl
 8003494:	4607      	mov	r7, r0
 8003496:	4648      	mov	r0, r9
 8003498:	f000 fd7c 	bl	8003f94 <_Bfree>
 800349c:	46ba      	mov	sl, r7
 800349e:	2e00      	cmp	r6, #0
 80034a0:	f43f ae57 	beq.w	8003152 <_dtoa_r+0x67e>
 80034a4:	e64f      	b.n	8003146 <_dtoa_r+0x672>
 80034a6:	4629      	mov	r1, r5
 80034a8:	4622      	mov	r2, r4
 80034aa:	4648      	mov	r0, r9
 80034ac:	f000 ff58 	bl	8004360 <__lshift>
 80034b0:	4605      	mov	r5, r0
 80034b2:	e68d      	b.n	80031d0 <_dtoa_r+0x6fc>
 80034b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80034b6:	2a00      	cmp	r2, #0
 80034b8:	f000 815d 	beq.w	8003776 <_dtoa_r+0xca2>
 80034bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80034c0:	9a08      	ldr	r2, [sp, #32]
 80034c2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80034c4:	4614      	mov	r4, r2
 80034c6:	441a      	add	r2, r3
 80034c8:	4498      	add	r8, r3
 80034ca:	9208      	str	r2, [sp, #32]
 80034cc:	e5f7      	b.n	80030be <_dtoa_r+0x5ea>
 80034ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f73f ad3e 	bgt.w	8002f52 <_dtoa_r+0x47e>
 80034d6:	f040 80bc 	bne.w	8003652 <_dtoa_r+0xb7e>
 80034da:	ec51 0b17 	vmov	r0, r1, d7
 80034de:	2200      	movs	r2, #0
 80034e0:	4bb2      	ldr	r3, [pc, #712]	; (80037ac <_dtoa_r+0xcd8>)
 80034e2:	f7fd f9ef 	bl	80008c4 <__aeabi_dmul>
 80034e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034ea:	f7fd fc71 	bl	8000dd0 <__aeabi_dcmpge>
 80034ee:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80034f0:	4635      	mov	r5, r6
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d176      	bne.n	80035e4 <_dtoa_r+0xb10>
 80034f6:	9a06      	ldr	r2, [sp, #24]
 80034f8:	2331      	movs	r3, #49	; 0x31
 80034fa:	3201      	adds	r2, #1
 80034fc:	9206      	str	r2, [sp, #24]
 80034fe:	f88b 3000 	strb.w	r3, [fp]
 8003502:	f10b 0401 	add.w	r4, fp, #1
 8003506:	4631      	mov	r1, r6
 8003508:	4648      	mov	r0, r9
 800350a:	f000 fd43 	bl	8003f94 <_Bfree>
 800350e:	2d00      	cmp	r5, #0
 8003510:	f47f af34 	bne.w	800337c <_dtoa_r+0x8a8>
 8003514:	e736      	b.n	8003384 <_dtoa_r+0x8b0>
 8003516:	f000 8142 	beq.w	800379e <_dtoa_r+0xcca>
 800351a:	9b06      	ldr	r3, [sp, #24]
 800351c:	425c      	negs	r4, r3
 800351e:	4ba4      	ldr	r3, [pc, #656]	; (80037b0 <_dtoa_r+0xcdc>)
 8003520:	f004 020f 	and.w	r2, r4, #15
 8003524:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003530:	f7fd f9c8 	bl	80008c4 <__aeabi_dmul>
 8003534:	1124      	asrs	r4, r4, #4
 8003536:	e9cd 0100 	strd	r0, r1, [sp]
 800353a:	f000 81c6 	beq.w	80038ca <_dtoa_r+0xdf6>
 800353e:	4d9d      	ldr	r5, [pc, #628]	; (80037b4 <_dtoa_r+0xce0>)
 8003540:	2300      	movs	r3, #0
 8003542:	2602      	movs	r6, #2
 8003544:	07e7      	lsls	r7, r4, #31
 8003546:	d505      	bpl.n	8003554 <_dtoa_r+0xa80>
 8003548:	e9d5 2300 	ldrd	r2, r3, [r5]
 800354c:	f7fd f9ba 	bl	80008c4 <__aeabi_dmul>
 8003550:	3601      	adds	r6, #1
 8003552:	2301      	movs	r3, #1
 8003554:	1064      	asrs	r4, r4, #1
 8003556:	f105 0508 	add.w	r5, r5, #8
 800355a:	d1f3      	bne.n	8003544 <_dtoa_r+0xa70>
 800355c:	2b00      	cmp	r3, #0
 800355e:	f43f ac27 	beq.w	8002db0 <_dtoa_r+0x2dc>
 8003562:	e9cd 0100 	strd	r0, r1, [sp]
 8003566:	e423      	b.n	8002db0 <_dtoa_r+0x2dc>
 8003568:	9b00      	ldr	r3, [sp, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	f43f af6e 	beq.w	800344c <_dtoa_r+0x978>
 8003570:	e726      	b.n	80033c0 <_dtoa_r+0x8ec>
 8003572:	6869      	ldr	r1, [r5, #4]
 8003574:	4648      	mov	r0, r9
 8003576:	f000 fce7 	bl	8003f48 <_Balloc>
 800357a:	692b      	ldr	r3, [r5, #16]
 800357c:	3302      	adds	r3, #2
 800357e:	009a      	lsls	r2, r3, #2
 8003580:	4604      	mov	r4, r0
 8003582:	f105 010c 	add.w	r1, r5, #12
 8003586:	300c      	adds	r0, #12
 8003588:	f7fd fe52 	bl	8001230 <memcpy>
 800358c:	4621      	mov	r1, r4
 800358e:	2201      	movs	r2, #1
 8003590:	4648      	mov	r0, r9
 8003592:	f000 fee5 	bl	8004360 <__lshift>
 8003596:	4680      	mov	r8, r0
 8003598:	e61f      	b.n	80031da <_dtoa_r+0x706>
 800359a:	2400      	movs	r4, #0
 800359c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 80035a0:	4621      	mov	r1, r4
 80035a2:	4648      	mov	r0, r9
 80035a4:	f000 fcd0 	bl	8003f48 <_Balloc>
 80035a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035ac:	930e      	str	r3, [sp, #56]	; 0x38
 80035ae:	9309      	str	r3, [sp, #36]	; 0x24
 80035b0:	2301      	movs	r3, #1
 80035b2:	4683      	mov	fp, r0
 80035b4:	9407      	str	r4, [sp, #28]
 80035b6:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80035ba:	930a      	str	r3, [sp, #40]	; 0x28
 80035bc:	e4b6      	b.n	8002f2c <_dtoa_r+0x458>
 80035be:	f000 fcf3 	bl	8003fa8 <__multadd>
 80035c2:	4627      	mov	r7, r4
 80035c4:	4605      	mov	r5, r0
 80035c6:	4680      	mov	r8, r0
 80035c8:	e614      	b.n	80031f4 <_dtoa_r+0x720>
 80035ca:	4648      	mov	r0, r9
 80035cc:	f000 fce2 	bl	8003f94 <_Bfree>
 80035d0:	2301      	movs	r3, #1
 80035d2:	e639      	b.n	8003248 <_dtoa_r+0x774>
 80035d4:	9b02      	ldr	r3, [sp, #8]
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	f77f adf3 	ble.w	80031c2 <_dtoa_r+0x6ee>
 80035dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 80cf 	beq.w	8003782 <_dtoa_r+0xcae>
 80035e4:	9b07      	ldr	r3, [sp, #28]
 80035e6:	43db      	mvns	r3, r3
 80035e8:	9306      	str	r3, [sp, #24]
 80035ea:	465c      	mov	r4, fp
 80035ec:	e78b      	b.n	8003506 <_dtoa_r+0xa32>
 80035ee:	9a06      	ldr	r2, [sp, #24]
 80035f0:	2331      	movs	r3, #49	; 0x31
 80035f2:	3201      	adds	r2, #1
 80035f4:	9206      	str	r2, [sp, #24]
 80035f6:	f88b 3000 	strb.w	r3, [fp]
 80035fa:	e6b3      	b.n	8003364 <_dtoa_r+0x890>
 80035fc:	2401      	movs	r4, #1
 80035fe:	9409      	str	r4, [sp, #36]	; 0x24
 8003600:	9407      	str	r4, [sp, #28]
 8003602:	f7ff bb8b 	b.w	8002d1c <_dtoa_r+0x248>
 8003606:	4630      	mov	r0, r6
 8003608:	f7fd f8f6 	bl	80007f8 <__aeabi_i2d>
 800360c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003610:	f7fd f958 	bl	80008c4 <__aeabi_dmul>
 8003614:	2200      	movs	r2, #0
 8003616:	4b68      	ldr	r3, [pc, #416]	; (80037b8 <_dtoa_r+0xce4>)
 8003618:	f7fc ffa2 	bl	8000560 <__adddf3>
 800361c:	4606      	mov	r6, r0
 800361e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8003622:	2200      	movs	r2, #0
 8003624:	4b61      	ldr	r3, [pc, #388]	; (80037ac <_dtoa_r+0xcd8>)
 8003626:	e9dd 0100 	ldrd	r0, r1, [sp]
 800362a:	f7fc ff97 	bl	800055c <__aeabi_dsub>
 800362e:	4632      	mov	r2, r6
 8003630:	463b      	mov	r3, r7
 8003632:	4604      	mov	r4, r0
 8003634:	460d      	mov	r5, r1
 8003636:	f7fd fbd5 	bl	8000de4 <__aeabi_dcmpgt>
 800363a:	2800      	cmp	r0, #0
 800363c:	d14f      	bne.n	80036de <_dtoa_r+0xc0a>
 800363e:	4632      	mov	r2, r6
 8003640:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8003644:	4620      	mov	r0, r4
 8003646:	4629      	mov	r1, r5
 8003648:	f7fd fbae 	bl	8000da8 <__aeabi_dcmplt>
 800364c:	2800      	cmp	r0, #0
 800364e:	f43f ac69 	beq.w	8002f24 <_dtoa_r+0x450>
 8003652:	2600      	movs	r6, #0
 8003654:	4635      	mov	r5, r6
 8003656:	e7c5      	b.n	80035e4 <_dtoa_r+0xb10>
 8003658:	2301      	movs	r3, #1
 800365a:	930a      	str	r3, [sp, #40]	; 0x28
 800365c:	e6c8      	b.n	80033f0 <_dtoa_r+0x91c>
 800365e:	4651      	mov	r1, sl
 8003660:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003662:	4648      	mov	r0, r9
 8003664:	f000 fe2c 	bl	80042c0 <__pow5mult>
 8003668:	4682      	mov	sl, r0
 800366a:	e572      	b.n	8003152 <_dtoa_r+0x67e>
 800366c:	f8dd a000 	ldr.w	sl, [sp]
 8003670:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8003674:	e686      	b.n	8003384 <_dtoa_r+0x8b0>
 8003676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003678:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800367a:	1afb      	subs	r3, r7, r3
 800367c:	441a      	add	r2, r3
 800367e:	e9cd 720b 	strd	r7, r2, [sp, #44]	; 0x2c
 8003682:	2700      	movs	r7, #0
 8003684:	e512      	b.n	80030ac <_dtoa_r+0x5d8>
 8003686:	2b00      	cmp	r3, #0
 8003688:	9402      	str	r4, [sp, #8]
 800368a:	465e      	mov	r6, fp
 800368c:	f107 0401 	add.w	r4, r7, #1
 8003690:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8003694:	f300 80ba 	bgt.w	800380c <_dtoa_r+0xd38>
 8003698:	9b00      	ldr	r3, [sp, #0]
 800369a:	9502      	str	r5, [sp, #8]
 800369c:	703b      	strb	r3, [r7, #0]
 800369e:	4645      	mov	r5, r8
 80036a0:	e660      	b.n	8003364 <_dtoa_r+0x890>
 80036a2:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80036a6:	2602      	movs	r6, #2
 80036a8:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80036ac:	f7ff bb67 	b.w	8002d7e <_dtoa_r+0x2aa>
 80036b0:	9b00      	ldr	r3, [sp, #0]
 80036b2:	2b39      	cmp	r3, #57	; 0x39
 80036b4:	465e      	mov	r6, fp
 80036b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80036ba:	f000 80b9 	beq.w	8003830 <_dtoa_r+0xd5c>
 80036be:	9b00      	ldr	r3, [sp, #0]
 80036c0:	9502      	str	r5, [sp, #8]
 80036c2:	3301      	adds	r3, #1
 80036c4:	703b      	strb	r3, [r7, #0]
 80036c6:	4645      	mov	r5, r8
 80036c8:	e64c      	b.n	8003364 <_dtoa_r+0x890>
 80036ca:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
 80036ce:	1a9c      	subs	r4, r3, r2
 80036d0:	e4f5      	b.n	80030be <_dtoa_r+0x5ea>
 80036d2:	465e      	mov	r6, fp
 80036d4:	9502      	str	r5, [sp, #8]
 80036d6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80036da:	4645      	mov	r5, r8
 80036dc:	e61a      	b.n	8003314 <_dtoa_r+0x840>
 80036de:	2600      	movs	r6, #0
 80036e0:	4635      	mov	r5, r6
 80036e2:	e708      	b.n	80034f6 <_dtoa_r+0xa22>
 80036e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80036e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80036ec:	f7fd f8ea 	bl	80008c4 <__aeabi_dmul>
 80036f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80036f2:	f88b 5000 	strb.w	r5, [fp]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	e9cd 0100 	strd	r0, r1, [sp]
 80036fc:	d020      	beq.n	8003740 <_dtoa_r+0xc6c>
 80036fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003700:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8003704:	445b      	add	r3, fp
 8003706:	4698      	mov	r8, r3
 8003708:	2200      	movs	r2, #0
 800370a:	4b2c      	ldr	r3, [pc, #176]	; (80037bc <_dtoa_r+0xce8>)
 800370c:	4630      	mov	r0, r6
 800370e:	4639      	mov	r1, r7
 8003710:	f7fd f8d8 	bl	80008c4 <__aeabi_dmul>
 8003714:	460f      	mov	r7, r1
 8003716:	4606      	mov	r6, r0
 8003718:	f7fd fb84 	bl	8000e24 <__aeabi_d2iz>
 800371c:	4605      	mov	r5, r0
 800371e:	f7fd f86b 	bl	80007f8 <__aeabi_i2d>
 8003722:	3530      	adds	r5, #48	; 0x30
 8003724:	4602      	mov	r2, r0
 8003726:	460b      	mov	r3, r1
 8003728:	4630      	mov	r0, r6
 800372a:	4639      	mov	r1, r7
 800372c:	f7fc ff16 	bl	800055c <__aeabi_dsub>
 8003730:	f804 5b01 	strb.w	r5, [r4], #1
 8003734:	4544      	cmp	r4, r8
 8003736:	4606      	mov	r6, r0
 8003738:	460f      	mov	r7, r1
 800373a:	d1e5      	bne.n	8003708 <_dtoa_r+0xc34>
 800373c:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
 8003740:	4b1f      	ldr	r3, [pc, #124]	; (80037c0 <_dtoa_r+0xcec>)
 8003742:	2200      	movs	r2, #0
 8003744:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003748:	f7fc ff0a 	bl	8000560 <__adddf3>
 800374c:	4632      	mov	r2, r6
 800374e:	463b      	mov	r3, r7
 8003750:	f7fd fb2a 	bl	8000da8 <__aeabi_dcmplt>
 8003754:	2800      	cmp	r0, #0
 8003756:	d070      	beq.n	800383a <_dtoa_r+0xd66>
 8003758:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800375a:	9306      	str	r3, [sp, #24]
 800375c:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 8003760:	e48f      	b.n	8003082 <_dtoa_r+0x5ae>
 8003762:	2330      	movs	r3, #48	; 0x30
 8003764:	f88b 3000 	strb.w	r3, [fp]
 8003768:	9b06      	ldr	r3, [sp, #24]
 800376a:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 800376e:	3301      	adds	r3, #1
 8003770:	9306      	str	r3, [sp, #24]
 8003772:	465b      	mov	r3, fp
 8003774:	e489      	b.n	800308a <_dtoa_r+0x5b6>
 8003776:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8003778:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800377c:	e6a0      	b.n	80034c0 <_dtoa_r+0x9ec>
 800377e:	2300      	movs	r3, #0
 8003780:	e676      	b.n	8003470 <_dtoa_r+0x99c>
 8003782:	4631      	mov	r1, r6
 8003784:	2205      	movs	r2, #5
 8003786:	4648      	mov	r0, r9
 8003788:	f000 fc0e 	bl	8003fa8 <__multadd>
 800378c:	4601      	mov	r1, r0
 800378e:	4606      	mov	r6, r0
 8003790:	4650      	mov	r0, sl
 8003792:	f000 fe3b 	bl	800440c <__mcmp>
 8003796:	2800      	cmp	r0, #0
 8003798:	f73f aead 	bgt.w	80034f6 <_dtoa_r+0xa22>
 800379c:	e722      	b.n	80035e4 <_dtoa_r+0xb10>
 800379e:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80037a2:	2602      	movs	r6, #2
 80037a4:	ed8d 7b00 	vstr	d7, [sp]
 80037a8:	f7ff bb02 	b.w	8002db0 <_dtoa_r+0x2dc>
 80037ac:	40140000 	.word	0x40140000
 80037b0:	0800ac18 	.word	0x0800ac18
 80037b4:	0800ad08 	.word	0x0800ad08
 80037b8:	401c0000 	.word	0x401c0000
 80037bc:	40240000 	.word	0x40240000
 80037c0:	3fe00000 	.word	0x3fe00000
 80037c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f43f af1d 	beq.w	8003606 <_dtoa_r+0xb32>
 80037cc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80037ce:	2c00      	cmp	r4, #0
 80037d0:	f77f aba8 	ble.w	8002f24 <_dtoa_r+0x450>
 80037d4:	2200      	movs	r2, #0
 80037d6:	4b45      	ldr	r3, [pc, #276]	; (80038ec <_dtoa_r+0xe18>)
 80037d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037dc:	f7fd f872 	bl	80008c4 <__aeabi_dmul>
 80037e0:	e9cd 0100 	strd	r0, r1, [sp]
 80037e4:	1c70      	adds	r0, r6, #1
 80037e6:	f7fd f807 	bl	80007f8 <__aeabi_i2d>
 80037ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80037ee:	f7fd f869 	bl	80008c4 <__aeabi_dmul>
 80037f2:	4b3f      	ldr	r3, [pc, #252]	; (80038f0 <_dtoa_r+0xe1c>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	f7fc feb3 	bl	8000560 <__adddf3>
 80037fa:	9b06      	ldr	r3, [sp, #24]
 80037fc:	9412      	str	r4, [sp, #72]	; 0x48
 80037fe:	3b01      	subs	r3, #1
 8003800:	4606      	mov	r6, r0
 8003802:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8003806:	9316      	str	r3, [sp, #88]	; 0x58
 8003808:	f7ff baf3 	b.w	8002df2 <_dtoa_r+0x31e>
 800380c:	4651      	mov	r1, sl
 800380e:	2201      	movs	r2, #1
 8003810:	4648      	mov	r0, r9
 8003812:	f000 fda5 	bl	8004360 <__lshift>
 8003816:	4631      	mov	r1, r6
 8003818:	4682      	mov	sl, r0
 800381a:	f000 fdf7 	bl	800440c <__mcmp>
 800381e:	2800      	cmp	r0, #0
 8003820:	dd3b      	ble.n	800389a <_dtoa_r+0xdc6>
 8003822:	9b00      	ldr	r3, [sp, #0]
 8003824:	2b39      	cmp	r3, #57	; 0x39
 8003826:	d003      	beq.n	8003830 <_dtoa_r+0xd5c>
 8003828:	9b02      	ldr	r3, [sp, #8]
 800382a:	3331      	adds	r3, #49	; 0x31
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	e733      	b.n	8003698 <_dtoa_r+0xbc4>
 8003830:	2239      	movs	r2, #57	; 0x39
 8003832:	9502      	str	r5, [sp, #8]
 8003834:	703a      	strb	r2, [r7, #0]
 8003836:	4645      	mov	r5, r8
 8003838:	e58e      	b.n	8003358 <_dtoa_r+0x884>
 800383a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800383e:	2000      	movs	r0, #0
 8003840:	492c      	ldr	r1, [pc, #176]	; (80038f4 <_dtoa_r+0xe20>)
 8003842:	f7fc fe8b 	bl	800055c <__aeabi_dsub>
 8003846:	4632      	mov	r2, r6
 8003848:	463b      	mov	r3, r7
 800384a:	f7fd facb 	bl	8000de4 <__aeabi_dcmpgt>
 800384e:	b910      	cbnz	r0, 8003856 <_dtoa_r+0xd82>
 8003850:	f7ff bb68 	b.w	8002f24 <_dtoa_r+0x450>
 8003854:	4614      	mov	r4, r2
 8003856:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800385a:	2b30      	cmp	r3, #48	; 0x30
 800385c:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
 8003860:	d0f8      	beq.n	8003854 <_dtoa_r+0xd80>
 8003862:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003864:	9306      	str	r3, [sp, #24]
 8003866:	e58d      	b.n	8003384 <_dtoa_r+0x8b0>
 8003868:	46d9      	mov	r9, fp
 800386a:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
 800386e:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 8003872:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003874:	9306      	str	r3, [sp, #24]
 8003876:	e404      	b.n	8003082 <_dtoa_r+0x5ae>
 8003878:	9b00      	ldr	r3, [sp, #0]
 800387a:	2b39      	cmp	r3, #57	; 0x39
 800387c:	4621      	mov	r1, r4
 800387e:	4632      	mov	r2, r6
 8003880:	f107 0401 	add.w	r4, r7, #1
 8003884:	465e      	mov	r6, fp
 8003886:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800388a:	d0d1      	beq.n	8003830 <_dtoa_r+0xd5c>
 800388c:	2a00      	cmp	r2, #0
 800388e:	f77f af03 	ble.w	8003698 <_dtoa_r+0xbc4>
 8003892:	460b      	mov	r3, r1
 8003894:	3331      	adds	r3, #49	; 0x31
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	e6fe      	b.n	8003698 <_dtoa_r+0xbc4>
 800389a:	f47f aefd 	bne.w	8003698 <_dtoa_r+0xbc4>
 800389e:	9b00      	ldr	r3, [sp, #0]
 80038a0:	07da      	lsls	r2, r3, #31
 80038a2:	f57f aef9 	bpl.w	8003698 <_dtoa_r+0xbc4>
 80038a6:	e7bc      	b.n	8003822 <_dtoa_r+0xd4e>
 80038a8:	4629      	mov	r1, r5
 80038aa:	2300      	movs	r3, #0
 80038ac:	220a      	movs	r2, #10
 80038ae:	4648      	mov	r0, r9
 80038b0:	f000 fb7a 	bl	8003fa8 <__multadd>
 80038b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	4605      	mov	r5, r0
 80038ba:	dd09      	ble.n	80038d0 <_dtoa_r+0xdfc>
 80038bc:	9309      	str	r3, [sp, #36]	; 0x24
 80038be:	e484      	b.n	80031ca <_dtoa_r+0x6f6>
 80038c0:	9b02      	ldr	r3, [sp, #8]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	dc0e      	bgt.n	80038e4 <_dtoa_r+0xe10>
 80038c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038c8:	e507      	b.n	80032da <_dtoa_r+0x806>
 80038ca:	2602      	movs	r6, #2
 80038cc:	f7ff ba70 	b.w	8002db0 <_dtoa_r+0x2dc>
 80038d0:	9b02      	ldr	r3, [sp, #8]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	dc06      	bgt.n	80038e4 <_dtoa_r+0xe10>
 80038d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038d8:	e7f0      	b.n	80038bc <_dtoa_r+0xde8>
 80038da:	f43f ac59 	beq.w	8003190 <_dtoa_r+0x6bc>
 80038de:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 80038e2:	e450      	b.n	8003186 <_dtoa_r+0x6b2>
 80038e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038e6:	9309      	str	r3, [sp, #36]	; 0x24
 80038e8:	e678      	b.n	80035dc <_dtoa_r+0xb08>
 80038ea:	bf00      	nop
 80038ec:	40240000 	.word	0x40240000
 80038f0:	401c0000 	.word	0x401c0000
 80038f4:	3fe00000 	.word	0x3fe00000

080038f8 <__localeconv_l>:
 80038f8:	30f0      	adds	r0, #240	; 0xf0
 80038fa:	4770      	bx	lr

080038fc <_localeconv_r>:
 80038fc:	4a04      	ldr	r2, [pc, #16]	; (8003910 <_localeconv_r+0x14>)
 80038fe:	4b05      	ldr	r3, [pc, #20]	; (8003914 <_localeconv_r+0x18>)
 8003900:	6812      	ldr	r2, [r2, #0]
 8003902:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8003904:	2800      	cmp	r0, #0
 8003906:	bf08      	it	eq
 8003908:	4618      	moveq	r0, r3
 800390a:	30f0      	adds	r0, #240	; 0xf0
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	20000808 	.word	0x20000808
 8003914:	20001048 	.word	0x20001048

08003918 <localeconv>:
 8003918:	4a04      	ldr	r2, [pc, #16]	; (800392c <localeconv+0x14>)
 800391a:	4b05      	ldr	r3, [pc, #20]	; (8003930 <localeconv+0x18>)
 800391c:	6812      	ldr	r2, [r2, #0]
 800391e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8003920:	2800      	cmp	r0, #0
 8003922:	bf08      	it	eq
 8003924:	4618      	moveq	r0, r3
 8003926:	30f0      	adds	r0, #240	; 0xf0
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20000808 	.word	0x20000808
 8003930:	20001048 	.word	0x20001048

08003934 <_malloc_r>:
 8003934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003938:	f101 050b 	add.w	r5, r1, #11
 800393c:	2d16      	cmp	r5, #22
 800393e:	b083      	sub	sp, #12
 8003940:	4606      	mov	r6, r0
 8003942:	d823      	bhi.n	800398c <_malloc_r+0x58>
 8003944:	2910      	cmp	r1, #16
 8003946:	f200 80b9 	bhi.w	8003abc <_malloc_r+0x188>
 800394a:	f000 faf9 	bl	8003f40 <__malloc_lock>
 800394e:	2510      	movs	r5, #16
 8003950:	2318      	movs	r3, #24
 8003952:	2002      	movs	r0, #2
 8003954:	4fd2      	ldr	r7, [pc, #840]	; (8003ca0 <_malloc_r+0x36c>)
 8003956:	443b      	add	r3, r7
 8003958:	f1a3 0208 	sub.w	r2, r3, #8
 800395c:	685c      	ldr	r4, [r3, #4]
 800395e:	4294      	cmp	r4, r2
 8003960:	f000 816f 	beq.w	8003c42 <_malloc_r+0x30e>
 8003964:	6863      	ldr	r3, [r4, #4]
 8003966:	f023 0303 	bic.w	r3, r3, #3
 800396a:	4423      	add	r3, r4
 800396c:	e9d4 5102 	ldrd	r5, r1, [r4, #8]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	60e9      	str	r1, [r5, #12]
 8003974:	f042 0201 	orr.w	r2, r2, #1
 8003978:	608d      	str	r5, [r1, #8]
 800397a:	4630      	mov	r0, r6
 800397c:	605a      	str	r2, [r3, #4]
 800397e:	f000 fae1 	bl	8003f44 <__malloc_unlock>
 8003982:	3408      	adds	r4, #8
 8003984:	4620      	mov	r0, r4
 8003986:	b003      	add	sp, #12
 8003988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800398c:	f035 0507 	bics.w	r5, r5, #7
 8003990:	f100 8094 	bmi.w	8003abc <_malloc_r+0x188>
 8003994:	42a9      	cmp	r1, r5
 8003996:	f200 8091 	bhi.w	8003abc <_malloc_r+0x188>
 800399a:	f000 fad1 	bl	8003f40 <__malloc_lock>
 800399e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80039a2:	f0c0 8183 	bcc.w	8003cac <_malloc_r+0x378>
 80039a6:	0a6b      	lsrs	r3, r5, #9
 80039a8:	f000 808f 	beq.w	8003aca <_malloc_r+0x196>
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	f200 814f 	bhi.w	8003c50 <_malloc_r+0x31c>
 80039b2:	09ab      	lsrs	r3, r5, #6
 80039b4:	f103 0039 	add.w	r0, r3, #57	; 0x39
 80039b8:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 80039bc:	00c3      	lsls	r3, r0, #3
 80039be:	4fb8      	ldr	r7, [pc, #736]	; (8003ca0 <_malloc_r+0x36c>)
 80039c0:	443b      	add	r3, r7
 80039c2:	f1a3 0108 	sub.w	r1, r3, #8
 80039c6:	685c      	ldr	r4, [r3, #4]
 80039c8:	42a1      	cmp	r1, r4
 80039ca:	d106      	bne.n	80039da <_malloc_r+0xa6>
 80039cc:	e00c      	b.n	80039e8 <_malloc_r+0xb4>
 80039ce:	2a00      	cmp	r2, #0
 80039d0:	f280 8126 	bge.w	8003c20 <_malloc_r+0x2ec>
 80039d4:	68e4      	ldr	r4, [r4, #12]
 80039d6:	42a1      	cmp	r1, r4
 80039d8:	d006      	beq.n	80039e8 <_malloc_r+0xb4>
 80039da:	6863      	ldr	r3, [r4, #4]
 80039dc:	f023 0303 	bic.w	r3, r3, #3
 80039e0:	1b5a      	subs	r2, r3, r5
 80039e2:	2a0f      	cmp	r2, #15
 80039e4:	ddf3      	ble.n	80039ce <_malloc_r+0x9a>
 80039e6:	4660      	mov	r0, ip
 80039e8:	693c      	ldr	r4, [r7, #16]
 80039ea:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8003ca4 <_malloc_r+0x370>
 80039ee:	4564      	cmp	r4, ip
 80039f0:	d071      	beq.n	8003ad6 <_malloc_r+0x1a2>
 80039f2:	6863      	ldr	r3, [r4, #4]
 80039f4:	f023 0303 	bic.w	r3, r3, #3
 80039f8:	1b5a      	subs	r2, r3, r5
 80039fa:	2a0f      	cmp	r2, #15
 80039fc:	f300 813e 	bgt.w	8003c7c <_malloc_r+0x348>
 8003a00:	2a00      	cmp	r2, #0
 8003a02:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 8003a06:	f280 812f 	bge.w	8003c68 <_malloc_r+0x334>
 8003a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a0e:	f080 8169 	bcs.w	8003ce4 <_malloc_r+0x3b0>
 8003a12:	08db      	lsrs	r3, r3, #3
 8003a14:	1c59      	adds	r1, r3, #1
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	f857 8031 	ldr.w	r8, [r7, r1, lsl #3]
 8003a1c:	f8c4 8008 	str.w	r8, [r4, #8]
 8003a20:	f04f 0e01 	mov.w	lr, #1
 8003a24:	109b      	asrs	r3, r3, #2
 8003a26:	fa0e f303 	lsl.w	r3, lr, r3
 8003a2a:	eb07 0ec1 	add.w	lr, r7, r1, lsl #3
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f1ae 0208 	sub.w	r2, lr, #8
 8003a34:	60e2      	str	r2, [r4, #12]
 8003a36:	607b      	str	r3, [r7, #4]
 8003a38:	f847 4031 	str.w	r4, [r7, r1, lsl #3]
 8003a3c:	f8c8 400c 	str.w	r4, [r8, #12]
 8003a40:	1082      	asrs	r2, r0, #2
 8003a42:	2401      	movs	r4, #1
 8003a44:	4094      	lsls	r4, r2
 8003a46:	429c      	cmp	r4, r3
 8003a48:	d84b      	bhi.n	8003ae2 <_malloc_r+0x1ae>
 8003a4a:	421c      	tst	r4, r3
 8003a4c:	d106      	bne.n	8003a5c <_malloc_r+0x128>
 8003a4e:	f020 0003 	bic.w	r0, r0, #3
 8003a52:	0064      	lsls	r4, r4, #1
 8003a54:	421c      	tst	r4, r3
 8003a56:	f100 0004 	add.w	r0, r0, #4
 8003a5a:	d0fa      	beq.n	8003a52 <_malloc_r+0x11e>
 8003a5c:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8003a60:	46ce      	mov	lr, r9
 8003a62:	4680      	mov	r8, r0
 8003a64:	f8de 300c 	ldr.w	r3, [lr, #12]
 8003a68:	459e      	cmp	lr, r3
 8003a6a:	d107      	bne.n	8003a7c <_malloc_r+0x148>
 8003a6c:	e122      	b.n	8003cb4 <_malloc_r+0x380>
 8003a6e:	2a00      	cmp	r2, #0
 8003a70:	f280 8129 	bge.w	8003cc6 <_malloc_r+0x392>
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	459e      	cmp	lr, r3
 8003a78:	f000 811c 	beq.w	8003cb4 <_malloc_r+0x380>
 8003a7c:	6859      	ldr	r1, [r3, #4]
 8003a7e:	f021 0103 	bic.w	r1, r1, #3
 8003a82:	1b4a      	subs	r2, r1, r5
 8003a84:	2a0f      	cmp	r2, #15
 8003a86:	ddf2      	ble.n	8003a6e <_malloc_r+0x13a>
 8003a88:	e9d3 8e02 	ldrd	r8, lr, [r3, #8]
 8003a8c:	195c      	adds	r4, r3, r5
 8003a8e:	f045 0501 	orr.w	r5, r5, #1
 8003a92:	605d      	str	r5, [r3, #4]
 8003a94:	f042 0501 	orr.w	r5, r2, #1
 8003a98:	f8c8 e00c 	str.w	lr, [r8, #12]
 8003a9c:	4630      	mov	r0, r6
 8003a9e:	f8ce 8008 	str.w	r8, [lr, #8]
 8003aa2:	e9c7 4404 	strd	r4, r4, [r7, #16]
 8003aa6:	e9c4 cc02 	strd	ip, ip, [r4, #8]
 8003aaa:	6065      	str	r5, [r4, #4]
 8003aac:	505a      	str	r2, [r3, r1]
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	f000 fa48 	bl	8003f44 <__malloc_unlock>
 8003ab4:	9b00      	ldr	r3, [sp, #0]
 8003ab6:	f103 0408 	add.w	r4, r3, #8
 8003aba:	e763      	b.n	8003984 <_malloc_r+0x50>
 8003abc:	2400      	movs	r4, #0
 8003abe:	230c      	movs	r3, #12
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	6033      	str	r3, [r6, #0]
 8003ac4:	b003      	add	sp, #12
 8003ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ace:	2040      	movs	r0, #64	; 0x40
 8003ad0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 8003ad4:	e773      	b.n	80039be <_malloc_r+0x8a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	1082      	asrs	r2, r0, #2
 8003ada:	2401      	movs	r4, #1
 8003adc:	4094      	lsls	r4, r2
 8003ade:	429c      	cmp	r4, r3
 8003ae0:	d9b3      	bls.n	8003a4a <_malloc_r+0x116>
 8003ae2:	68bc      	ldr	r4, [r7, #8]
 8003ae4:	6863      	ldr	r3, [r4, #4]
 8003ae6:	f023 0903 	bic.w	r9, r3, #3
 8003aea:	45a9      	cmp	r9, r5
 8003aec:	d304      	bcc.n	8003af8 <_malloc_r+0x1c4>
 8003aee:	eba9 0305 	sub.w	r3, r9, r5
 8003af2:	2b0f      	cmp	r3, #15
 8003af4:	f300 8084 	bgt.w	8003c00 <_malloc_r+0x2cc>
 8003af8:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 8003ca8 <_malloc_r+0x374>
 8003afc:	f8d7 2408 	ldr.w	r2, [r7, #1032]	; 0x408
 8003b00:	f8da 3000 	ldr.w	r3, [sl]
 8003b04:	3201      	adds	r2, #1
 8003b06:	eb05 0803 	add.w	r8, r5, r3
 8003b0a:	f000 8147 	beq.w	8003d9c <_malloc_r+0x468>
 8003b0e:	f508 5880 	add.w	r8, r8, #4096	; 0x1000
 8003b12:	f108 080f 	add.w	r8, r8, #15
 8003b16:	f428 687f 	bic.w	r8, r8, #4080	; 0xff0
 8003b1a:	f028 080f 	bic.w	r8, r8, #15
 8003b1e:	4641      	mov	r1, r8
 8003b20:	4630      	mov	r0, r6
 8003b22:	f004 fd75 	bl	8008610 <_sbrk_r>
 8003b26:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003b2a:	4683      	mov	fp, r0
 8003b2c:	f000 8103 	beq.w	8003d36 <_malloc_r+0x402>
 8003b30:	eb04 0009 	add.w	r0, r4, r9
 8003b34:	4558      	cmp	r0, fp
 8003b36:	f200 80fc 	bhi.w	8003d32 <_malloc_r+0x3fe>
 8003b3a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003b3e:	eb08 0102 	add.w	r1, r8, r2
 8003b42:	f8ca 1004 	str.w	r1, [sl, #4]
 8003b46:	f000 815a 	beq.w	8003dfe <_malloc_r+0x4ca>
 8003b4a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8003b4e:	3301      	adds	r3, #1
 8003b50:	bf1b      	ittet	ne
 8003b52:	ebab 0200 	subne.w	r2, fp, r0
 8003b56:	1852      	addne	r2, r2, r1
 8003b58:	f8c7 b408 	streq.w	fp, [r7, #1032]	; 0x408
 8003b5c:	f8ca 2004 	strne.w	r2, [sl, #4]
 8003b60:	f01b 0307 	ands.w	r3, fp, #7
 8003b64:	f000 8130 	beq.w	8003dc8 <_malloc_r+0x494>
 8003b68:	f1c3 0208 	rsb	r2, r3, #8
 8003b6c:	4493      	add	fp, r2
 8003b6e:	f5c3 5280 	rsb	r2, r3, #4096	; 0x1000
 8003b72:	44d8      	add	r8, fp
 8003b74:	3208      	adds	r2, #8
 8003b76:	eba2 0208 	sub.w	r2, r2, r8
 8003b7a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003b7e:	4611      	mov	r1, r2
 8003b80:	4630      	mov	r0, r6
 8003b82:	9301      	str	r3, [sp, #4]
 8003b84:	9200      	str	r2, [sp, #0]
 8003b86:	f004 fd43 	bl	8008610 <_sbrk_r>
 8003b8a:	1c42      	adds	r2, r0, #1
 8003b8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b90:	f000 8166 	beq.w	8003e60 <_malloc_r+0x52c>
 8003b94:	f8da 1004 	ldr.w	r1, [sl, #4]
 8003b98:	f8c7 b008 	str.w	fp, [r7, #8]
 8003b9c:	eba0 030b 	sub.w	r3, r0, fp
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	4411      	add	r1, r2
 8003ba8:	42bc      	cmp	r4, r7
 8003baa:	f8cb 3004 	str.w	r3, [fp, #4]
 8003bae:	f8ca 1004 	str.w	r1, [sl, #4]
 8003bb2:	d014      	beq.n	8003bde <_malloc_r+0x2aa>
 8003bb4:	f1b9 0f0f 	cmp.w	r9, #15
 8003bb8:	f240 8138 	bls.w	8003e2c <_malloc_r+0x4f8>
 8003bbc:	6862      	ldr	r2, [r4, #4]
 8003bbe:	f1a9 030c 	sub.w	r3, r9, #12
 8003bc2:	f023 0307 	bic.w	r3, r3, #7
 8003bc6:	f002 0201 	and.w	r2, r2, #1
 8003bca:	18e0      	adds	r0, r4, r3
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	f04f 0c05 	mov.w	ip, #5
 8003bd2:	2b0f      	cmp	r3, #15
 8003bd4:	6062      	str	r2, [r4, #4]
 8003bd6:	e9c0 cc01 	strd	ip, ip, [r0, #4]
 8003bda:	f200 8146 	bhi.w	8003e6a <_malloc_r+0x536>
 8003bde:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 8003be2:	68bc      	ldr	r4, [r7, #8]
 8003be4:	4299      	cmp	r1, r3
 8003be6:	f8da 3030 	ldr.w	r3, [sl, #48]	; 0x30
 8003bea:	6862      	ldr	r2, [r4, #4]
 8003bec:	bf88      	it	hi
 8003bee:	f8ca 102c 	strhi.w	r1, [sl, #44]	; 0x2c
 8003bf2:	4299      	cmp	r1, r3
 8003bf4:	f022 0203 	bic.w	r2, r2, #3
 8003bf8:	bf88      	it	hi
 8003bfa:	f8ca 1030 	strhi.w	r1, [sl, #48]	; 0x30
 8003bfe:	e09e      	b.n	8003d3e <_malloc_r+0x40a>
 8003c00:	1962      	adds	r2, r4, r5
 8003c02:	f043 0301 	orr.w	r3, r3, #1
 8003c06:	f045 0501 	orr.w	r5, r5, #1
 8003c0a:	6065      	str	r5, [r4, #4]
 8003c0c:	4630      	mov	r0, r6
 8003c0e:	60ba      	str	r2, [r7, #8]
 8003c10:	6053      	str	r3, [r2, #4]
 8003c12:	f000 f997 	bl	8003f44 <__malloc_unlock>
 8003c16:	3408      	adds	r4, #8
 8003c18:	4620      	mov	r0, r4
 8003c1a:	b003      	add	sp, #12
 8003c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c20:	4423      	add	r3, r4
 8003c22:	68e1      	ldr	r1, [r4, #12]
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	68a5      	ldr	r5, [r4, #8]
 8003c28:	f042 0201 	orr.w	r2, r2, #1
 8003c2c:	60e9      	str	r1, [r5, #12]
 8003c2e:	4630      	mov	r0, r6
 8003c30:	608d      	str	r5, [r1, #8]
 8003c32:	605a      	str	r2, [r3, #4]
 8003c34:	f000 f986 	bl	8003f44 <__malloc_unlock>
 8003c38:	3408      	adds	r4, #8
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	b003      	add	sp, #12
 8003c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c42:	68dc      	ldr	r4, [r3, #12]
 8003c44:	42a3      	cmp	r3, r4
 8003c46:	bf08      	it	eq
 8003c48:	3002      	addeq	r0, #2
 8003c4a:	f43f aecd 	beq.w	80039e8 <_malloc_r+0xb4>
 8003c4e:	e689      	b.n	8003964 <_malloc_r+0x30>
 8003c50:	2b14      	cmp	r3, #20
 8003c52:	d968      	bls.n	8003d26 <_malloc_r+0x3f2>
 8003c54:	2b54      	cmp	r3, #84	; 0x54
 8003c56:	f200 80a4 	bhi.w	8003da2 <_malloc_r+0x46e>
 8003c5a:	0b2b      	lsrs	r3, r5, #12
 8003c5c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8003c60:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 8003c64:	00c3      	lsls	r3, r0, #3
 8003c66:	e6aa      	b.n	80039be <_malloc_r+0x8a>
 8003c68:	4423      	add	r3, r4
 8003c6a:	4630      	mov	r0, r6
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	605a      	str	r2, [r3, #4]
 8003c74:	3408      	adds	r4, #8
 8003c76:	f000 f965 	bl	8003f44 <__malloc_unlock>
 8003c7a:	e683      	b.n	8003984 <_malloc_r+0x50>
 8003c7c:	1961      	adds	r1, r4, r5
 8003c7e:	f045 0e01 	orr.w	lr, r5, #1
 8003c82:	f042 0501 	orr.w	r5, r2, #1
 8003c86:	f8c4 e004 	str.w	lr, [r4, #4]
 8003c8a:	4630      	mov	r0, r6
 8003c8c:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8003c90:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8003c94:	604d      	str	r5, [r1, #4]
 8003c96:	50e2      	str	r2, [r4, r3]
 8003c98:	f000 f954 	bl	8003f44 <__malloc_unlock>
 8003c9c:	3408      	adds	r4, #8
 8003c9e:	e671      	b.n	8003984 <_malloc_r+0x50>
 8003ca0:	20000c38 	.word	0x20000c38
 8003ca4:	20000c40 	.word	0x20000c40
 8003ca8:	200011e8 	.word	0x200011e8
 8003cac:	08e8      	lsrs	r0, r5, #3
 8003cae:	f105 0308 	add.w	r3, r5, #8
 8003cb2:	e64f      	b.n	8003954 <_malloc_r+0x20>
 8003cb4:	f108 0801 	add.w	r8, r8, #1
 8003cb8:	f018 0f03 	tst.w	r8, #3
 8003cbc:	f10e 0e08 	add.w	lr, lr, #8
 8003cc0:	f47f aed0 	bne.w	8003a64 <_malloc_r+0x130>
 8003cc4:	e052      	b.n	8003d6c <_malloc_r+0x438>
 8003cc6:	4419      	add	r1, r3
 8003cc8:	461c      	mov	r4, r3
 8003cca:	684a      	ldr	r2, [r1, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	604a      	str	r2, [r1, #4]
 8003cd8:	4630      	mov	r0, r6
 8003cda:	60eb      	str	r3, [r5, #12]
 8003cdc:	609d      	str	r5, [r3, #8]
 8003cde:	f000 f931 	bl	8003f44 <__malloc_unlock>
 8003ce2:	e64f      	b.n	8003984 <_malloc_r+0x50>
 8003ce4:	0a5a      	lsrs	r2, r3, #9
 8003ce6:	2a04      	cmp	r2, #4
 8003ce8:	d935      	bls.n	8003d56 <_malloc_r+0x422>
 8003cea:	2a14      	cmp	r2, #20
 8003cec:	d87f      	bhi.n	8003dee <_malloc_r+0x4ba>
 8003cee:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8003cf2:	00c9      	lsls	r1, r1, #3
 8003cf4:	325b      	adds	r2, #91	; 0x5b
 8003cf6:	eb07 0e01 	add.w	lr, r7, r1
 8003cfa:	5879      	ldr	r1, [r7, r1]
 8003cfc:	f1ae 0e08 	sub.w	lr, lr, #8
 8003d00:	458e      	cmp	lr, r1
 8003d02:	d058      	beq.n	8003db6 <_malloc_r+0x482>
 8003d04:	684a      	ldr	r2, [r1, #4]
 8003d06:	f022 0203 	bic.w	r2, r2, #3
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d902      	bls.n	8003d14 <_malloc_r+0x3e0>
 8003d0e:	6889      	ldr	r1, [r1, #8]
 8003d10:	458e      	cmp	lr, r1
 8003d12:	d1f7      	bne.n	8003d04 <_malloc_r+0x3d0>
 8003d14:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	e9c4 1e02 	strd	r1, lr, [r4, #8]
 8003d1e:	f8ce 4008 	str.w	r4, [lr, #8]
 8003d22:	60cc      	str	r4, [r1, #12]
 8003d24:	e68c      	b.n	8003a40 <_malloc_r+0x10c>
 8003d26:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8003d2a:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 8003d2e:	00c3      	lsls	r3, r0, #3
 8003d30:	e645      	b.n	80039be <_malloc_r+0x8a>
 8003d32:	42bc      	cmp	r4, r7
 8003d34:	d07e      	beq.n	8003e34 <_malloc_r+0x500>
 8003d36:	68bc      	ldr	r4, [r7, #8]
 8003d38:	6862      	ldr	r2, [r4, #4]
 8003d3a:	f022 0203 	bic.w	r2, r2, #3
 8003d3e:	4295      	cmp	r5, r2
 8003d40:	eba2 0305 	sub.w	r3, r2, r5
 8003d44:	d802      	bhi.n	8003d4c <_malloc_r+0x418>
 8003d46:	2b0f      	cmp	r3, #15
 8003d48:	f73f af5a 	bgt.w	8003c00 <_malloc_r+0x2cc>
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	f000 f8f9 	bl	8003f44 <__malloc_unlock>
 8003d52:	2400      	movs	r4, #0
 8003d54:	e616      	b.n	8003984 <_malloc_r+0x50>
 8003d56:	099a      	lsrs	r2, r3, #6
 8003d58:	f102 0139 	add.w	r1, r2, #57	; 0x39
 8003d5c:	00c9      	lsls	r1, r1, #3
 8003d5e:	3238      	adds	r2, #56	; 0x38
 8003d60:	e7c9      	b.n	8003cf6 <_malloc_r+0x3c2>
 8003d62:	f8d9 9000 	ldr.w	r9, [r9]
 8003d66:	4599      	cmp	r9, r3
 8003d68:	f040 8095 	bne.w	8003e96 <_malloc_r+0x562>
 8003d6c:	f010 0f03 	tst.w	r0, #3
 8003d70:	f1a9 0308 	sub.w	r3, r9, #8
 8003d74:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8003d78:	d1f3      	bne.n	8003d62 <_malloc_r+0x42e>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	ea23 0304 	bic.w	r3, r3, r4
 8003d80:	607b      	str	r3, [r7, #4]
 8003d82:	0064      	lsls	r4, r4, #1
 8003d84:	429c      	cmp	r4, r3
 8003d86:	f63f aeac 	bhi.w	8003ae2 <_malloc_r+0x1ae>
 8003d8a:	b91c      	cbnz	r4, 8003d94 <_malloc_r+0x460>
 8003d8c:	e6a9      	b.n	8003ae2 <_malloc_r+0x1ae>
 8003d8e:	0064      	lsls	r4, r4, #1
 8003d90:	f108 0804 	add.w	r8, r8, #4
 8003d94:	421c      	tst	r4, r3
 8003d96:	d0fa      	beq.n	8003d8e <_malloc_r+0x45a>
 8003d98:	4640      	mov	r0, r8
 8003d9a:	e65f      	b.n	8003a5c <_malloc_r+0x128>
 8003d9c:	f108 0810 	add.w	r8, r8, #16
 8003da0:	e6bd      	b.n	8003b1e <_malloc_r+0x1ea>
 8003da2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003da6:	d836      	bhi.n	8003e16 <_malloc_r+0x4e2>
 8003da8:	0beb      	lsrs	r3, r5, #15
 8003daa:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8003dae:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 8003db2:	00c3      	lsls	r3, r0, #3
 8003db4:	e603      	b.n	80039be <_malloc_r+0x8a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	1092      	asrs	r2, r2, #2
 8003dba:	f04f 0801 	mov.w	r8, #1
 8003dbe:	fa08 f202 	lsl.w	r2, r8, r2
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	607b      	str	r3, [r7, #4]
 8003dc6:	e7a8      	b.n	8003d1a <_malloc_r+0x3e6>
 8003dc8:	44d8      	add	r8, fp
 8003dca:	f1c8 0200 	rsb	r2, r8, #0
 8003dce:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4630      	mov	r0, r6
 8003dd6:	9301      	str	r3, [sp, #4]
 8003dd8:	9200      	str	r2, [sp, #0]
 8003dda:	f004 fc19 	bl	8008610 <_sbrk_r>
 8003dde:	1c43      	adds	r3, r0, #1
 8003de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003de4:	f47f aed6 	bne.w	8003b94 <_malloc_r+0x260>
 8003de8:	4640      	mov	r0, r8
 8003dea:	461a      	mov	r2, r3
 8003dec:	e6d2      	b.n	8003b94 <_malloc_r+0x260>
 8003dee:	2a54      	cmp	r2, #84	; 0x54
 8003df0:	d827      	bhi.n	8003e42 <_malloc_r+0x50e>
 8003df2:	0b1a      	lsrs	r2, r3, #12
 8003df4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 8003df8:	00c9      	lsls	r1, r1, #3
 8003dfa:	326e      	adds	r2, #110	; 0x6e
 8003dfc:	e77b      	b.n	8003cf6 <_malloc_r+0x3c2>
 8003dfe:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f47f aea1 	bne.w	8003b4a <_malloc_r+0x216>
 8003e08:	eb09 0308 	add.w	r3, r9, r8
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	f043 0301 	orr.w	r3, r3, #1
 8003e12:	6053      	str	r3, [r2, #4]
 8003e14:	e6e3      	b.n	8003bde <_malloc_r+0x2aa>
 8003e16:	f240 5254 	movw	r2, #1364	; 0x554
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d81a      	bhi.n	8003e54 <_malloc_r+0x520>
 8003e1e:	0cab      	lsrs	r3, r5, #18
 8003e20:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8003e24:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 8003e28:	00c3      	lsls	r3, r0, #3
 8003e2a:	e5c8      	b.n	80039be <_malloc_r+0x8a>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f8cb 3004 	str.w	r3, [fp, #4]
 8003e32:	e78b      	b.n	8003d4c <_malloc_r+0x418>
 8003e34:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003e38:	eb08 0102 	add.w	r1, r8, r2
 8003e3c:	f8ca 1004 	str.w	r1, [sl, #4]
 8003e40:	e683      	b.n	8003b4a <_malloc_r+0x216>
 8003e42:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003e46:	d818      	bhi.n	8003e7a <_malloc_r+0x546>
 8003e48:	0bda      	lsrs	r2, r3, #15
 8003e4a:	f102 0178 	add.w	r1, r2, #120	; 0x78
 8003e4e:	00c9      	lsls	r1, r1, #3
 8003e50:	3277      	adds	r2, #119	; 0x77
 8003e52:	e750      	b.n	8003cf6 <_malloc_r+0x3c2>
 8003e54:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8003e58:	207f      	movs	r0, #127	; 0x7f
 8003e5a:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 8003e5e:	e5ae      	b.n	80039be <_malloc_r+0x8a>
 8003e60:	3b08      	subs	r3, #8
 8003e62:	eb08 0003 	add.w	r0, r8, r3
 8003e66:	2200      	movs	r2, #0
 8003e68:	e694      	b.n	8003b94 <_malloc_r+0x260>
 8003e6a:	f104 0108 	add.w	r1, r4, #8
 8003e6e:	4630      	mov	r0, r6
 8003e70:	f001 fb18 	bl	80054a4 <_free_r>
 8003e74:	f8da 1004 	ldr.w	r1, [sl, #4]
 8003e78:	e6b1      	b.n	8003bde <_malloc_r+0x2aa>
 8003e7a:	f240 5154 	movw	r1, #1364	; 0x554
 8003e7e:	428a      	cmp	r2, r1
 8003e80:	d805      	bhi.n	8003e8e <_malloc_r+0x55a>
 8003e82:	0c9a      	lsrs	r2, r3, #18
 8003e84:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 8003e88:	00c9      	lsls	r1, r1, #3
 8003e8a:	327c      	adds	r2, #124	; 0x7c
 8003e8c:	e733      	b.n	8003cf6 <_malloc_r+0x3c2>
 8003e8e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8003e92:	227e      	movs	r2, #126	; 0x7e
 8003e94:	e72f      	b.n	8003cf6 <_malloc_r+0x3c2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	e773      	b.n	8003d82 <_malloc_r+0x44e>
 8003e9a:	bf00      	nop
 8003e9c:	0000      	movs	r0, r0
	...

08003ea0 <memchr>:
 8003ea0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8003ea4:	2a10      	cmp	r2, #16
 8003ea6:	db2b      	blt.n	8003f00 <memchr+0x60>
 8003ea8:	f010 0f07 	tst.w	r0, #7
 8003eac:	d008      	beq.n	8003ec0 <memchr+0x20>
 8003eae:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003eb2:	3a01      	subs	r2, #1
 8003eb4:	428b      	cmp	r3, r1
 8003eb6:	d02d      	beq.n	8003f14 <memchr+0x74>
 8003eb8:	f010 0f07 	tst.w	r0, #7
 8003ebc:	b342      	cbz	r2, 8003f10 <memchr+0x70>
 8003ebe:	d1f6      	bne.n	8003eae <memchr+0xe>
 8003ec0:	b4f0      	push	{r4, r5, r6, r7}
 8003ec2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8003ec6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8003eca:	f022 0407 	bic.w	r4, r2, #7
 8003ece:	f07f 0700 	mvns.w	r7, #0
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8003ed8:	3c08      	subs	r4, #8
 8003eda:	ea85 0501 	eor.w	r5, r5, r1
 8003ede:	ea86 0601 	eor.w	r6, r6, r1
 8003ee2:	fa85 f547 	uadd8	r5, r5, r7
 8003ee6:	faa3 f587 	sel	r5, r3, r7
 8003eea:	fa86 f647 	uadd8	r6, r6, r7
 8003eee:	faa5 f687 	sel	r6, r5, r7
 8003ef2:	b98e      	cbnz	r6, 8003f18 <memchr+0x78>
 8003ef4:	d1ee      	bne.n	8003ed4 <memchr+0x34>
 8003ef6:	bcf0      	pop	{r4, r5, r6, r7}
 8003ef8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8003efc:	f002 0207 	and.w	r2, r2, #7
 8003f00:	b132      	cbz	r2, 8003f10 <memchr+0x70>
 8003f02:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003f06:	3a01      	subs	r2, #1
 8003f08:	ea83 0301 	eor.w	r3, r3, r1
 8003f0c:	b113      	cbz	r3, 8003f14 <memchr+0x74>
 8003f0e:	d1f8      	bne.n	8003f02 <memchr+0x62>
 8003f10:	2000      	movs	r0, #0
 8003f12:	4770      	bx	lr
 8003f14:	3801      	subs	r0, #1
 8003f16:	4770      	bx	lr
 8003f18:	2d00      	cmp	r5, #0
 8003f1a:	bf06      	itte	eq
 8003f1c:	4635      	moveq	r5, r6
 8003f1e:	3803      	subeq	r0, #3
 8003f20:	3807      	subne	r0, #7
 8003f22:	f015 0f01 	tst.w	r5, #1
 8003f26:	d107      	bne.n	8003f38 <memchr+0x98>
 8003f28:	3001      	adds	r0, #1
 8003f2a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8003f2e:	bf02      	ittt	eq
 8003f30:	3001      	addeq	r0, #1
 8003f32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8003f36:	3001      	addeq	r0, #1
 8003f38:	bcf0      	pop	{r4, r5, r6, r7}
 8003f3a:	3801      	subs	r0, #1
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop

08003f40 <__malloc_lock>:
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop

08003f44 <__malloc_unlock>:
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop

08003f48 <_Balloc>:
 8003f48:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003f4a:	b570      	push	{r4, r5, r6, lr}
 8003f4c:	4605      	mov	r5, r0
 8003f4e:	460c      	mov	r4, r1
 8003f50:	b14b      	cbz	r3, 8003f66 <_Balloc+0x1e>
 8003f52:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003f56:	b180      	cbz	r0, 8003f7a <_Balloc+0x32>
 8003f58:	6802      	ldr	r2, [r0, #0]
 8003f5a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003f64:	bd70      	pop	{r4, r5, r6, pc}
 8003f66:	2221      	movs	r2, #33	; 0x21
 8003f68:	2104      	movs	r1, #4
 8003f6a:	f001 fa17 	bl	800539c <_calloc_r>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	64e8      	str	r0, [r5, #76]	; 0x4c
 8003f72:	2800      	cmp	r0, #0
 8003f74:	d1ed      	bne.n	8003f52 <_Balloc+0xa>
 8003f76:	2000      	movs	r0, #0
 8003f78:	bd70      	pop	{r4, r5, r6, pc}
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	fa01 f604 	lsl.w	r6, r1, r4
 8003f80:	1d72      	adds	r2, r6, #5
 8003f82:	4628      	mov	r0, r5
 8003f84:	0092      	lsls	r2, r2, #2
 8003f86:	f001 fa09 	bl	800539c <_calloc_r>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d0f3      	beq.n	8003f76 <_Balloc+0x2e>
 8003f8e:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8003f92:	e7e4      	b.n	8003f5e <_Balloc+0x16>

08003f94 <_Bfree>:
 8003f94:	b131      	cbz	r1, 8003fa4 <_Bfree+0x10>
 8003f96:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003f98:	684a      	ldr	r2, [r1, #4]
 8003f9a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003f9e:	6008      	str	r0, [r1, #0]
 8003fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop

08003fa8 <__multadd>:
 8003fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003faa:	690c      	ldr	r4, [r1, #16]
 8003fac:	b083      	sub	sp, #12
 8003fae:	460d      	mov	r5, r1
 8003fb0:	4606      	mov	r6, r0
 8003fb2:	f101 0c14 	add.w	ip, r1, #20
 8003fb6:	2700      	movs	r7, #0
 8003fb8:	f8dc 0000 	ldr.w	r0, [ip]
 8003fbc:	b281      	uxth	r1, r0
 8003fbe:	fb02 3301 	mla	r3, r2, r1, r3
 8003fc2:	0c01      	lsrs	r1, r0, #16
 8003fc4:	0c18      	lsrs	r0, r3, #16
 8003fc6:	fb02 0101 	mla	r1, r2, r1, r0
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3701      	adds	r7, #1
 8003fce:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8003fd2:	42bc      	cmp	r4, r7
 8003fd4:	f84c 3b04 	str.w	r3, [ip], #4
 8003fd8:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8003fdc:	dcec      	bgt.n	8003fb8 <__multadd+0x10>
 8003fde:	b13b      	cbz	r3, 8003ff0 <__multadd+0x48>
 8003fe0:	68aa      	ldr	r2, [r5, #8]
 8003fe2:	42a2      	cmp	r2, r4
 8003fe4:	dd07      	ble.n	8003ff6 <__multadd+0x4e>
 8003fe6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 8003fea:	3401      	adds	r4, #1
 8003fec:	6153      	str	r3, [r2, #20]
 8003fee:	612c      	str	r4, [r5, #16]
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	b003      	add	sp, #12
 8003ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff6:	6869      	ldr	r1, [r5, #4]
 8003ff8:	9301      	str	r3, [sp, #4]
 8003ffa:	3101      	adds	r1, #1
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	f7ff ffa3 	bl	8003f48 <_Balloc>
 8004002:	692a      	ldr	r2, [r5, #16]
 8004004:	3202      	adds	r2, #2
 8004006:	f105 010c 	add.w	r1, r5, #12
 800400a:	4607      	mov	r7, r0
 800400c:	0092      	lsls	r2, r2, #2
 800400e:	300c      	adds	r0, #12
 8004010:	f7fd f90e 	bl	8001230 <memcpy>
 8004014:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8004016:	6869      	ldr	r1, [r5, #4]
 8004018:	9b01      	ldr	r3, [sp, #4]
 800401a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800401e:	6028      	str	r0, [r5, #0]
 8004020:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8004024:	463d      	mov	r5, r7
 8004026:	e7de      	b.n	8003fe6 <__multadd+0x3e>

08004028 <__s2b>:
 8004028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800402c:	4c23      	ldr	r4, [pc, #140]	; (80040bc <__s2b+0x94>)
 800402e:	9d08      	ldr	r5, [sp, #32]
 8004030:	461e      	mov	r6, r3
 8004032:	3308      	adds	r3, #8
 8004034:	fb84 4c03 	smull	r4, ip, r4, r3
 8004038:	17db      	asrs	r3, r3, #31
 800403a:	ebc3 0c6c 	rsb	ip, r3, ip, asr #1
 800403e:	f1bc 0f01 	cmp.w	ip, #1
 8004042:	4607      	mov	r7, r0
 8004044:	460c      	mov	r4, r1
 8004046:	4690      	mov	r8, r2
 8004048:	dd35      	ble.n	80040b6 <__s2b+0x8e>
 800404a:	2301      	movs	r3, #1
 800404c:	2100      	movs	r1, #0
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	459c      	cmp	ip, r3
 8004052:	f101 0101 	add.w	r1, r1, #1
 8004056:	dcfa      	bgt.n	800404e <__s2b+0x26>
 8004058:	4638      	mov	r0, r7
 800405a:	f7ff ff75 	bl	8003f48 <_Balloc>
 800405e:	2301      	movs	r3, #1
 8004060:	f1b8 0f09 	cmp.w	r8, #9
 8004064:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004068:	dd21      	ble.n	80040ae <__s2b+0x86>
 800406a:	f104 0909 	add.w	r9, r4, #9
 800406e:	464d      	mov	r5, r9
 8004070:	4444      	add	r4, r8
 8004072:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004076:	4601      	mov	r1, r0
 8004078:	3b30      	subs	r3, #48	; 0x30
 800407a:	220a      	movs	r2, #10
 800407c:	4638      	mov	r0, r7
 800407e:	f7ff ff93 	bl	8003fa8 <__multadd>
 8004082:	42ac      	cmp	r4, r5
 8004084:	d1f5      	bne.n	8004072 <__s2b+0x4a>
 8004086:	eb09 0408 	add.w	r4, r9, r8
 800408a:	3c08      	subs	r4, #8
 800408c:	4546      	cmp	r6, r8
 800408e:	dd0c      	ble.n	80040aa <__s2b+0x82>
 8004090:	eba6 0608 	sub.w	r6, r6, r8
 8004094:	4426      	add	r6, r4
 8004096:	f814 3b01 	ldrb.w	r3, [r4], #1
 800409a:	4601      	mov	r1, r0
 800409c:	3b30      	subs	r3, #48	; 0x30
 800409e:	220a      	movs	r2, #10
 80040a0:	4638      	mov	r0, r7
 80040a2:	f7ff ff81 	bl	8003fa8 <__multadd>
 80040a6:	42a6      	cmp	r6, r4
 80040a8:	d1f5      	bne.n	8004096 <__s2b+0x6e>
 80040aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040ae:	340a      	adds	r4, #10
 80040b0:	f04f 0809 	mov.w	r8, #9
 80040b4:	e7ea      	b.n	800408c <__s2b+0x64>
 80040b6:	2100      	movs	r1, #0
 80040b8:	e7ce      	b.n	8004058 <__s2b+0x30>
 80040ba:	bf00      	nop
 80040bc:	38e38e39 	.word	0x38e38e39

080040c0 <__hi0bits>:
 80040c0:	0c02      	lsrs	r2, r0, #16
 80040c2:	0412      	lsls	r2, r2, #16
 80040c4:	4603      	mov	r3, r0
 80040c6:	b9c2      	cbnz	r2, 80040fa <__hi0bits+0x3a>
 80040c8:	0403      	lsls	r3, r0, #16
 80040ca:	2010      	movs	r0, #16
 80040cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80040d0:	bf04      	itt	eq
 80040d2:	021b      	lsleq	r3, r3, #8
 80040d4:	3008      	addeq	r0, #8
 80040d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80040da:	bf04      	itt	eq
 80040dc:	011b      	lsleq	r3, r3, #4
 80040de:	3004      	addeq	r0, #4
 80040e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80040e4:	bf04      	itt	eq
 80040e6:	009b      	lsleq	r3, r3, #2
 80040e8:	3002      	addeq	r0, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	db04      	blt.n	80040f8 <__hi0bits+0x38>
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	d501      	bpl.n	80040f6 <__hi0bits+0x36>
 80040f2:	3001      	adds	r0, #1
 80040f4:	4770      	bx	lr
 80040f6:	2020      	movs	r0, #32
 80040f8:	4770      	bx	lr
 80040fa:	2000      	movs	r0, #0
 80040fc:	e7e6      	b.n	80040cc <__hi0bits+0xc>
 80040fe:	bf00      	nop

08004100 <__lo0bits>:
 8004100:	6803      	ldr	r3, [r0, #0]
 8004102:	f013 0207 	ands.w	r2, r3, #7
 8004106:	4601      	mov	r1, r0
 8004108:	d007      	beq.n	800411a <__lo0bits+0x1a>
 800410a:	07da      	lsls	r2, r3, #31
 800410c:	d41f      	bmi.n	800414e <__lo0bits+0x4e>
 800410e:	0798      	lsls	r0, r3, #30
 8004110:	d51f      	bpl.n	8004152 <__lo0bits+0x52>
 8004112:	085b      	lsrs	r3, r3, #1
 8004114:	600b      	str	r3, [r1, #0]
 8004116:	2001      	movs	r0, #1
 8004118:	4770      	bx	lr
 800411a:	b298      	uxth	r0, r3
 800411c:	b1a0      	cbz	r0, 8004148 <__lo0bits+0x48>
 800411e:	4610      	mov	r0, r2
 8004120:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004124:	bf04      	itt	eq
 8004126:	0a1b      	lsreq	r3, r3, #8
 8004128:	3008      	addeq	r0, #8
 800412a:	071a      	lsls	r2, r3, #28
 800412c:	bf04      	itt	eq
 800412e:	091b      	lsreq	r3, r3, #4
 8004130:	3004      	addeq	r0, #4
 8004132:	079a      	lsls	r2, r3, #30
 8004134:	bf04      	itt	eq
 8004136:	089b      	lsreq	r3, r3, #2
 8004138:	3002      	addeq	r0, #2
 800413a:	07da      	lsls	r2, r3, #31
 800413c:	d402      	bmi.n	8004144 <__lo0bits+0x44>
 800413e:	085b      	lsrs	r3, r3, #1
 8004140:	d00b      	beq.n	800415a <__lo0bits+0x5a>
 8004142:	3001      	adds	r0, #1
 8004144:	600b      	str	r3, [r1, #0]
 8004146:	4770      	bx	lr
 8004148:	0c1b      	lsrs	r3, r3, #16
 800414a:	2010      	movs	r0, #16
 800414c:	e7e8      	b.n	8004120 <__lo0bits+0x20>
 800414e:	2000      	movs	r0, #0
 8004150:	4770      	bx	lr
 8004152:	089b      	lsrs	r3, r3, #2
 8004154:	600b      	str	r3, [r1, #0]
 8004156:	2002      	movs	r0, #2
 8004158:	4770      	bx	lr
 800415a:	2020      	movs	r0, #32
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop

08004160 <__i2b>:
 8004160:	b510      	push	{r4, lr}
 8004162:	460c      	mov	r4, r1
 8004164:	2101      	movs	r1, #1
 8004166:	f7ff feef 	bl	8003f48 <_Balloc>
 800416a:	2201      	movs	r2, #1
 800416c:	e9c0 2404 	strd	r2, r4, [r0, #16]
 8004170:	bd10      	pop	{r4, pc}
 8004172:	bf00      	nop

08004174 <__multiply>:
 8004174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004178:	690e      	ldr	r6, [r1, #16]
 800417a:	6914      	ldr	r4, [r2, #16]
 800417c:	42a6      	cmp	r6, r4
 800417e:	b083      	sub	sp, #12
 8004180:	460f      	mov	r7, r1
 8004182:	4615      	mov	r5, r2
 8004184:	da04      	bge.n	8004190 <__multiply+0x1c>
 8004186:	4632      	mov	r2, r6
 8004188:	462f      	mov	r7, r5
 800418a:	4626      	mov	r6, r4
 800418c:	460d      	mov	r5, r1
 800418e:	4614      	mov	r4, r2
 8004190:	e9d7 1301 	ldrd	r1, r3, [r7, #4]
 8004194:	eb06 0804 	add.w	r8, r6, r4
 8004198:	4543      	cmp	r3, r8
 800419a:	bfb8      	it	lt
 800419c:	3101      	addlt	r1, #1
 800419e:	f7ff fed3 	bl	8003f48 <_Balloc>
 80041a2:	f100 0914 	add.w	r9, r0, #20
 80041a6:	eb09 0e88 	add.w	lr, r9, r8, lsl #2
 80041aa:	45f1      	cmp	r9, lr
 80041ac:	9000      	str	r0, [sp, #0]
 80041ae:	d205      	bcs.n	80041bc <__multiply+0x48>
 80041b0:	464b      	mov	r3, r9
 80041b2:	2200      	movs	r2, #0
 80041b4:	f843 2b04 	str.w	r2, [r3], #4
 80041b8:	459e      	cmp	lr, r3
 80041ba:	d8fb      	bhi.n	80041b4 <__multiply+0x40>
 80041bc:	f105 0a14 	add.w	sl, r5, #20
 80041c0:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 80041c4:	f107 0314 	add.w	r3, r7, #20
 80041c8:	45a2      	cmp	sl, r4
 80041ca:	eb03 0c86 	add.w	ip, r3, r6, lsl #2
 80041ce:	d261      	bcs.n	8004294 <__multiply+0x120>
 80041d0:	1b64      	subs	r4, r4, r5
 80041d2:	3c15      	subs	r4, #21
 80041d4:	f024 0403 	bic.w	r4, r4, #3
 80041d8:	f8cd e004 	str.w	lr, [sp, #4]
 80041dc:	44a2      	add	sl, r4
 80041de:	f105 0210 	add.w	r2, r5, #16
 80041e2:	469e      	mov	lr, r3
 80041e4:	e005      	b.n	80041f2 <__multiply+0x7e>
 80041e6:	0c2d      	lsrs	r5, r5, #16
 80041e8:	d12b      	bne.n	8004242 <__multiply+0xce>
 80041ea:	4592      	cmp	sl, r2
 80041ec:	f109 0904 	add.w	r9, r9, #4
 80041f0:	d04e      	beq.n	8004290 <__multiply+0x11c>
 80041f2:	f852 5f04 	ldr.w	r5, [r2, #4]!
 80041f6:	fa1f fb85 	uxth.w	fp, r5
 80041fa:	f1bb 0f00 	cmp.w	fp, #0
 80041fe:	d0f2      	beq.n	80041e6 <__multiply+0x72>
 8004200:	4677      	mov	r7, lr
 8004202:	464e      	mov	r6, r9
 8004204:	2000      	movs	r0, #0
 8004206:	e000      	b.n	800420a <__multiply+0x96>
 8004208:	4626      	mov	r6, r4
 800420a:	f857 1b04 	ldr.w	r1, [r7], #4
 800420e:	6834      	ldr	r4, [r6, #0]
 8004210:	b28b      	uxth	r3, r1
 8004212:	b2a5      	uxth	r5, r4
 8004214:	0c09      	lsrs	r1, r1, #16
 8004216:	0c24      	lsrs	r4, r4, #16
 8004218:	fb0b 5303 	mla	r3, fp, r3, r5
 800421c:	4403      	add	r3, r0
 800421e:	fb0b 4001 	mla	r0, fp, r1, r4
 8004222:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 8004226:	4634      	mov	r4, r6
 8004228:	b29b      	uxth	r3, r3
 800422a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800422e:	45bc      	cmp	ip, r7
 8004230:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8004234:	f844 3b04 	str.w	r3, [r4], #4
 8004238:	d8e6      	bhi.n	8004208 <__multiply+0x94>
 800423a:	6070      	str	r0, [r6, #4]
 800423c:	6815      	ldr	r5, [r2, #0]
 800423e:	0c2d      	lsrs	r5, r5, #16
 8004240:	d0d3      	beq.n	80041ea <__multiply+0x76>
 8004242:	f8d9 3000 	ldr.w	r3, [r9]
 8004246:	4676      	mov	r6, lr
 8004248:	4618      	mov	r0, r3
 800424a:	46cb      	mov	fp, r9
 800424c:	2100      	movs	r1, #0
 800424e:	e000      	b.n	8004252 <__multiply+0xde>
 8004250:	46a3      	mov	fp, r4
 8004252:	8834      	ldrh	r4, [r6, #0]
 8004254:	0c00      	lsrs	r0, r0, #16
 8004256:	fb05 0004 	mla	r0, r5, r4, r0
 800425a:	4401      	add	r1, r0
 800425c:	b29b      	uxth	r3, r3
 800425e:	465c      	mov	r4, fp
 8004260:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004264:	f844 3b04 	str.w	r3, [r4], #4
 8004268:	f856 3b04 	ldr.w	r3, [r6], #4
 800426c:	f8db 0004 	ldr.w	r0, [fp, #4]
 8004270:	0c1b      	lsrs	r3, r3, #16
 8004272:	b287      	uxth	r7, r0
 8004274:	fb05 7303 	mla	r3, r5, r3, r7
 8004278:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800427c:	45b4      	cmp	ip, r6
 800427e:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8004282:	d8e5      	bhi.n	8004250 <__multiply+0xdc>
 8004284:	4592      	cmp	sl, r2
 8004286:	f8cb 3004 	str.w	r3, [fp, #4]
 800428a:	f109 0904 	add.w	r9, r9, #4
 800428e:	d1b0      	bne.n	80041f2 <__multiply+0x7e>
 8004290:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004294:	f1b8 0f00 	cmp.w	r8, #0
 8004298:	dd0b      	ble.n	80042b2 <__multiply+0x13e>
 800429a:	f85e 3c04 	ldr.w	r3, [lr, #-4]
 800429e:	f1ae 0e04 	sub.w	lr, lr, #4
 80042a2:	b11b      	cbz	r3, 80042ac <__multiply+0x138>
 80042a4:	e005      	b.n	80042b2 <__multiply+0x13e>
 80042a6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80042aa:	b913      	cbnz	r3, 80042b2 <__multiply+0x13e>
 80042ac:	f1b8 0801 	subs.w	r8, r8, #1
 80042b0:	d1f9      	bne.n	80042a6 <__multiply+0x132>
 80042b2:	9800      	ldr	r0, [sp, #0]
 80042b4:	f8c0 8010 	str.w	r8, [r0, #16]
 80042b8:	b003      	add	sp, #12
 80042ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042be:	bf00      	nop

080042c0 <__pow5mult>:
 80042c0:	f012 0303 	ands.w	r3, r2, #3
 80042c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042c8:	4614      	mov	r4, r2
 80042ca:	4607      	mov	r7, r0
 80042cc:	d12e      	bne.n	800432c <__pow5mult+0x6c>
 80042ce:	460d      	mov	r5, r1
 80042d0:	10a4      	asrs	r4, r4, #2
 80042d2:	d01c      	beq.n	800430e <__pow5mult+0x4e>
 80042d4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 80042d6:	b396      	cbz	r6, 800433e <__pow5mult+0x7e>
 80042d8:	07e3      	lsls	r3, r4, #31
 80042da:	f04f 0800 	mov.w	r8, #0
 80042de:	d406      	bmi.n	80042ee <__pow5mult+0x2e>
 80042e0:	1064      	asrs	r4, r4, #1
 80042e2:	d014      	beq.n	800430e <__pow5mult+0x4e>
 80042e4:	6830      	ldr	r0, [r6, #0]
 80042e6:	b1a8      	cbz	r0, 8004314 <__pow5mult+0x54>
 80042e8:	4606      	mov	r6, r0
 80042ea:	07e3      	lsls	r3, r4, #31
 80042ec:	d5f8      	bpl.n	80042e0 <__pow5mult+0x20>
 80042ee:	4632      	mov	r2, r6
 80042f0:	4629      	mov	r1, r5
 80042f2:	4638      	mov	r0, r7
 80042f4:	f7ff ff3e 	bl	8004174 <__multiply>
 80042f8:	b1b5      	cbz	r5, 8004328 <__pow5mult+0x68>
 80042fa:	686a      	ldr	r2, [r5, #4]
 80042fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042fe:	1064      	asrs	r4, r4, #1
 8004300:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004304:	6029      	str	r1, [r5, #0]
 8004306:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800430a:	4605      	mov	r5, r0
 800430c:	d1ea      	bne.n	80042e4 <__pow5mult+0x24>
 800430e:	4628      	mov	r0, r5
 8004310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004314:	4632      	mov	r2, r6
 8004316:	4631      	mov	r1, r6
 8004318:	4638      	mov	r0, r7
 800431a:	f7ff ff2b 	bl	8004174 <__multiply>
 800431e:	6030      	str	r0, [r6, #0]
 8004320:	f8c0 8000 	str.w	r8, [r0]
 8004324:	4606      	mov	r6, r0
 8004326:	e7e0      	b.n	80042ea <__pow5mult+0x2a>
 8004328:	4605      	mov	r5, r0
 800432a:	e7d9      	b.n	80042e0 <__pow5mult+0x20>
 800432c:	3b01      	subs	r3, #1
 800432e:	4a0b      	ldr	r2, [pc, #44]	; (800435c <__pow5mult+0x9c>)
 8004330:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004334:	2300      	movs	r3, #0
 8004336:	f7ff fe37 	bl	8003fa8 <__multadd>
 800433a:	4605      	mov	r5, r0
 800433c:	e7c8      	b.n	80042d0 <__pow5mult+0x10>
 800433e:	2101      	movs	r1, #1
 8004340:	4638      	mov	r0, r7
 8004342:	f7ff fe01 	bl	8003f48 <_Balloc>
 8004346:	f240 2371 	movw	r3, #625	; 0x271
 800434a:	6143      	str	r3, [r0, #20]
 800434c:	2201      	movs	r2, #1
 800434e:	2300      	movs	r3, #0
 8004350:	6102      	str	r2, [r0, #16]
 8004352:	4606      	mov	r6, r0
 8004354:	64b8      	str	r0, [r7, #72]	; 0x48
 8004356:	6003      	str	r3, [r0, #0]
 8004358:	e7be      	b.n	80042d8 <__pow5mult+0x18>
 800435a:	bf00      	nop
 800435c:	0800ac08 	.word	0x0800ac08

08004360 <__lshift>:
 8004360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004364:	4691      	mov	r9, r2
 8004366:	690a      	ldr	r2, [r1, #16]
 8004368:	460e      	mov	r6, r1
 800436a:	ea4f 1469 	mov.w	r4, r9, asr #5
 800436e:	e9d1 1301 	ldrd	r1, r3, [r1, #4]
 8004372:	eb04 0802 	add.w	r8, r4, r2
 8004376:	f108 0501 	add.w	r5, r8, #1
 800437a:	429d      	cmp	r5, r3
 800437c:	4607      	mov	r7, r0
 800437e:	dd04      	ble.n	800438a <__lshift+0x2a>
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	429d      	cmp	r5, r3
 8004384:	f101 0101 	add.w	r1, r1, #1
 8004388:	dcfa      	bgt.n	8004380 <__lshift+0x20>
 800438a:	4638      	mov	r0, r7
 800438c:	f7ff fddc 	bl	8003f48 <_Balloc>
 8004390:	2c00      	cmp	r4, #0
 8004392:	f100 0314 	add.w	r3, r0, #20
 8004396:	dd37      	ble.n	8004408 <__lshift+0xa8>
 8004398:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 800439c:	2200      	movs	r2, #0
 800439e:	f843 2b04 	str.w	r2, [r3], #4
 80043a2:	428b      	cmp	r3, r1
 80043a4:	d1fb      	bne.n	800439e <__lshift+0x3e>
 80043a6:	6934      	ldr	r4, [r6, #16]
 80043a8:	f106 0314 	add.w	r3, r6, #20
 80043ac:	f019 091f 	ands.w	r9, r9, #31
 80043b0:	eb03 0c84 	add.w	ip, r3, r4, lsl #2
 80043b4:	d020      	beq.n	80043f8 <__lshift+0x98>
 80043b6:	f1c9 0e20 	rsb	lr, r9, #32
 80043ba:	2200      	movs	r2, #0
 80043bc:	e000      	b.n	80043c0 <__lshift+0x60>
 80043be:	4651      	mov	r1, sl
 80043c0:	681c      	ldr	r4, [r3, #0]
 80043c2:	468a      	mov	sl, r1
 80043c4:	fa04 f409 	lsl.w	r4, r4, r9
 80043c8:	4314      	orrs	r4, r2
 80043ca:	f84a 4b04 	str.w	r4, [sl], #4
 80043ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80043d2:	4563      	cmp	r3, ip
 80043d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80043d8:	d3f1      	bcc.n	80043be <__lshift+0x5e>
 80043da:	604a      	str	r2, [r1, #4]
 80043dc:	b10a      	cbz	r2, 80043e2 <__lshift+0x82>
 80043de:	f108 0502 	add.w	r5, r8, #2
 80043e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043e4:	6872      	ldr	r2, [r6, #4]
 80043e6:	3d01      	subs	r5, #1
 80043e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043ec:	6105      	str	r5, [r0, #16]
 80043ee:	6031      	str	r1, [r6, #0]
 80043f0:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 80043f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f8:	3904      	subs	r1, #4
 80043fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80043fe:	f841 2f04 	str.w	r2, [r1, #4]!
 8004402:	459c      	cmp	ip, r3
 8004404:	d8f9      	bhi.n	80043fa <__lshift+0x9a>
 8004406:	e7ec      	b.n	80043e2 <__lshift+0x82>
 8004408:	4619      	mov	r1, r3
 800440a:	e7cc      	b.n	80043a6 <__lshift+0x46>

0800440c <__mcmp>:
 800440c:	b430      	push	{r4, r5}
 800440e:	690b      	ldr	r3, [r1, #16]
 8004410:	4605      	mov	r5, r0
 8004412:	6900      	ldr	r0, [r0, #16]
 8004414:	1ac0      	subs	r0, r0, r3
 8004416:	d10f      	bne.n	8004438 <__mcmp+0x2c>
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	3514      	adds	r5, #20
 800441c:	3114      	adds	r1, #20
 800441e:	4419      	add	r1, r3
 8004420:	442b      	add	r3, r5
 8004422:	e001      	b.n	8004428 <__mcmp+0x1c>
 8004424:	429d      	cmp	r5, r3
 8004426:	d207      	bcs.n	8004438 <__mcmp+0x2c>
 8004428:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800442c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004430:	4294      	cmp	r4, r2
 8004432:	d0f7      	beq.n	8004424 <__mcmp+0x18>
 8004434:	d302      	bcc.n	800443c <__mcmp+0x30>
 8004436:	2001      	movs	r0, #1
 8004438:	bc30      	pop	{r4, r5}
 800443a:	4770      	bx	lr
 800443c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004440:	e7fa      	b.n	8004438 <__mcmp+0x2c>
 8004442:	bf00      	nop

08004444 <__mdiff>:
 8004444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004448:	6913      	ldr	r3, [r2, #16]
 800444a:	690d      	ldr	r5, [r1, #16]
 800444c:	1aed      	subs	r5, r5, r3
 800444e:	2d00      	cmp	r5, #0
 8004450:	460e      	mov	r6, r1
 8004452:	4690      	mov	r8, r2
 8004454:	f101 0414 	add.w	r4, r1, #20
 8004458:	f102 0714 	add.w	r7, r2, #20
 800445c:	d114      	bne.n	8004488 <__mdiff+0x44>
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	18e2      	adds	r2, r4, r3
 8004462:	443b      	add	r3, r7
 8004464:	e001      	b.n	800446a <__mdiff+0x26>
 8004466:	42a2      	cmp	r2, r4
 8004468:	d959      	bls.n	800451e <__mdiff+0xda>
 800446a:	f852 cd04 	ldr.w	ip, [r2, #-4]!
 800446e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004472:	458c      	cmp	ip, r1
 8004474:	d0f7      	beq.n	8004466 <__mdiff+0x22>
 8004476:	d209      	bcs.n	800448c <__mdiff+0x48>
 8004478:	4622      	mov	r2, r4
 800447a:	4633      	mov	r3, r6
 800447c:	463c      	mov	r4, r7
 800447e:	4646      	mov	r6, r8
 8004480:	4617      	mov	r7, r2
 8004482:	4698      	mov	r8, r3
 8004484:	2501      	movs	r5, #1
 8004486:	e001      	b.n	800448c <__mdiff+0x48>
 8004488:	dbf6      	blt.n	8004478 <__mdiff+0x34>
 800448a:	2500      	movs	r5, #0
 800448c:	6871      	ldr	r1, [r6, #4]
 800448e:	f7ff fd5b 	bl	8003f48 <_Balloc>
 8004492:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8004496:	6936      	ldr	r6, [r6, #16]
 8004498:	60c5      	str	r5, [r0, #12]
 800449a:	eb07 0e83 	add.w	lr, r7, r3, lsl #2
 800449e:	46bc      	mov	ip, r7
 80044a0:	f100 0514 	add.w	r5, r0, #20
 80044a4:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 80044a8:	2300      	movs	r3, #0
 80044aa:	f85c 1b04 	ldr.w	r1, [ip], #4
 80044ae:	f854 8b04 	ldr.w	r8, [r4], #4
 80044b2:	b28a      	uxth	r2, r1
 80044b4:	fa13 f388 	uxtah	r3, r3, r8
 80044b8:	0c09      	lsrs	r1, r1, #16
 80044ba:	1a9a      	subs	r2, r3, r2
 80044bc:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
 80044c0:	eb03 4322 	add.w	r3, r3, r2, asr #16
 80044c4:	b292      	uxth	r2, r2
 80044c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80044ca:	45e6      	cmp	lr, ip
 80044cc:	f845 2b04 	str.w	r2, [r5], #4
 80044d0:	ea4f 4323 	mov.w	r3, r3, asr #16
 80044d4:	d8e9      	bhi.n	80044aa <__mdiff+0x66>
 80044d6:	42a7      	cmp	r7, r4
 80044d8:	d917      	bls.n	800450a <__mdiff+0xc6>
 80044da:	46ae      	mov	lr, r5
 80044dc:	46a4      	mov	ip, r4
 80044de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80044e2:	fa13 f382 	uxtah	r3, r3, r2
 80044e6:	1419      	asrs	r1, r3, #16
 80044e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 80044f2:	4567      	cmp	r7, ip
 80044f4:	f84e 2b04 	str.w	r2, [lr], #4
 80044f8:	ea4f 4321 	mov.w	r3, r1, asr #16
 80044fc:	d8ef      	bhi.n	80044de <__mdiff+0x9a>
 80044fe:	43e4      	mvns	r4, r4
 8004500:	4427      	add	r7, r4
 8004502:	f027 0703 	bic.w	r7, r7, #3
 8004506:	3704      	adds	r7, #4
 8004508:	443d      	add	r5, r7
 800450a:	3d04      	subs	r5, #4
 800450c:	b922      	cbnz	r2, 8004518 <__mdiff+0xd4>
 800450e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004512:	3e01      	subs	r6, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d0fa      	beq.n	800450e <__mdiff+0xca>
 8004518:	6106      	str	r6, [r0, #16]
 800451a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800451e:	2100      	movs	r1, #0
 8004520:	f7ff fd12 	bl	8003f48 <_Balloc>
 8004524:	2201      	movs	r2, #1
 8004526:	2300      	movs	r3, #0
 8004528:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800452c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004530 <__ulp>:
 8004530:	4b13      	ldr	r3, [pc, #76]	; (8004580 <__ulp+0x50>)
 8004532:	ee10 2a90 	vmov	r2, s1
 8004536:	401a      	ands	r2, r3
 8004538:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800453c:	2b00      	cmp	r3, #0
 800453e:	dd04      	ble.n	800454a <__ulp+0x1a>
 8004540:	2000      	movs	r0, #0
 8004542:	4619      	mov	r1, r3
 8004544:	ec41 0b10 	vmov	d0, r0, r1
 8004548:	4770      	bx	lr
 800454a:	425b      	negs	r3, r3
 800454c:	151b      	asrs	r3, r3, #20
 800454e:	2b13      	cmp	r3, #19
 8004550:	dd0d      	ble.n	800456e <__ulp+0x3e>
 8004552:	3b14      	subs	r3, #20
 8004554:	2b1e      	cmp	r3, #30
 8004556:	bfdd      	ittte	le
 8004558:	f1c3 031f 	rsble	r3, r3, #31
 800455c:	2201      	movle	r2, #1
 800455e:	fa02 f303 	lslle.w	r3, r2, r3
 8004562:	2301      	movgt	r3, #1
 8004564:	2100      	movs	r1, #0
 8004566:	4618      	mov	r0, r3
 8004568:	ec41 0b10 	vmov	d0, r0, r1
 800456c:	4770      	bx	lr
 800456e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004572:	2000      	movs	r0, #0
 8004574:	fa42 f103 	asr.w	r1, r2, r3
 8004578:	ec41 0b10 	vmov	d0, r0, r1
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	7ff00000 	.word	0x7ff00000

08004584 <__b2d>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	6904      	ldr	r4, [r0, #16]
 8004588:	f100 0614 	add.w	r6, r0, #20
 800458c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8004590:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8004594:	4628      	mov	r0, r5
 8004596:	f7ff fd93 	bl	80040c0 <__hi0bits>
 800459a:	f1c0 0320 	rsb	r3, r0, #32
 800459e:	280a      	cmp	r0, #10
 80045a0:	600b      	str	r3, [r1, #0]
 80045a2:	f1a4 0104 	sub.w	r1, r4, #4
 80045a6:	dc17      	bgt.n	80045d8 <__b2d+0x54>
 80045a8:	428e      	cmp	r6, r1
 80045aa:	f1c0 070b 	rsb	r7, r0, #11
 80045ae:	bf38      	it	cc
 80045b0:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 80045b4:	fa25 fc07 	lsr.w	ip, r5, r7
 80045b8:	f100 0015 	add.w	r0, r0, #21
 80045bc:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
 80045c0:	bf34      	ite	cc
 80045c2:	40f9      	lsrcc	r1, r7
 80045c4:	2100      	movcs	r1, #0
 80045c6:	fa05 f000 	lsl.w	r0, r5, r0
 80045ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80045ce:	ea40 0201 	orr.w	r2, r0, r1
 80045d2:	ec43 2b10 	vmov	d0, r2, r3
 80045d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d8:	428e      	cmp	r6, r1
 80045da:	f1a0 000b 	sub.w	r0, r0, #11
 80045de:	d21c      	bcs.n	800461a <__b2d+0x96>
 80045e0:	f854 1c08 	ldr.w	r1, [r4, #-8]
 80045e4:	b1d8      	cbz	r0, 800461e <__b2d+0x9a>
 80045e6:	4085      	lsls	r5, r0
 80045e8:	f1c0 0c20 	rsb	ip, r0, #32
 80045ec:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80045f0:	f1a4 0708 	sub.w	r7, r4, #8
 80045f4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80045f8:	fa21 fe0c 	lsr.w	lr, r1, ip
 80045fc:	42be      	cmp	r6, r7
 80045fe:	fa01 f000 	lsl.w	r0, r1, r0
 8004602:	ea45 030e 	orr.w	r3, r5, lr
 8004606:	d204      	bcs.n	8004612 <__b2d+0x8e>
 8004608:	f854 1c0c 	ldr.w	r1, [r4, #-12]
 800460c:	fa21 f10c 	lsr.w	r1, r1, ip
 8004610:	4308      	orrs	r0, r1
 8004612:	4602      	mov	r2, r0
 8004614:	ec43 2b10 	vmov	d0, r2, r3
 8004618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800461a:	b940      	cbnz	r0, 800462e <__b2d+0xaa>
 800461c:	4601      	mov	r1, r0
 800461e:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8004622:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004626:	460a      	mov	r2, r1
 8004628:	ec43 2b10 	vmov	d0, r2, r3
 800462c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800462e:	fa05 f000 	lsl.w	r0, r5, r0
 8004632:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8004636:	2000      	movs	r0, #0
 8004638:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800463c:	4602      	mov	r2, r0
 800463e:	e7e9      	b.n	8004614 <__b2d+0x90>

08004640 <__d2b>:
 8004640:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004644:	460f      	mov	r7, r1
 8004646:	b083      	sub	sp, #12
 8004648:	2101      	movs	r1, #1
 800464a:	ec55 4b10 	vmov	r4, r5, d0
 800464e:	4616      	mov	r6, r2
 8004650:	f7ff fc7a 	bl	8003f48 <_Balloc>
 8004654:	f3c5 580a 	ubfx	r8, r5, #20, #11
 8004658:	4681      	mov	r9, r0
 800465a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800465e:	f1b8 0f00 	cmp.w	r8, #0
 8004662:	d001      	beq.n	8004668 <__d2b+0x28>
 8004664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004668:	2c00      	cmp	r4, #0
 800466a:	9301      	str	r3, [sp, #4]
 800466c:	d024      	beq.n	80046b8 <__d2b+0x78>
 800466e:	a802      	add	r0, sp, #8
 8004670:	f840 4d08 	str.w	r4, [r0, #-8]!
 8004674:	f7ff fd44 	bl	8004100 <__lo0bits>
 8004678:	2800      	cmp	r0, #0
 800467a:	d136      	bne.n	80046ea <__d2b+0xaa>
 800467c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004680:	f8c9 2014 	str.w	r2, [r9, #20]
 8004684:	2b00      	cmp	r3, #0
 8004686:	bf0c      	ite	eq
 8004688:	2101      	moveq	r1, #1
 800468a:	2102      	movne	r1, #2
 800468c:	f8c9 3018 	str.w	r3, [r9, #24]
 8004690:	f8c9 1010 	str.w	r1, [r9, #16]
 8004694:	f1b8 0f00 	cmp.w	r8, #0
 8004698:	d11b      	bne.n	80046d2 <__d2b+0x92>
 800469a:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 800469e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80046a2:	6038      	str	r0, [r7, #0]
 80046a4:	6918      	ldr	r0, [r3, #16]
 80046a6:	f7ff fd0b 	bl	80040c0 <__hi0bits>
 80046aa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80046ae:	6030      	str	r0, [r6, #0]
 80046b0:	4648      	mov	r0, r9
 80046b2:	b003      	add	sp, #12
 80046b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046b8:	a801      	add	r0, sp, #4
 80046ba:	f7ff fd21 	bl	8004100 <__lo0bits>
 80046be:	9b01      	ldr	r3, [sp, #4]
 80046c0:	f8c9 3014 	str.w	r3, [r9, #20]
 80046c4:	2101      	movs	r1, #1
 80046c6:	3020      	adds	r0, #32
 80046c8:	f8c9 1010 	str.w	r1, [r9, #16]
 80046cc:	f1b8 0f00 	cmp.w	r8, #0
 80046d0:	d0e3      	beq.n	800469a <__d2b+0x5a>
 80046d2:	f2a8 4833 	subw	r8, r8, #1075	; 0x433
 80046d6:	eb08 0300 	add.w	r3, r8, r0
 80046da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	6030      	str	r0, [r6, #0]
 80046e2:	4648      	mov	r0, r9
 80046e4:	b003      	add	sp, #12
 80046e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046ea:	e9dd 1300 	ldrd	r1, r3, [sp]
 80046ee:	f1c0 0220 	rsb	r2, r0, #32
 80046f2:	fa03 f202 	lsl.w	r2, r3, r2
 80046f6:	430a      	orrs	r2, r1
 80046f8:	40c3      	lsrs	r3, r0
 80046fa:	9301      	str	r3, [sp, #4]
 80046fc:	f8c9 2014 	str.w	r2, [r9, #20]
 8004700:	e7c0      	b.n	8004684 <__d2b+0x44>
 8004702:	bf00      	nop

08004704 <__ratio>:
 8004704:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004708:	b083      	sub	sp, #12
 800470a:	4688      	mov	r8, r1
 800470c:	4669      	mov	r1, sp
 800470e:	4681      	mov	r9, r0
 8004710:	f7ff ff38 	bl	8004584 <__b2d>
 8004714:	4640      	mov	r0, r8
 8004716:	a901      	add	r1, sp, #4
 8004718:	ec55 4b10 	vmov	r4, r5, d0
 800471c:	f7ff ff32 	bl	8004584 <__b2d>
 8004720:	e9dd 1300 	ldrd	r1, r3, [sp]
 8004724:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8004728:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800472c:	1acb      	subs	r3, r1, r3
 800472e:	1a12      	subs	r2, r2, r0
 8004730:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8004734:	2b00      	cmp	r3, #0
 8004736:	ec57 6b10 	vmov	r6, r7, d0
 800473a:	dd0d      	ble.n	8004758 <__ratio+0x54>
 800473c:	eb05 5903 	add.w	r9, r5, r3, lsl #20
 8004740:	464d      	mov	r5, r9
 8004742:	4632      	mov	r2, r6
 8004744:	463b      	mov	r3, r7
 8004746:	4620      	mov	r0, r4
 8004748:	4629      	mov	r1, r5
 800474a:	f7fc f9e5 	bl	8000b18 <__aeabi_ddiv>
 800474e:	ec41 0b10 	vmov	d0, r0, r1
 8004752:	b003      	add	sp, #12
 8004754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004758:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
 800475c:	eb07 5103 	add.w	r1, r7, r3, lsl #20
 8004760:	460f      	mov	r7, r1
 8004762:	e7ee      	b.n	8004742 <__ratio+0x3e>

08004764 <_mprec_log10>:
 8004764:	2817      	cmp	r0, #23
 8004766:	b5d0      	push	{r4, r6, r7, lr}
 8004768:	4604      	mov	r4, r0
 800476a:	dd0c      	ble.n	8004786 <_mprec_log10+0x22>
 800476c:	490a      	ldr	r1, [pc, #40]	; (8004798 <_mprec_log10+0x34>)
 800476e:	4f0b      	ldr	r7, [pc, #44]	; (800479c <_mprec_log10+0x38>)
 8004770:	2000      	movs	r0, #0
 8004772:	2600      	movs	r6, #0
 8004774:	4632      	mov	r2, r6
 8004776:	463b      	mov	r3, r7
 8004778:	f7fc f8a4 	bl	80008c4 <__aeabi_dmul>
 800477c:	3c01      	subs	r4, #1
 800477e:	d1f9      	bne.n	8004774 <_mprec_log10+0x10>
 8004780:	ec41 0b10 	vmov	d0, r0, r1
 8004784:	bdd0      	pop	{r4, r6, r7, pc}
 8004786:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <_mprec_log10+0x3c>)
 8004788:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 800478c:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8004790:	ec41 0b10 	vmov	d0, r0, r1
 8004794:	bdd0      	pop	{r4, r6, r7, pc}
 8004796:	bf00      	nop
 8004798:	3ff00000 	.word	0x3ff00000
 800479c:	40240000 	.word	0x40240000
 80047a0:	0800ac08 	.word	0x0800ac08

080047a4 <__copybits>:
 80047a4:	b470      	push	{r4, r5, r6}
 80047a6:	6914      	ldr	r4, [r2, #16]
 80047a8:	1e4d      	subs	r5, r1, #1
 80047aa:	f102 0314 	add.w	r3, r2, #20
 80047ae:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 80047b2:	116d      	asrs	r5, r5, #5
 80047b4:	3501      	adds	r5, #1
 80047b6:	428b      	cmp	r3, r1
 80047b8:	eb00 0485 	add.w	r4, r0, r5, lsl #2
 80047bc:	d20c      	bcs.n	80047d8 <__copybits+0x34>
 80047be:	1f05      	subs	r5, r0, #4
 80047c0:	f853 6b04 	ldr.w	r6, [r3], #4
 80047c4:	f845 6f04 	str.w	r6, [r5, #4]!
 80047c8:	4299      	cmp	r1, r3
 80047ca:	d8f9      	bhi.n	80047c0 <__copybits+0x1c>
 80047cc:	1a8b      	subs	r3, r1, r2
 80047ce:	3b15      	subs	r3, #21
 80047d0:	f023 0303 	bic.w	r3, r3, #3
 80047d4:	3304      	adds	r3, #4
 80047d6:	4418      	add	r0, r3
 80047d8:	4284      	cmp	r4, r0
 80047da:	d904      	bls.n	80047e6 <__copybits+0x42>
 80047dc:	2300      	movs	r3, #0
 80047de:	f840 3b04 	str.w	r3, [r0], #4
 80047e2:	4284      	cmp	r4, r0
 80047e4:	d8fb      	bhi.n	80047de <__copybits+0x3a>
 80047e6:	bc70      	pop	{r4, r5, r6}
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop

080047ec <__any_on>:
 80047ec:	6903      	ldr	r3, [r0, #16]
 80047ee:	b410      	push	{r4}
 80047f0:	114c      	asrs	r4, r1, #5
 80047f2:	42a3      	cmp	r3, r4
 80047f4:	f100 0214 	add.w	r2, r0, #20
 80047f8:	da10      	bge.n	800481c <__any_on+0x30>
 80047fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80047fe:	429a      	cmp	r2, r3
 8004800:	d21e      	bcs.n	8004840 <__any_on+0x54>
 8004802:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8004806:	3b04      	subs	r3, #4
 8004808:	b118      	cbz	r0, 8004812 <__any_on+0x26>
 800480a:	e015      	b.n	8004838 <__any_on+0x4c>
 800480c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004810:	b991      	cbnz	r1, 8004838 <__any_on+0x4c>
 8004812:	429a      	cmp	r2, r3
 8004814:	d3fa      	bcc.n	800480c <__any_on+0x20>
 8004816:	f85d 4b04 	ldr.w	r4, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 8004820:	dded      	ble.n	80047fe <__any_on+0x12>
 8004822:	f011 011f 	ands.w	r1, r1, #31
 8004826:	d0ea      	beq.n	80047fe <__any_on+0x12>
 8004828:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
 800482c:	fa24 f001 	lsr.w	r0, r4, r1
 8004830:	fa00 f101 	lsl.w	r1, r0, r1
 8004834:	428c      	cmp	r4, r1
 8004836:	d0e2      	beq.n	80047fe <__any_on+0x12>
 8004838:	2001      	movs	r0, #1
 800483a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800483e:	4770      	bx	lr
 8004840:	2000      	movs	r0, #0
 8004842:	e7e8      	b.n	8004816 <__any_on+0x2a>

08004844 <__ssprint_r>:
 8004844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004848:	6893      	ldr	r3, [r2, #8]
 800484a:	b083      	sub	sp, #12
 800484c:	4690      	mov	r8, r2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d06c      	beq.n	800492c <__ssprint_r+0xe8>
 8004852:	6817      	ldr	r7, [r2, #0]
 8004854:	688d      	ldr	r5, [r1, #8]
 8004856:	4682      	mov	sl, r0
 8004858:	460c      	mov	r4, r1
 800485a:	6808      	ldr	r0, [r1, #0]
 800485c:	3708      	adds	r7, #8
 800485e:	e042      	b.n	80048e6 <__ssprint_r+0xa2>
 8004860:	89a3      	ldrh	r3, [r4, #12]
 8004862:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8004866:	d02d      	beq.n	80048c4 <__ssprint_r+0x80>
 8004868:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
 800486c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004870:	eba0 0b01 	sub.w	fp, r0, r1
 8004874:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004878:	1c70      	adds	r0, r6, #1
 800487a:	106d      	asrs	r5, r5, #1
 800487c:	4458      	add	r0, fp
 800487e:	42a8      	cmp	r0, r5
 8004880:	462a      	mov	r2, r5
 8004882:	bf84      	itt	hi
 8004884:	4605      	movhi	r5, r0
 8004886:	462a      	movhi	r2, r5
 8004888:	055b      	lsls	r3, r3, #21
 800488a:	d536      	bpl.n	80048fa <__ssprint_r+0xb6>
 800488c:	4611      	mov	r1, r2
 800488e:	4650      	mov	r0, sl
 8004890:	f7ff f850 	bl	8003934 <_malloc_r>
 8004894:	2800      	cmp	r0, #0
 8004896:	d03a      	beq.n	800490e <__ssprint_r+0xca>
 8004898:	465a      	mov	r2, fp
 800489a:	6921      	ldr	r1, [r4, #16]
 800489c:	9001      	str	r0, [sp, #4]
 800489e:	f7fc fcc7 	bl	8001230 <memcpy>
 80048a2:	89a2      	ldrh	r2, [r4, #12]
 80048a4:	9b01      	ldr	r3, [sp, #4]
 80048a6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80048aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048ae:	81a2      	strh	r2, [r4, #12]
 80048b0:	eba5 020b 	sub.w	r2, r5, fp
 80048b4:	eb03 000b 	add.w	r0, r3, fp
 80048b8:	6165      	str	r5, [r4, #20]
 80048ba:	6123      	str	r3, [r4, #16]
 80048bc:	6020      	str	r0, [r4, #0]
 80048be:	60a2      	str	r2, [r4, #8]
 80048c0:	4635      	mov	r5, r6
 80048c2:	46b3      	mov	fp, r6
 80048c4:	465a      	mov	r2, fp
 80048c6:	4649      	mov	r1, r9
 80048c8:	f000 ff08 	bl	80056dc <memmove>
 80048cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80048d0:	68a2      	ldr	r2, [r4, #8]
 80048d2:	6820      	ldr	r0, [r4, #0]
 80048d4:	1b55      	subs	r5, r2, r5
 80048d6:	4458      	add	r0, fp
 80048d8:	1b9e      	subs	r6, r3, r6
 80048da:	60a5      	str	r5, [r4, #8]
 80048dc:	6020      	str	r0, [r4, #0]
 80048de:	f8c8 6008 	str.w	r6, [r8, #8]
 80048e2:	b31e      	cbz	r6, 800492c <__ssprint_r+0xe8>
 80048e4:	3708      	adds	r7, #8
 80048e6:	e957 9602 	ldrd	r9, r6, [r7, #-8]
 80048ea:	46ab      	mov	fp, r5
 80048ec:	2e00      	cmp	r6, #0
 80048ee:	d0f9      	beq.n	80048e4 <__ssprint_r+0xa0>
 80048f0:	42ae      	cmp	r6, r5
 80048f2:	d2b5      	bcs.n	8004860 <__ssprint_r+0x1c>
 80048f4:	4635      	mov	r5, r6
 80048f6:	46b3      	mov	fp, r6
 80048f8:	e7e4      	b.n	80048c4 <__ssprint_r+0x80>
 80048fa:	4650      	mov	r0, sl
 80048fc:	f000 ff52 	bl	80057a4 <_realloc_r>
 8004900:	4603      	mov	r3, r0
 8004902:	2800      	cmp	r0, #0
 8004904:	d1d4      	bne.n	80048b0 <__ssprint_r+0x6c>
 8004906:	6921      	ldr	r1, [r4, #16]
 8004908:	4650      	mov	r0, sl
 800490a:	f000 fdcb 	bl	80054a4 <_free_r>
 800490e:	230c      	movs	r3, #12
 8004910:	f8ca 3000 	str.w	r3, [sl]
 8004914:	89a3      	ldrh	r3, [r4, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800491c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004920:	81a3      	strh	r3, [r4, #12]
 8004922:	e9c8 2201 	strd	r2, r2, [r8, #4]
 8004926:	b003      	add	sp, #12
 8004928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800492c:	2000      	movs	r0, #0
 800492e:	f8c8 0004 	str.w	r0, [r8, #4]
 8004932:	b003      	add	sp, #12
 8004934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004938 <_svfiprintf_r>:
 8004938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493c:	4692      	mov	sl, r2
 800493e:	898a      	ldrh	r2, [r1, #12]
 8004940:	b0ab      	sub	sp, #172	; 0xac
 8004942:	0614      	lsls	r4, r2, #24
 8004944:	9102      	str	r1, [sp, #8]
 8004946:	e9cd 0305 	strd	r0, r3, [sp, #20]
 800494a:	d503      	bpl.n	8004954 <_svfiprintf_r+0x1c>
 800494c:	690b      	ldr	r3, [r1, #16]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8498 	beq.w	8005284 <_svfiprintf_r+0x94c>
 8004954:	2300      	movs	r3, #0
 8004956:	9308      	str	r3, [sp, #32]
 8004958:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 800495c:	9301      	str	r3, [sp, #4]
 800495e:	ab1a      	add	r3, sp, #104	; 0x68
 8004960:	930d      	str	r3, [sp, #52]	; 0x34
 8004962:	469b      	mov	fp, r3
 8004964:	f89a 3000 	ldrb.w	r3, [sl]
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 80f1 	beq.w	8004b50 <_svfiprintf_r+0x218>
 800496e:	2b25      	cmp	r3, #37	; 0x25
 8004970:	4654      	mov	r4, sl
 8004972:	d102      	bne.n	800497a <_svfiprintf_r+0x42>
 8004974:	e01e      	b.n	80049b4 <_svfiprintf_r+0x7c>
 8004976:	2b25      	cmp	r3, #37	; 0x25
 8004978:	d003      	beq.n	8004982 <_svfiprintf_r+0x4a>
 800497a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f9      	bne.n	8004976 <_svfiprintf_r+0x3e>
 8004982:	eba4 050a 	sub.w	r5, r4, sl
 8004986:	b18d      	cbz	r5, 80049ac <_svfiprintf_r+0x74>
 8004988:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 800498c:	3301      	adds	r3, #1
 800498e:	442a      	add	r2, r5
 8004990:	2b07      	cmp	r3, #7
 8004992:	f8cb a000 	str.w	sl, [fp]
 8004996:	f8cb 5004 	str.w	r5, [fp, #4]
 800499a:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
 800499e:	f300 80ce 	bgt.w	8004b3e <_svfiprintf_r+0x206>
 80049a2:	f10b 0b08 	add.w	fp, fp, #8
 80049a6:	9b01      	ldr	r3, [sp, #4]
 80049a8:	442b      	add	r3, r5
 80049aa:	9301      	str	r3, [sp, #4]
 80049ac:	7823      	ldrb	r3, [r4, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 80ce 	beq.w	8004b50 <_svfiprintf_r+0x218>
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	2100      	movs	r1, #0
 80049ba:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 80049be:	7863      	ldrb	r3, [r4, #1]
 80049c0:	9104      	str	r1, [sp, #16]
 80049c2:	4608      	mov	r0, r1
 80049c4:	4688      	mov	r8, r1
 80049c6:	f104 0a01 	add.w	sl, r4, #1
 80049ca:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80049ce:	f10a 0a01 	add.w	sl, sl, #1
 80049d2:	f1a3 0220 	sub.w	r2, r3, #32
 80049d6:	2a58      	cmp	r2, #88	; 0x58
 80049d8:	f200 8341 	bhi.w	800505e <_svfiprintf_r+0x726>
 80049dc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80049e0:	033f0115 	.word	0x033f0115
 80049e4:	0110033f 	.word	0x0110033f
 80049e8:	033f033f 	.word	0x033f033f
 80049ec:	033f033f 	.word	0x033f033f
 80049f0:	033f033f 	.word	0x033f033f
 80049f4:	00ff0104 	.word	0x00ff0104
 80049f8:	00fa033f 	.word	0x00fa033f
 80049fc:	033f00e0 	.word	0x033f00e0
 8004a00:	00cc00db 	.word	0x00cc00db
 8004a04:	00cc00cc 	.word	0x00cc00cc
 8004a08:	00cc00cc 	.word	0x00cc00cc
 8004a0c:	00cc00cc 	.word	0x00cc00cc
 8004a10:	00cc00cc 	.word	0x00cc00cc
 8004a14:	033f033f 	.word	0x033f033f
 8004a18:	033f033f 	.word	0x033f033f
 8004a1c:	033f033f 	.word	0x033f033f
 8004a20:	033f033f 	.word	0x033f033f
 8004a24:	033f033f 	.word	0x033f033f
 8004a28:	033f02e1 	.word	0x033f02e1
 8004a2c:	033f033f 	.word	0x033f033f
 8004a30:	033f033f 	.word	0x033f033f
 8004a34:	033f033f 	.word	0x033f033f
 8004a38:	033f033f 	.word	0x033f033f
 8004a3c:	009e033f 	.word	0x009e033f
 8004a40:	033f033f 	.word	0x033f033f
 8004a44:	033f033f 	.word	0x033f033f
 8004a48:	0059033f 	.word	0x0059033f
 8004a4c:	033f033f 	.word	0x033f033f
 8004a50:	033f02c9 	.word	0x033f02c9
 8004a54:	033f033f 	.word	0x033f033f
 8004a58:	033f033f 	.word	0x033f033f
 8004a5c:	033f033f 	.word	0x033f033f
 8004a60:	033f033f 	.word	0x033f033f
 8004a64:	01ab033f 	.word	0x01ab033f
 8004a68:	033f0177 	.word	0x033f0177
 8004a6c:	033f033f 	.word	0x033f033f
 8004a70:	01770172 	.word	0x01770172
 8004a74:	033f033f 	.word	0x033f033f
 8004a78:	033f0165 	.word	0x033f0165
 8004a7c:	00a00311 	.word	0x00a00311
 8004a80:	016002f9 	.word	0x016002f9
 8004a84:	0140033f 	.word	0x0140033f
 8004a88:	005b033f 	.word	0x005b033f
 8004a8c:	033f033f 	.word	0x033f033f
 8004a90:	011d      	.short	0x011d
 8004a92:	f048 0810 	orr.w	r8, r8, #16
 8004a96:	f018 0f20 	tst.w	r8, #32
 8004a9a:	f000 82d3 	beq.w	8005044 <_svfiprintf_r+0x70c>
 8004a9e:	9e06      	ldr	r6, [sp, #24]
 8004aa0:	3607      	adds	r6, #7
 8004aa2:	f026 0307 	bic.w	r3, r6, #7
 8004aa6:	f103 0208 	add.w	r2, r3, #8
 8004aaa:	9206      	str	r2, [sp, #24]
 8004aac:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004ab8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 8004abc:	f04f 0301 	mov.w	r3, #1
 8004ac0:	f040 829d 	bne.w	8004ffe <_svfiprintf_r+0x6c6>
 8004ac4:	f8cd 8000 	str.w	r8, [sp]
 8004ac8:	2400      	movs	r4, #0
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	f000 836f 	beq.w	80051ae <_svfiprintf_r+0x876>
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	f000 82d4 	beq.w	800507e <_svfiprintf_r+0x746>
 8004ad6:	a91a      	add	r1, sp, #104	; 0x68
 8004ad8:	e000      	b.n	8004adc <_svfiprintf_r+0x1a4>
 8004ada:	4629      	mov	r1, r5
 8004adc:	08f2      	lsrs	r2, r6, #3
 8004ade:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004ae2:	08f8      	lsrs	r0, r7, #3
 8004ae4:	f006 0307 	and.w	r3, r6, #7
 8004ae8:	4607      	mov	r7, r0
 8004aea:	4616      	mov	r6, r2
 8004aec:	3330      	adds	r3, #48	; 0x30
 8004aee:	ea56 0207 	orrs.w	r2, r6, r7
 8004af2:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004af6:	f101 35ff 	add.w	r5, r1, #4294967295	; 0xffffffff
 8004afa:	d1ee      	bne.n	8004ada <_svfiprintf_r+0x1a2>
 8004afc:	9a00      	ldr	r2, [sp, #0]
 8004afe:	07d2      	lsls	r2, r2, #31
 8004b00:	f140 82cd 	bpl.w	800509e <_svfiprintf_r+0x766>
 8004b04:	2b30      	cmp	r3, #48	; 0x30
 8004b06:	f000 82ca 	beq.w	800509e <_svfiprintf_r+0x766>
 8004b0a:	2330      	movs	r3, #48	; 0x30
 8004b0c:	3902      	subs	r1, #2
 8004b0e:	f805 3c01 	strb.w	r3, [r5, #-1]
 8004b12:	ab1a      	add	r3, sp, #104	; 0x68
 8004b14:	1a5b      	subs	r3, r3, r1
 8004b16:	9303      	str	r3, [sp, #12]
 8004b18:	460d      	mov	r5, r1
 8004b1a:	e2c3      	b.n	80050a4 <_svfiprintf_r+0x76c>
 8004b1c:	f048 0810 	orr.w	r8, r8, #16
 8004b20:	f018 0320 	ands.w	r3, r8, #32
 8004b24:	f000 8284 	beq.w	8005030 <_svfiprintf_r+0x6f8>
 8004b28:	9e06      	ldr	r6, [sp, #24]
 8004b2a:	3607      	adds	r6, #7
 8004b2c:	f026 0307 	bic.w	r3, r6, #7
 8004b30:	f103 0208 	add.w	r2, r3, #8
 8004b34:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004b38:	9206      	str	r2, [sp, #24]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	e257      	b.n	8004fee <_svfiprintf_r+0x6b6>
 8004b3e:	aa0d      	add	r2, sp, #52	; 0x34
 8004b40:	9902      	ldr	r1, [sp, #8]
 8004b42:	9805      	ldr	r0, [sp, #20]
 8004b44:	f7ff fe7e 	bl	8004844 <__ssprint_r>
 8004b48:	b948      	cbnz	r0, 8004b5e <_svfiprintf_r+0x226>
 8004b4a:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 8004b4e:	e72a      	b.n	80049a6 <_svfiprintf_r+0x6e>
 8004b50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b52:	b123      	cbz	r3, 8004b5e <_svfiprintf_r+0x226>
 8004b54:	9805      	ldr	r0, [sp, #20]
 8004b56:	9902      	ldr	r1, [sp, #8]
 8004b58:	aa0d      	add	r2, sp, #52	; 0x34
 8004b5a:	f7ff fe73 	bl	8004844 <__ssprint_r>
 8004b5e:	9b02      	ldr	r3, [sp, #8]
 8004b60:	899b      	ldrh	r3, [r3, #12]
 8004b62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004b66:	9b01      	ldr	r3, [sp, #4]
 8004b68:	bf18      	it	ne
 8004b6a:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8004b6e:	9301      	str	r3, [sp, #4]
 8004b70:	9801      	ldr	r0, [sp, #4]
 8004b72:	b02b      	add	sp, #172	; 0xac
 8004b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b78:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004b7c:	2400      	movs	r4, #0
 8004b7e:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8004b82:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004b86:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8004b8a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004b8e:	2a09      	cmp	r2, #9
 8004b90:	d9f5      	bls.n	8004b7e <_svfiprintf_r+0x246>
 8004b92:	9404      	str	r4, [sp, #16]
 8004b94:	e71d      	b.n	80049d2 <_svfiprintf_r+0x9a>
 8004b96:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8004b9e:	e716      	b.n	80049ce <_svfiprintf_r+0x96>
 8004ba0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ba4:	2b2a      	cmp	r3, #42	; 0x2a
 8004ba6:	f10a 0401 	add.w	r4, sl, #1
 8004baa:	f000 83cf 	beq.w	800534c <_svfiprintf_r+0xa14>
 8004bae:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004bb2:	2a09      	cmp	r2, #9
 8004bb4:	f200 83b9 	bhi.w	800532a <_svfiprintf_r+0x9f2>
 8004bb8:	f04f 0900 	mov.w	r9, #0
 8004bbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004bc0:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8004bc4:	eb02 0949 	add.w	r9, r2, r9, lsl #1
 8004bc8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004bcc:	2a09      	cmp	r2, #9
 8004bce:	d9f5      	bls.n	8004bbc <_svfiprintf_r+0x284>
 8004bd0:	46a2      	mov	sl, r4
 8004bd2:	e6fe      	b.n	80049d2 <_svfiprintf_r+0x9a>
 8004bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8004bd8:	f048 0804 	orr.w	r8, r8, #4
 8004bdc:	e6f7      	b.n	80049ce <_svfiprintf_r+0x96>
 8004bde:	f89a 3000 	ldrb.w	r3, [sl]
 8004be2:	2101      	movs	r1, #1
 8004be4:	202b      	movs	r0, #43	; 0x2b
 8004be6:	e6f2      	b.n	80049ce <_svfiprintf_r+0x96>
 8004be8:	9a06      	ldr	r2, [sp, #24]
 8004bea:	f89a 3000 	ldrb.w	r3, [sl]
 8004bee:	6814      	ldr	r4, [r2, #0]
 8004bf0:	9404      	str	r4, [sp, #16]
 8004bf2:	2c00      	cmp	r4, #0
 8004bf4:	f102 0204 	add.w	r2, r2, #4
 8004bf8:	f2c0 8340 	blt.w	800527c <_svfiprintf_r+0x944>
 8004bfc:	9206      	str	r2, [sp, #24]
 8004bfe:	e6e6      	b.n	80049ce <_svfiprintf_r+0x96>
 8004c00:	f048 0801 	orr.w	r8, r8, #1
 8004c04:	f89a 3000 	ldrb.w	r3, [sl]
 8004c08:	e6e1      	b.n	80049ce <_svfiprintf_r+0x96>
 8004c0a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	f47f aedd 	bne.w	80049ce <_svfiprintf_r+0x96>
 8004c14:	2101      	movs	r1, #1
 8004c16:	2020      	movs	r0, #32
 8004c18:	e6d9      	b.n	80049ce <_svfiprintf_r+0x96>
 8004c1a:	2900      	cmp	r1, #0
 8004c1c:	f040 83b2 	bne.w	8005384 <_svfiprintf_r+0xa4c>
 8004c20:	4ab7      	ldr	r2, [pc, #732]	; (8004f00 <_svfiprintf_r+0x5c8>)
 8004c22:	9208      	str	r2, [sp, #32]
 8004c24:	f018 0f20 	tst.w	r8, #32
 8004c28:	f000 81ac 	beq.w	8004f84 <_svfiprintf_r+0x64c>
 8004c2c:	9e06      	ldr	r6, [sp, #24]
 8004c2e:	3607      	adds	r6, #7
 8004c30:	f026 0207 	bic.w	r2, r6, #7
 8004c34:	e9d2 6700 	ldrd	r6, r7, [r2]
 8004c38:	f102 0108 	add.w	r1, r2, #8
 8004c3c:	9106      	str	r1, [sp, #24]
 8004c3e:	f018 0f01 	tst.w	r8, #1
 8004c42:	f000 820a 	beq.w	800505a <_svfiprintf_r+0x722>
 8004c46:	ea56 0207 	orrs.w	r2, r6, r7
 8004c4a:	f000 8206 	beq.w	800505a <_svfiprintf_r+0x722>
 8004c4e:	2230      	movs	r2, #48	; 0x30
 8004c50:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 8004c54:	f048 0802 	orr.w	r8, r8, #2
 8004c58:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e1c6      	b.n	8004fee <_svfiprintf_r+0x6b6>
 8004c60:	9b06      	ldr	r3, [sp, #24]
 8004c62:	681d      	ldr	r5, [r3, #0]
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 8004c6c:	1d1e      	adds	r6, r3, #4
 8004c6e:	2d00      	cmp	r5, #0
 8004c70:	f000 8352 	beq.w	8005318 <_svfiprintf_r+0x9e0>
 8004c74:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8004c78:	f000 8311 	beq.w	800529e <_svfiprintf_r+0x966>
 8004c7c:	464a      	mov	r2, r9
 8004c7e:	2100      	movs	r1, #0
 8004c80:	4628      	mov	r0, r5
 8004c82:	f7ff f90d 	bl	8003ea0 <memchr>
 8004c86:	2800      	cmp	r0, #0
 8004c88:	f000 8354 	beq.w	8005334 <_svfiprintf_r+0x9fc>
 8004c8c:	1b43      	subs	r3, r0, r5
 8004c8e:	9303      	str	r3, [sp, #12]
 8004c90:	9606      	str	r6, [sp, #24]
 8004c92:	f8cd 8000 	str.w	r8, [sp]
 8004c96:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
 8004c9a:	f04f 0900 	mov.w	r9, #0
 8004c9e:	e201      	b.n	80050a4 <_svfiprintf_r+0x76c>
 8004ca0:	f048 0820 	orr.w	r8, r8, #32
 8004ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ca8:	e691      	b.n	80049ce <_svfiprintf_r+0x96>
 8004caa:	f89a 3000 	ldrb.w	r3, [sl]
 8004cae:	2b6c      	cmp	r3, #108	; 0x6c
 8004cb0:	bf03      	ittte	eq
 8004cb2:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 8004cb6:	f048 0820 	orreq.w	r8, r8, #32
 8004cba:	f10a 0a01 	addeq.w	sl, sl, #1
 8004cbe:	f048 0810 	orrne.w	r8, r8, #16
 8004cc2:	e684      	b.n	80049ce <_svfiprintf_r+0x96>
 8004cc4:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 8004cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8004ccc:	e67f      	b.n	80049ce <_svfiprintf_r+0x96>
 8004cce:	2900      	cmp	r1, #0
 8004cd0:	f040 835b 	bne.w	800538a <_svfiprintf_r+0xa52>
 8004cd4:	f018 0f20 	tst.w	r8, #32
 8004cd8:	f000 816c 	beq.w	8004fb4 <_svfiprintf_r+0x67c>
 8004cdc:	9e06      	ldr	r6, [sp, #24]
 8004cde:	3607      	adds	r6, #7
 8004ce0:	f026 0307 	bic.w	r3, r6, #7
 8004ce4:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004ce8:	f103 0208 	add.w	r2, r3, #8
 8004cec:	9206      	str	r2, [sp, #24]
 8004cee:	2e00      	cmp	r6, #0
 8004cf0:	f177 0300 	sbcs.w	r3, r7, #0
 8004cf4:	f2c0 8281 	blt.w	80051fa <_svfiprintf_r+0x8c2>
 8004cf8:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
 8004cfc:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8004d00:	f000 8253 	beq.w	80051aa <_svfiprintf_r+0x872>
 8004d04:	2301      	movs	r3, #1
 8004d06:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8004d0a:	9200      	str	r2, [sp, #0]
 8004d0c:	ea56 0207 	orrs.w	r2, r6, r7
 8004d10:	f47f aedb 	bne.w	8004aca <_svfiprintf_r+0x192>
 8004d14:	f1b9 0f00 	cmp.w	r9, #0
 8004d18:	f040 82d2 	bne.w	80052c0 <_svfiprintf_r+0x988>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f040 8262 	bne.w	80051e6 <_svfiprintf_r+0x8ae>
 8004d22:	f018 0301 	ands.w	r3, r8, #1
 8004d26:	9303      	str	r3, [sp, #12]
 8004d28:	f000 8289 	beq.w	800523e <_svfiprintf_r+0x906>
 8004d2c:	ad2a      	add	r5, sp, #168	; 0xa8
 8004d2e:	2330      	movs	r3, #48	; 0x30
 8004d30:	f805 3d41 	strb.w	r3, [r5, #-65]!
 8004d34:	e1b6      	b.n	80050a4 <_svfiprintf_r+0x76c>
 8004d36:	9a06      	ldr	r2, [sp, #24]
 8004d38:	6813      	ldr	r3, [r2, #0]
 8004d3a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8004d3e:	f04f 0100 	mov.w	r1, #0
 8004d42:	2601      	movs	r6, #1
 8004d44:	1d13      	adds	r3, r2, #4
 8004d46:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 8004d4a:	9306      	str	r3, [sp, #24]
 8004d4c:	9603      	str	r6, [sp, #12]
 8004d4e:	ad10      	add	r5, sp, #64	; 0x40
 8004d50:	f8cd 8000 	str.w	r8, [sp]
 8004d54:	f04f 0900 	mov.w	r9, #0
 8004d58:	9b00      	ldr	r3, [sp, #0]
 8004d5a:	9800      	ldr	r0, [sp, #0]
 8004d5c:	f013 0302 	ands.w	r3, r3, #2
 8004d60:	bf18      	it	ne
 8004d62:	3602      	addne	r6, #2
 8004d64:	f010 0084 	ands.w	r0, r0, #132	; 0x84
 8004d68:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8004d6c:	9007      	str	r0, [sp, #28]
 8004d6e:	d13d      	bne.n	8004dec <_svfiprintf_r+0x4b4>
 8004d70:	9804      	ldr	r0, [sp, #16]
 8004d72:	1b84      	subs	r4, r0, r6
 8004d74:	2c00      	cmp	r4, #0
 8004d76:	dd39      	ble.n	8004dec <_svfiprintf_r+0x4b4>
 8004d78:	2c10      	cmp	r4, #16
 8004d7a:	4f62      	ldr	r7, [pc, #392]	; (8004f04 <_svfiprintf_r+0x5cc>)
 8004d7c:	dd2b      	ble.n	8004dd6 <_svfiprintf_r+0x49e>
 8004d7e:	4658      	mov	r0, fp
 8004d80:	46d3      	mov	fp, sl
 8004d82:	46b2      	mov	sl, r6
 8004d84:	461e      	mov	r6, r3
 8004d86:	463b      	mov	r3, r7
 8004d88:	f04f 0810 	mov.w	r8, #16
 8004d8c:	462f      	mov	r7, r5
 8004d8e:	461d      	mov	r5, r3
 8004d90:	e004      	b.n	8004d9c <_svfiprintf_r+0x464>
 8004d92:	3c10      	subs	r4, #16
 8004d94:	2c10      	cmp	r4, #16
 8004d96:	f100 0008 	add.w	r0, r0, #8
 8004d9a:	dd15      	ble.n	8004dc8 <_svfiprintf_r+0x490>
 8004d9c:	3101      	adds	r1, #1
 8004d9e:	3210      	adds	r2, #16
 8004da0:	2907      	cmp	r1, #7
 8004da2:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 8004da6:	e9c0 5800 	strd	r5, r8, [r0]
 8004daa:	ddf2      	ble.n	8004d92 <_svfiprintf_r+0x45a>
 8004dac:	aa0d      	add	r2, sp, #52	; 0x34
 8004dae:	9902      	ldr	r1, [sp, #8]
 8004db0:	9805      	ldr	r0, [sp, #20]
 8004db2:	f7ff fd47 	bl	8004844 <__ssprint_r>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	f47f aed1 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8004dbc:	3c10      	subs	r4, #16
 8004dbe:	2c10      	cmp	r4, #16
 8004dc0:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8004dc4:	a81a      	add	r0, sp, #104	; 0x68
 8004dc6:	dce9      	bgt.n	8004d9c <_svfiprintf_r+0x464>
 8004dc8:	4633      	mov	r3, r6
 8004dca:	4656      	mov	r6, sl
 8004dcc:	46da      	mov	sl, fp
 8004dce:	4683      	mov	fp, r0
 8004dd0:	4628      	mov	r0, r5
 8004dd2:	463d      	mov	r5, r7
 8004dd4:	4607      	mov	r7, r0
 8004dd6:	3101      	adds	r1, #1
 8004dd8:	4422      	add	r2, r4
 8004dda:	2907      	cmp	r1, #7
 8004ddc:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 8004de0:	e9cb 7400 	strd	r7, r4, [fp]
 8004de4:	f300 8212 	bgt.w	800520c <_svfiprintf_r+0x8d4>
 8004de8:	f10b 0b08 	add.w	fp, fp, #8
 8004dec:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
 8004df0:	f101 0c01 	add.w	ip, r1, #1
 8004df4:	f10b 0008 	add.w	r0, fp, #8
 8004df8:	b194      	cbz	r4, 8004e20 <_svfiprintf_r+0x4e8>
 8004dfa:	3201      	adds	r2, #1
 8004dfc:	f10d 072f 	add.w	r7, sp, #47	; 0x2f
 8004e00:	2401      	movs	r4, #1
 8004e02:	f1bc 0f07 	cmp.w	ip, #7
 8004e06:	e9cd c20e 	strd	ip, r2, [sp, #56]	; 0x38
 8004e0a:	e9cb 7400 	strd	r7, r4, [fp]
 8004e0e:	f300 81aa 	bgt.w	8005166 <_svfiprintf_r+0x82e>
 8004e12:	1c8f      	adds	r7, r1, #2
 8004e14:	f10b 0410 	add.w	r4, fp, #16
 8004e18:	4661      	mov	r1, ip
 8004e1a:	4683      	mov	fp, r0
 8004e1c:	46bc      	mov	ip, r7
 8004e1e:	4620      	mov	r0, r4
 8004e20:	b17b      	cbz	r3, 8004e42 <_svfiprintf_r+0x50a>
 8004e22:	3202      	adds	r2, #2
 8004e24:	a90c      	add	r1, sp, #48	; 0x30
 8004e26:	2302      	movs	r3, #2
 8004e28:	f1bc 0f07 	cmp.w	ip, #7
 8004e2c:	e9cd c20e 	strd	ip, r2, [sp, #56]	; 0x38
 8004e30:	e9cb 1300 	strd	r1, r3, [fp]
 8004e34:	f300 81a9 	bgt.w	800518a <_svfiprintf_r+0x852>
 8004e38:	4661      	mov	r1, ip
 8004e3a:	4683      	mov	fp, r0
 8004e3c:	f10c 0c01 	add.w	ip, ip, #1
 8004e40:	3008      	adds	r0, #8
 8004e42:	9b07      	ldr	r3, [sp, #28]
 8004e44:	2b80      	cmp	r3, #128	; 0x80
 8004e46:	f000 8137 	beq.w	80050b8 <_svfiprintf_r+0x780>
 8004e4a:	9b03      	ldr	r3, [sp, #12]
 8004e4c:	eba9 0703 	sub.w	r7, r9, r3
 8004e50:	2f00      	cmp	r7, #0
 8004e52:	dd39      	ble.n	8004ec8 <_svfiprintf_r+0x590>
 8004e54:	2f10      	cmp	r7, #16
 8004e56:	4c2c      	ldr	r4, [pc, #176]	; (8004f08 <_svfiprintf_r+0x5d0>)
 8004e58:	f340 825c 	ble.w	8005314 <_svfiprintf_r+0x9dc>
 8004e5c:	465b      	mov	r3, fp
 8004e5e:	f04f 0810 	mov.w	r8, #16
 8004e62:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004e66:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004e6a:	e004      	b.n	8004e76 <_svfiprintf_r+0x53e>
 8004e6c:	3f10      	subs	r7, #16
 8004e6e:	2f10      	cmp	r7, #16
 8004e70:	f103 0308 	add.w	r3, r3, #8
 8004e74:	dd15      	ble.n	8004ea2 <_svfiprintf_r+0x56a>
 8004e76:	3101      	adds	r1, #1
 8004e78:	3210      	adds	r2, #16
 8004e7a:	2907      	cmp	r1, #7
 8004e7c:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 8004e80:	e9c3 4800 	strd	r4, r8, [r3]
 8004e84:	ddf2      	ble.n	8004e6c <_svfiprintf_r+0x534>
 8004e86:	aa0d      	add	r2, sp, #52	; 0x34
 8004e88:	4659      	mov	r1, fp
 8004e8a:	4648      	mov	r0, r9
 8004e8c:	f7ff fcda 	bl	8004844 <__ssprint_r>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	f47f ae64 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8004e96:	3f10      	subs	r7, #16
 8004e98:	2f10      	cmp	r7, #16
 8004e9a:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8004e9e:	ab1a      	add	r3, sp, #104	; 0x68
 8004ea0:	dce9      	bgt.n	8004e76 <_svfiprintf_r+0x53e>
 8004ea2:	469b      	mov	fp, r3
 8004ea4:	f101 0c01 	add.w	ip, r1, #1
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	443a      	add	r2, r7
 8004eac:	f1bc 0f07 	cmp.w	ip, #7
 8004eb0:	920f      	str	r2, [sp, #60]	; 0x3c
 8004eb2:	e9cb 4700 	strd	r4, r7, [fp]
 8004eb6:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 8004eba:	f300 8184 	bgt.w	80051c6 <_svfiprintf_r+0x88e>
 8004ebe:	f10c 0c01 	add.w	ip, ip, #1
 8004ec2:	f103 0008 	add.w	r0, r3, #8
 8004ec6:	469b      	mov	fp, r3
 8004ec8:	9b03      	ldr	r3, [sp, #12]
 8004eca:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 8004ece:	441a      	add	r2, r3
 8004ed0:	f1bc 0f07 	cmp.w	ip, #7
 8004ed4:	920f      	str	r2, [sp, #60]	; 0x3c
 8004ed6:	e9cb 5300 	strd	r5, r3, [fp]
 8004eda:	f300 8130 	bgt.w	800513e <_svfiprintf_r+0x806>
 8004ede:	9b00      	ldr	r3, [sp, #0]
 8004ee0:	075b      	lsls	r3, r3, #29
 8004ee2:	d537      	bpl.n	8004f54 <_svfiprintf_r+0x61c>
 8004ee4:	9b04      	ldr	r3, [sp, #16]
 8004ee6:	1b9c      	subs	r4, r3, r6
 8004ee8:	2c00      	cmp	r4, #0
 8004eea:	dd33      	ble.n	8004f54 <_svfiprintf_r+0x61c>
 8004eec:	2c10      	cmp	r4, #16
 8004eee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ef0:	4f04      	ldr	r7, [pc, #16]	; (8004f04 <_svfiprintf_r+0x5cc>)
 8004ef2:	dd26      	ble.n	8004f42 <_svfiprintf_r+0x60a>
 8004ef4:	2510      	movs	r5, #16
 8004ef6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8004efa:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004efe:	e00a      	b.n	8004f16 <_svfiprintf_r+0x5de>
 8004f00:	0801aab4 	.word	0x0801aab4
 8004f04:	0800ad30 	.word	0x0800ad30
 8004f08:	0800ad40 	.word	0x0800ad40
 8004f0c:	3c10      	subs	r4, #16
 8004f0e:	2c10      	cmp	r4, #16
 8004f10:	f100 0008 	add.w	r0, r0, #8
 8004f14:	dd15      	ble.n	8004f42 <_svfiprintf_r+0x60a>
 8004f16:	3301      	adds	r3, #1
 8004f18:	3210      	adds	r2, #16
 8004f1a:	2b07      	cmp	r3, #7
 8004f1c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
 8004f20:	e9c0 7500 	strd	r7, r5, [r0]
 8004f24:	ddf2      	ble.n	8004f0c <_svfiprintf_r+0x5d4>
 8004f26:	aa0d      	add	r2, sp, #52	; 0x34
 8004f28:	4649      	mov	r1, r9
 8004f2a:	4640      	mov	r0, r8
 8004f2c:	f7ff fc8a 	bl	8004844 <__ssprint_r>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	f47f ae14 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8004f36:	3c10      	subs	r4, #16
 8004f38:	2c10      	cmp	r4, #16
 8004f3a:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 8004f3e:	a81a      	add	r0, sp, #104	; 0x68
 8004f40:	dce9      	bgt.n	8004f16 <_svfiprintf_r+0x5de>
 8004f42:	3301      	adds	r3, #1
 8004f44:	4422      	add	r2, r4
 8004f46:	2b07      	cmp	r3, #7
 8004f48:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
 8004f4c:	e9c0 7400 	strd	r7, r4, [r0]
 8004f50:	f300 816b 	bgt.w	800522a <_svfiprintf_r+0x8f2>
 8004f54:	9b01      	ldr	r3, [sp, #4]
 8004f56:	9904      	ldr	r1, [sp, #16]
 8004f58:	42b1      	cmp	r1, r6
 8004f5a:	bfac      	ite	ge
 8004f5c:	185b      	addge	r3, r3, r1
 8004f5e:	199b      	addlt	r3, r3, r6
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	2a00      	cmp	r2, #0
 8004f64:	f040 80f6 	bne.w	8005154 <_svfiprintf_r+0x81c>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	930e      	str	r3, [sp, #56]	; 0x38
 8004f6c:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 8004f70:	e4f8      	b.n	8004964 <_svfiprintf_r+0x2c>
 8004f72:	2900      	cmp	r1, #0
 8004f74:	f040 8203 	bne.w	800537e <_svfiprintf_r+0xa46>
 8004f78:	4abd      	ldr	r2, [pc, #756]	; (8005270 <_svfiprintf_r+0x938>)
 8004f7a:	9208      	str	r2, [sp, #32]
 8004f7c:	f018 0f20 	tst.w	r8, #32
 8004f80:	f47f ae54 	bne.w	8004c2c <_svfiprintf_r+0x2f4>
 8004f84:	9a06      	ldr	r2, [sp, #24]
 8004f86:	f018 0f10 	tst.w	r8, #16
 8004f8a:	f852 6b04 	ldr.w	r6, [r2], #4
 8004f8e:	9206      	str	r2, [sp, #24]
 8004f90:	f040 813a 	bne.w	8005208 <_svfiprintf_r+0x8d0>
 8004f94:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004f98:	f000 8136 	beq.w	8005208 <_svfiprintf_r+0x8d0>
 8004f9c:	b2b6      	uxth	r6, r6
 8004f9e:	2700      	movs	r7, #0
 8004fa0:	e64d      	b.n	8004c3e <_svfiprintf_r+0x306>
 8004fa2:	2900      	cmp	r1, #0
 8004fa4:	f040 81e5 	bne.w	8005372 <_svfiprintf_r+0xa3a>
 8004fa8:	f048 0810 	orr.w	r8, r8, #16
 8004fac:	f018 0f20 	tst.w	r8, #32
 8004fb0:	f47f ae94 	bne.w	8004cdc <_svfiprintf_r+0x3a4>
 8004fb4:	9b06      	ldr	r3, [sp, #24]
 8004fb6:	f018 0f10 	tst.w	r8, #16
 8004fba:	f853 6b04 	ldr.w	r6, [r3], #4
 8004fbe:	9306      	str	r3, [sp, #24]
 8004fc0:	f040 8115 	bne.w	80051ee <_svfiprintf_r+0x8b6>
 8004fc4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004fc8:	f000 8111 	beq.w	80051ee <_svfiprintf_r+0x8b6>
 8004fcc:	b236      	sxth	r6, r6
 8004fce:	17f7      	asrs	r7, r6, #31
 8004fd0:	e68d      	b.n	8004cee <_svfiprintf_r+0x3b6>
 8004fd2:	9a06      	ldr	r2, [sp, #24]
 8004fd4:	4ba7      	ldr	r3, [pc, #668]	; (8005274 <_svfiprintf_r+0x93c>)
 8004fd6:	6816      	ldr	r6, [r2, #0]
 8004fd8:	9308      	str	r3, [sp, #32]
 8004fda:	3204      	adds	r2, #4
 8004fdc:	f647 0330 	movw	r3, #30768	; 0x7830
 8004fe0:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
 8004fe4:	f048 0802 	orr.w	r8, r8, #2
 8004fe8:	9206      	str	r2, [sp, #24]
 8004fea:	2700      	movs	r7, #0
 8004fec:	2302      	movs	r3, #2
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8004ff6:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 8004ffa:	f43f ad63 	beq.w	8004ac4 <_svfiprintf_r+0x18c>
 8004ffe:	2400      	movs	r4, #0
 8005000:	e681      	b.n	8004d06 <_svfiprintf_r+0x3ce>
 8005002:	2900      	cmp	r1, #0
 8005004:	f040 81b8 	bne.w	8005378 <_svfiprintf_r+0xa40>
 8005008:	9a06      	ldr	r2, [sp, #24]
 800500a:	f018 0f20 	tst.w	r8, #32
 800500e:	f102 0304 	add.w	r3, r2, #4
 8005012:	6812      	ldr	r2, [r2, #0]
 8005014:	f040 8123 	bne.w	800525e <_svfiprintf_r+0x926>
 8005018:	f018 0f10 	tst.w	r8, #16
 800501c:	f040 814b 	bne.w	80052b6 <_svfiprintf_r+0x97e>
 8005020:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005024:	f000 8147 	beq.w	80052b6 <_svfiprintf_r+0x97e>
 8005028:	9901      	ldr	r1, [sp, #4]
 800502a:	8011      	strh	r1, [r2, #0]
 800502c:	9306      	str	r3, [sp, #24]
 800502e:	e499      	b.n	8004964 <_svfiprintf_r+0x2c>
 8005030:	9a06      	ldr	r2, [sp, #24]
 8005032:	f852 6b04 	ldr.w	r6, [r2], #4
 8005036:	9206      	str	r2, [sp, #24]
 8005038:	f018 0210 	ands.w	r2, r8, #16
 800503c:	f000 8108 	beq.w	8005250 <_svfiprintf_r+0x918>
 8005040:	2700      	movs	r7, #0
 8005042:	e7d4      	b.n	8004fee <_svfiprintf_r+0x6b6>
 8005044:	9b06      	ldr	r3, [sp, #24]
 8005046:	f018 0f10 	tst.w	r8, #16
 800504a:	f853 6b04 	ldr.w	r6, [r3], #4
 800504e:	9306      	str	r3, [sp, #24]
 8005050:	f000 80f7 	beq.w	8005242 <_svfiprintf_r+0x90a>
 8005054:	2700      	movs	r7, #0
 8005056:	2301      	movs	r3, #1
 8005058:	e7c9      	b.n	8004fee <_svfiprintf_r+0x6b6>
 800505a:	2302      	movs	r3, #2
 800505c:	e7c7      	b.n	8004fee <_svfiprintf_r+0x6b6>
 800505e:	2900      	cmp	r1, #0
 8005060:	f040 8196 	bne.w	8005390 <_svfiprintf_r+0xa58>
 8005064:	2b00      	cmp	r3, #0
 8005066:	f43f ad73 	beq.w	8004b50 <_svfiprintf_r+0x218>
 800506a:	2601      	movs	r6, #1
 800506c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8005078:	9603      	str	r6, [sp, #12]
 800507a:	ad10      	add	r5, sp, #64	; 0x40
 800507c:	e668      	b.n	8004d50 <_svfiprintf_r+0x418>
 800507e:	9808      	ldr	r0, [sp, #32]
 8005080:	ad1a      	add	r5, sp, #104	; 0x68
 8005082:	0933      	lsrs	r3, r6, #4
 8005084:	f006 010f 	and.w	r1, r6, #15
 8005088:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800508c:	093a      	lsrs	r2, r7, #4
 800508e:	461e      	mov	r6, r3
 8005090:	4617      	mov	r7, r2
 8005092:	5c43      	ldrb	r3, [r0, r1]
 8005094:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005098:	ea56 0307 	orrs.w	r3, r6, r7
 800509c:	d1f1      	bne.n	8005082 <_svfiprintf_r+0x74a>
 800509e:	ab1a      	add	r3, sp, #104	; 0x68
 80050a0:	1b5b      	subs	r3, r3, r5
 80050a2:	9303      	str	r3, [sp, #12]
 80050a4:	9b03      	ldr	r3, [sp, #12]
 80050a6:	454b      	cmp	r3, r9
 80050a8:	bfb8      	it	lt
 80050aa:	464b      	movlt	r3, r9
 80050ac:	461e      	mov	r6, r3
 80050ae:	2c00      	cmp	r4, #0
 80050b0:	f43f ae52 	beq.w	8004d58 <_svfiprintf_r+0x420>
 80050b4:	3601      	adds	r6, #1
 80050b6:	e64f      	b.n	8004d58 <_svfiprintf_r+0x420>
 80050b8:	9b04      	ldr	r3, [sp, #16]
 80050ba:	1b9f      	subs	r7, r3, r6
 80050bc:	2f00      	cmp	r7, #0
 80050be:	f77f aec4 	ble.w	8004e4a <_svfiprintf_r+0x512>
 80050c2:	2f10      	cmp	r7, #16
 80050c4:	4c6c      	ldr	r4, [pc, #432]	; (8005278 <_svfiprintf_r+0x940>)
 80050c6:	f340 813e 	ble.w	8005346 <_svfiprintf_r+0xa0e>
 80050ca:	4658      	mov	r0, fp
 80050cc:	f04f 0810 	mov.w	r8, #16
 80050d0:	46d3      	mov	fp, sl
 80050d2:	46b2      	mov	sl, r6
 80050d4:	462e      	mov	r6, r5
 80050d6:	4625      	mov	r5, r4
 80050d8:	9c05      	ldr	r4, [sp, #20]
 80050da:	e004      	b.n	80050e6 <_svfiprintf_r+0x7ae>
 80050dc:	3f10      	subs	r7, #16
 80050de:	2f10      	cmp	r7, #16
 80050e0:	f100 0008 	add.w	r0, r0, #8
 80050e4:	dd15      	ble.n	8005112 <_svfiprintf_r+0x7da>
 80050e6:	3101      	adds	r1, #1
 80050e8:	3210      	adds	r2, #16
 80050ea:	2907      	cmp	r1, #7
 80050ec:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 80050f0:	e9c0 5800 	strd	r5, r8, [r0]
 80050f4:	ddf2      	ble.n	80050dc <_svfiprintf_r+0x7a4>
 80050f6:	aa0d      	add	r2, sp, #52	; 0x34
 80050f8:	9902      	ldr	r1, [sp, #8]
 80050fa:	4620      	mov	r0, r4
 80050fc:	f7ff fba2 	bl	8004844 <__ssprint_r>
 8005100:	2800      	cmp	r0, #0
 8005102:	f47f ad2c 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8005106:	3f10      	subs	r7, #16
 8005108:	2f10      	cmp	r7, #16
 800510a:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 800510e:	a81a      	add	r0, sp, #104	; 0x68
 8005110:	dce9      	bgt.n	80050e6 <_svfiprintf_r+0x7ae>
 8005112:	462c      	mov	r4, r5
 8005114:	3101      	adds	r1, #1
 8005116:	4635      	mov	r5, r6
 8005118:	f100 0308 	add.w	r3, r0, #8
 800511c:	4656      	mov	r6, sl
 800511e:	46da      	mov	sl, fp
 8005120:	4683      	mov	fp, r0
 8005122:	443a      	add	r2, r7
 8005124:	2907      	cmp	r1, #7
 8005126:	920f      	str	r2, [sp, #60]	; 0x3c
 8005128:	e9cb 4700 	strd	r4, r7, [fp]
 800512c:	910e      	str	r1, [sp, #56]	; 0x38
 800512e:	f300 80e1 	bgt.w	80052f4 <_svfiprintf_r+0x9bc>
 8005132:	f101 0c01 	add.w	ip, r1, #1
 8005136:	f103 0008 	add.w	r0, r3, #8
 800513a:	469b      	mov	fp, r3
 800513c:	e685      	b.n	8004e4a <_svfiprintf_r+0x512>
 800513e:	aa0d      	add	r2, sp, #52	; 0x34
 8005140:	9902      	ldr	r1, [sp, #8]
 8005142:	9805      	ldr	r0, [sp, #20]
 8005144:	f7ff fb7e 	bl	8004844 <__ssprint_r>
 8005148:	2800      	cmp	r0, #0
 800514a:	f47f ad08 	bne.w	8004b5e <_svfiprintf_r+0x226>
 800514e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005150:	a81a      	add	r0, sp, #104	; 0x68
 8005152:	e6c4      	b.n	8004ede <_svfiprintf_r+0x5a6>
 8005154:	aa0d      	add	r2, sp, #52	; 0x34
 8005156:	9902      	ldr	r1, [sp, #8]
 8005158:	9805      	ldr	r0, [sp, #20]
 800515a:	f7ff fb73 	bl	8004844 <__ssprint_r>
 800515e:	2800      	cmp	r0, #0
 8005160:	f43f af02 	beq.w	8004f68 <_svfiprintf_r+0x630>
 8005164:	e4fb      	b.n	8004b5e <_svfiprintf_r+0x226>
 8005166:	aa0d      	add	r2, sp, #52	; 0x34
 8005168:	9902      	ldr	r1, [sp, #8]
 800516a:	9805      	ldr	r0, [sp, #20]
 800516c:	9309      	str	r3, [sp, #36]	; 0x24
 800516e:	f7ff fb69 	bl	8004844 <__ssprint_r>
 8005172:	2800      	cmp	r0, #0
 8005174:	f47f acf3 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8005178:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 800517c:	a81c      	add	r0, sp, #112	; 0x70
 800517e:	f101 0c01 	add.w	ip, r1, #1
 8005182:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 8005186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005188:	e64a      	b.n	8004e20 <_svfiprintf_r+0x4e8>
 800518a:	aa0d      	add	r2, sp, #52	; 0x34
 800518c:	9902      	ldr	r1, [sp, #8]
 800518e:	9805      	ldr	r0, [sp, #20]
 8005190:	f7ff fb58 	bl	8004844 <__ssprint_r>
 8005194:	2800      	cmp	r0, #0
 8005196:	f47f ace2 	bne.w	8004b5e <_svfiprintf_r+0x226>
 800519a:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 800519e:	a81c      	add	r0, sp, #112	; 0x70
 80051a0:	f101 0c01 	add.w	ip, r1, #1
 80051a4:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 80051a8:	e64b      	b.n	8004e42 <_svfiprintf_r+0x50a>
 80051aa:	f8cd 8000 	str.w	r8, [sp]
 80051ae:	2f00      	cmp	r7, #0
 80051b0:	bf08      	it	eq
 80051b2:	2e0a      	cmpeq	r6, #10
 80051b4:	f080 8088 	bcs.w	80052c8 <_svfiprintf_r+0x990>
 80051b8:	ad2a      	add	r5, sp, #168	; 0xa8
 80051ba:	3630      	adds	r6, #48	; 0x30
 80051bc:	2301      	movs	r3, #1
 80051be:	f805 6d41 	strb.w	r6, [r5, #-65]!
 80051c2:	9303      	str	r3, [sp, #12]
 80051c4:	e76e      	b.n	80050a4 <_svfiprintf_r+0x76c>
 80051c6:	aa0d      	add	r2, sp, #52	; 0x34
 80051c8:	9902      	ldr	r1, [sp, #8]
 80051ca:	9805      	ldr	r0, [sp, #20]
 80051cc:	f7ff fb3a 	bl	8004844 <__ssprint_r>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	f47f acc4 	bne.w	8004b5e <_svfiprintf_r+0x226>
 80051d6:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 80051da:	a81c      	add	r0, sp, #112	; 0x70
 80051dc:	f103 0c01 	add.w	ip, r3, #1
 80051e0:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 80051e4:	e670      	b.n	8004ec8 <_svfiprintf_r+0x590>
 80051e6:	f8cd 900c 	str.w	r9, [sp, #12]
 80051ea:	ad1a      	add	r5, sp, #104	; 0x68
 80051ec:	e75a      	b.n	80050a4 <_svfiprintf_r+0x76c>
 80051ee:	17f7      	asrs	r7, r6, #31
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	f177 0300 	sbcs.w	r3, r7, #0
 80051f6:	f6bf ad7f 	bge.w	8004cf8 <_svfiprintf_r+0x3c0>
 80051fa:	242d      	movs	r4, #45	; 0x2d
 80051fc:	4276      	negs	r6, r6
 80051fe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005202:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
 8005206:	e579      	b.n	8004cfc <_svfiprintf_r+0x3c4>
 8005208:	2700      	movs	r7, #0
 800520a:	e518      	b.n	8004c3e <_svfiprintf_r+0x306>
 800520c:	aa0d      	add	r2, sp, #52	; 0x34
 800520e:	9902      	ldr	r1, [sp, #8]
 8005210:	9805      	ldr	r0, [sp, #20]
 8005212:	9309      	str	r3, [sp, #36]	; 0x24
 8005214:	f7ff fb16 	bl	8004844 <__ssprint_r>
 8005218:	2800      	cmp	r0, #0
 800521a:	f47f aca0 	bne.w	8004b5e <_svfiprintf_r+0x226>
 800521e:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8005222:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 8005226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005228:	e5e0      	b.n	8004dec <_svfiprintf_r+0x4b4>
 800522a:	aa0d      	add	r2, sp, #52	; 0x34
 800522c:	9902      	ldr	r1, [sp, #8]
 800522e:	9805      	ldr	r0, [sp, #20]
 8005230:	f7ff fb08 	bl	8004844 <__ssprint_r>
 8005234:	2800      	cmp	r0, #0
 8005236:	f47f ac92 	bne.w	8004b5e <_svfiprintf_r+0x226>
 800523a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800523c:	e68a      	b.n	8004f54 <_svfiprintf_r+0x61c>
 800523e:	ad1a      	add	r5, sp, #104	; 0x68
 8005240:	e730      	b.n	80050a4 <_svfiprintf_r+0x76c>
 8005242:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005246:	bf18      	it	ne
 8005248:	b2b6      	uxthne	r6, r6
 800524a:	2700      	movs	r7, #0
 800524c:	2301      	movs	r3, #1
 800524e:	e6ce      	b.n	8004fee <_svfiprintf_r+0x6b6>
 8005250:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005254:	bf1c      	itt	ne
 8005256:	4613      	movne	r3, r2
 8005258:	b2b6      	uxthne	r6, r6
 800525a:	2700      	movs	r7, #0
 800525c:	e6c7      	b.n	8004fee <_svfiprintf_r+0x6b6>
 800525e:	9901      	ldr	r1, [sp, #4]
 8005260:	9306      	str	r3, [sp, #24]
 8005262:	17cd      	asrs	r5, r1, #31
 8005264:	4608      	mov	r0, r1
 8005266:	4629      	mov	r1, r5
 8005268:	e9c2 0100 	strd	r0, r1, [r2]
 800526c:	f7ff bb7a 	b.w	8004964 <_svfiprintf_r+0x2c>
 8005270:	0801aaa0 	.word	0x0801aaa0
 8005274:	0801aab4 	.word	0x0801aab4
 8005278:	0800ad40 	.word	0x0800ad40
 800527c:	4264      	negs	r4, r4
 800527e:	9404      	str	r4, [sp, #16]
 8005280:	9206      	str	r2, [sp, #24]
 8005282:	e4a9      	b.n	8004bd8 <_svfiprintf_r+0x2a0>
 8005284:	2140      	movs	r1, #64	; 0x40
 8005286:	f7fe fb55 	bl	8003934 <_malloc_r>
 800528a:	9b02      	ldr	r3, [sp, #8]
 800528c:	6018      	str	r0, [r3, #0]
 800528e:	6118      	str	r0, [r3, #16]
 8005290:	2800      	cmp	r0, #0
 8005292:	d066      	beq.n	8005362 <_svfiprintf_r+0xa2a>
 8005294:	9a02      	ldr	r2, [sp, #8]
 8005296:	2340      	movs	r3, #64	; 0x40
 8005298:	6153      	str	r3, [r2, #20]
 800529a:	f7ff bb5b 	b.w	8004954 <_svfiprintf_r+0x1c>
 800529e:	4628      	mov	r0, r5
 80052a0:	9606      	str	r6, [sp, #24]
 80052a2:	f8cd 8000 	str.w	r8, [sp]
 80052a6:	f7fc f8eb 	bl	8001480 <strlen>
 80052aa:	f04f 0900 	mov.w	r9, #0
 80052ae:	9003      	str	r0, [sp, #12]
 80052b0:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
 80052b4:	e6f6      	b.n	80050a4 <_svfiprintf_r+0x76c>
 80052b6:	9901      	ldr	r1, [sp, #4]
 80052b8:	6011      	str	r1, [r2, #0]
 80052ba:	9306      	str	r3, [sp, #24]
 80052bc:	f7ff bb52 	b.w	8004964 <_svfiprintf_r+0x2c>
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	f47f ac05 	bne.w	8004ad0 <_svfiprintf_r+0x198>
 80052c6:	e777      	b.n	80051b8 <_svfiprintf_r+0x880>
 80052c8:	ad1a      	add	r5, sp, #104	; 0x68
 80052ca:	4630      	mov	r0, r6
 80052cc:	4639      	mov	r1, r7
 80052ce:	220a      	movs	r2, #10
 80052d0:	2300      	movs	r3, #0
 80052d2:	f7fb fe1f 	bl	8000f14 <__aeabi_uldivmod>
 80052d6:	3230      	adds	r2, #48	; 0x30
 80052d8:	f805 2d01 	strb.w	r2, [r5, #-1]!
 80052dc:	4630      	mov	r0, r6
 80052de:	4639      	mov	r1, r7
 80052e0:	2300      	movs	r3, #0
 80052e2:	220a      	movs	r2, #10
 80052e4:	f7fb fe16 	bl	8000f14 <__aeabi_uldivmod>
 80052e8:	4606      	mov	r6, r0
 80052ea:	460f      	mov	r7, r1
 80052ec:	ea56 0307 	orrs.w	r3, r6, r7
 80052f0:	d1eb      	bne.n	80052ca <_svfiprintf_r+0x992>
 80052f2:	e6d4      	b.n	800509e <_svfiprintf_r+0x766>
 80052f4:	aa0d      	add	r2, sp, #52	; 0x34
 80052f6:	9902      	ldr	r1, [sp, #8]
 80052f8:	9805      	ldr	r0, [sp, #20]
 80052fa:	f7ff faa3 	bl	8004844 <__ssprint_r>
 80052fe:	2800      	cmp	r0, #0
 8005300:	f47f ac2d 	bne.w	8004b5e <_svfiprintf_r+0x226>
 8005304:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8005308:	a81c      	add	r0, sp, #112	; 0x70
 800530a:	f101 0c01 	add.w	ip, r1, #1
 800530e:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 8005312:	e59a      	b.n	8004e4a <_svfiprintf_r+0x512>
 8005314:	4603      	mov	r3, r0
 8005316:	e5c8      	b.n	8004eaa <_svfiprintf_r+0x572>
 8005318:	464b      	mov	r3, r9
 800531a:	2b06      	cmp	r3, #6
 800531c:	bf28      	it	cs
 800531e:	2306      	movcs	r3, #6
 8005320:	9606      	str	r6, [sp, #24]
 8005322:	9303      	str	r3, [sp, #12]
 8005324:	461e      	mov	r6, r3
 8005326:	4d1c      	ldr	r5, [pc, #112]	; (8005398 <_svfiprintf_r+0xa60>)
 8005328:	e512      	b.n	8004d50 <_svfiprintf_r+0x418>
 800532a:	46a2      	mov	sl, r4
 800532c:	f04f 0900 	mov.w	r9, #0
 8005330:	f7ff bb4f 	b.w	80049d2 <_svfiprintf_r+0x9a>
 8005334:	f8cd 900c 	str.w	r9, [sp, #12]
 8005338:	f89d 402f 	ldrb.w	r4, [sp, #47]	; 0x2f
 800533c:	9606      	str	r6, [sp, #24]
 800533e:	f8cd 8000 	str.w	r8, [sp]
 8005342:	4681      	mov	r9, r0
 8005344:	e6ae      	b.n	80050a4 <_svfiprintf_r+0x76c>
 8005346:	4603      	mov	r3, r0
 8005348:	4661      	mov	r1, ip
 800534a:	e6ea      	b.n	8005122 <_svfiprintf_r+0x7ea>
 800534c:	9d06      	ldr	r5, [sp, #24]
 800534e:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8005352:	682a      	ldr	r2, [r5, #0]
 8005354:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 8005358:	1d2a      	adds	r2, r5, #4
 800535a:	46a2      	mov	sl, r4
 800535c:	9206      	str	r2, [sp, #24]
 800535e:	f7ff bb36 	b.w	80049ce <_svfiprintf_r+0x96>
 8005362:	9a05      	ldr	r2, [sp, #20]
 8005364:	230c      	movs	r3, #12
 8005366:	6013      	str	r3, [r2, #0]
 8005368:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	f7ff bbff 	b.w	8004b70 <_svfiprintf_r+0x238>
 8005372:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 8005376:	e617      	b.n	8004fa8 <_svfiprintf_r+0x670>
 8005378:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 800537c:	e644      	b.n	8005008 <_svfiprintf_r+0x6d0>
 800537e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 8005382:	e5f9      	b.n	8004f78 <_svfiprintf_r+0x640>
 8005384:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 8005388:	e44a      	b.n	8004c20 <_svfiprintf_r+0x2e8>
 800538a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 800538e:	e4a1      	b.n	8004cd4 <_svfiprintf_r+0x39c>
 8005390:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
 8005394:	e666      	b.n	8005064 <_svfiprintf_r+0x72c>
 8005396:	bf00      	nop
 8005398:	0801749c 	.word	0x0801749c

0800539c <_calloc_r>:
 800539c:	b510      	push	{r4, lr}
 800539e:	fb02 f101 	mul.w	r1, r2, r1
 80053a2:	f7fe fac7 	bl	8003934 <_malloc_r>
 80053a6:	4604      	mov	r4, r0
 80053a8:	b1d8      	cbz	r0, 80053e2 <_calloc_r+0x46>
 80053aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80053ae:	f022 0203 	bic.w	r2, r2, #3
 80053b2:	3a04      	subs	r2, #4
 80053b4:	2a24      	cmp	r2, #36	; 0x24
 80053b6:	d81d      	bhi.n	80053f4 <_calloc_r+0x58>
 80053b8:	2a13      	cmp	r2, #19
 80053ba:	d914      	bls.n	80053e6 <_calloc_r+0x4a>
 80053bc:	2300      	movs	r3, #0
 80053be:	2a1b      	cmp	r2, #27
 80053c0:	e9c0 3300 	strd	r3, r3, [r0]
 80053c4:	d91b      	bls.n	80053fe <_calloc_r+0x62>
 80053c6:	2a24      	cmp	r2, #36	; 0x24
 80053c8:	e9c0 3302 	strd	r3, r3, [r0, #8]
 80053cc:	bf0a      	itet	eq
 80053ce:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
 80053d2:	f100 0210 	addne.w	r2, r0, #16
 80053d6:	f100 0218 	addeq.w	r2, r0, #24
 80053da:	2300      	movs	r3, #0
 80053dc:	e9c2 3300 	strd	r3, r3, [r2]
 80053e0:	6093      	str	r3, [r2, #8]
 80053e2:	4620      	mov	r0, r4
 80053e4:	bd10      	pop	{r4, pc}
 80053e6:	4602      	mov	r2, r0
 80053e8:	2300      	movs	r3, #0
 80053ea:	e9c2 3300 	strd	r3, r3, [r2]
 80053ee:	6093      	str	r3, [r2, #8]
 80053f0:	4620      	mov	r0, r4
 80053f2:	bd10      	pop	{r4, pc}
 80053f4:	2100      	movs	r1, #0
 80053f6:	f7fb ffb5 	bl	8001364 <memset>
 80053fa:	4620      	mov	r0, r4
 80053fc:	bd10      	pop	{r4, pc}
 80053fe:	f100 0208 	add.w	r2, r0, #8
 8005402:	e7f1      	b.n	80053e8 <_calloc_r+0x4c>

08005404 <_malloc_trim_r>:
 8005404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005406:	4f24      	ldr	r7, [pc, #144]	; (8005498 <_malloc_trim_r+0x94>)
 8005408:	460c      	mov	r4, r1
 800540a:	4606      	mov	r6, r0
 800540c:	f7fe fd98 	bl	8003f40 <__malloc_lock>
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	685d      	ldr	r5, [r3, #4]
 8005414:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 8005418:	310f      	adds	r1, #15
 800541a:	f025 0503 	bic.w	r5, r5, #3
 800541e:	4429      	add	r1, r5
 8005420:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8005424:	f021 010f 	bic.w	r1, r1, #15
 8005428:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800542c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8005430:	db07      	blt.n	8005442 <_malloc_trim_r+0x3e>
 8005432:	2100      	movs	r1, #0
 8005434:	4630      	mov	r0, r6
 8005436:	f003 f8eb 	bl	8008610 <_sbrk_r>
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	442b      	add	r3, r5
 800543e:	4298      	cmp	r0, r3
 8005440:	d004      	beq.n	800544c <_malloc_trim_r+0x48>
 8005442:	4630      	mov	r0, r6
 8005444:	f7fe fd7e 	bl	8003f44 <__malloc_unlock>
 8005448:	2000      	movs	r0, #0
 800544a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800544c:	4261      	negs	r1, r4
 800544e:	4630      	mov	r0, r6
 8005450:	f003 f8de 	bl	8008610 <_sbrk_r>
 8005454:	3001      	adds	r0, #1
 8005456:	d00d      	beq.n	8005474 <_malloc_trim_r+0x70>
 8005458:	4b10      	ldr	r3, [pc, #64]	; (800549c <_malloc_trim_r+0x98>)
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	6819      	ldr	r1, [r3, #0]
 800545e:	1b2d      	subs	r5, r5, r4
 8005460:	f045 0501 	orr.w	r5, r5, #1
 8005464:	4630      	mov	r0, r6
 8005466:	1b09      	subs	r1, r1, r4
 8005468:	6055      	str	r5, [r2, #4]
 800546a:	6019      	str	r1, [r3, #0]
 800546c:	f7fe fd6a 	bl	8003f44 <__malloc_unlock>
 8005470:	2001      	movs	r0, #1
 8005472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005474:	2100      	movs	r1, #0
 8005476:	4630      	mov	r0, r6
 8005478:	f003 f8ca 	bl	8008610 <_sbrk_r>
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	1a83      	subs	r3, r0, r2
 8005480:	2b0f      	cmp	r3, #15
 8005482:	ddde      	ble.n	8005442 <_malloc_trim_r+0x3e>
 8005484:	4c06      	ldr	r4, [pc, #24]	; (80054a0 <_malloc_trim_r+0x9c>)
 8005486:	4905      	ldr	r1, [pc, #20]	; (800549c <_malloc_trim_r+0x98>)
 8005488:	6824      	ldr	r4, [r4, #0]
 800548a:	f043 0301 	orr.w	r3, r3, #1
 800548e:	1b00      	subs	r0, r0, r4
 8005490:	6053      	str	r3, [r2, #4]
 8005492:	6008      	str	r0, [r1, #0]
 8005494:	e7d5      	b.n	8005442 <_malloc_trim_r+0x3e>
 8005496:	bf00      	nop
 8005498:	20000c38 	.word	0x20000c38
 800549c:	200011ec 	.word	0x200011ec
 80054a0:	20001040 	.word	0x20001040

080054a4 <_free_r>:
 80054a4:	2900      	cmp	r1, #0
 80054a6:	d053      	beq.n	8005550 <_free_r+0xac>
 80054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054aa:	460c      	mov	r4, r1
 80054ac:	4606      	mov	r6, r0
 80054ae:	f7fe fd47 	bl	8003f40 <__malloc_lock>
 80054b2:	f854 cc04 	ldr.w	ip, [r4, #-4]
 80054b6:	4f71      	ldr	r7, [pc, #452]	; (800567c <_free_r+0x1d8>)
 80054b8:	f02c 0101 	bic.w	r1, ip, #1
 80054bc:	f1a4 0508 	sub.w	r5, r4, #8
 80054c0:	186b      	adds	r3, r5, r1
 80054c2:	68b8      	ldr	r0, [r7, #8]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	4298      	cmp	r0, r3
 80054c8:	f022 0203 	bic.w	r2, r2, #3
 80054cc:	d053      	beq.n	8005576 <_free_r+0xd2>
 80054ce:	f01c 0f01 	tst.w	ip, #1
 80054d2:	605a      	str	r2, [r3, #4]
 80054d4:	eb03 0002 	add.w	r0, r3, r2
 80054d8:	d13b      	bne.n	8005552 <_free_r+0xae>
 80054da:	f854 cc08 	ldr.w	ip, [r4, #-8]
 80054de:	6840      	ldr	r0, [r0, #4]
 80054e0:	eba5 050c 	sub.w	r5, r5, ip
 80054e4:	f107 0e08 	add.w	lr, r7, #8
 80054e8:	68ac      	ldr	r4, [r5, #8]
 80054ea:	4574      	cmp	r4, lr
 80054ec:	4461      	add	r1, ip
 80054ee:	f000 0001 	and.w	r0, r0, #1
 80054f2:	d075      	beq.n	80055e0 <_free_r+0x13c>
 80054f4:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 80054f8:	f8c4 c00c 	str.w	ip, [r4, #12]
 80054fc:	f8cc 4008 	str.w	r4, [ip, #8]
 8005500:	b360      	cbz	r0, 800555c <_free_r+0xb8>
 8005502:	f041 0301 	orr.w	r3, r1, #1
 8005506:	606b      	str	r3, [r5, #4]
 8005508:	5069      	str	r1, [r5, r1]
 800550a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800550e:	d350      	bcc.n	80055b2 <_free_r+0x10e>
 8005510:	0a4b      	lsrs	r3, r1, #9
 8005512:	2b04      	cmp	r3, #4
 8005514:	d870      	bhi.n	80055f8 <_free_r+0x154>
 8005516:	098b      	lsrs	r3, r1, #6
 8005518:	f103 0439 	add.w	r4, r3, #57	; 0x39
 800551c:	00e4      	lsls	r4, r4, #3
 800551e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005522:	1938      	adds	r0, r7, r4
 8005524:	593b      	ldr	r3, [r7, r4]
 8005526:	3808      	subs	r0, #8
 8005528:	4298      	cmp	r0, r3
 800552a:	d078      	beq.n	800561e <_free_r+0x17a>
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	f022 0203 	bic.w	r2, r2, #3
 8005532:	428a      	cmp	r2, r1
 8005534:	d971      	bls.n	800561a <_free_r+0x176>
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	4298      	cmp	r0, r3
 800553a:	d1f7      	bne.n	800552c <_free_r+0x88>
 800553c:	68c3      	ldr	r3, [r0, #12]
 800553e:	e9c5 0302 	strd	r0, r3, [r5, #8]
 8005542:	609d      	str	r5, [r3, #8]
 8005544:	60c5      	str	r5, [r0, #12]
 8005546:	4630      	mov	r0, r6
 8005548:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800554c:	f7fe bcfa 	b.w	8003f44 <__malloc_unlock>
 8005550:	4770      	bx	lr
 8005552:	6840      	ldr	r0, [r0, #4]
 8005554:	f000 0001 	and.w	r0, r0, #1
 8005558:	2800      	cmp	r0, #0
 800555a:	d1d2      	bne.n	8005502 <_free_r+0x5e>
 800555c:	6898      	ldr	r0, [r3, #8]
 800555e:	4c48      	ldr	r4, [pc, #288]	; (8005680 <_free_r+0x1dc>)
 8005560:	4411      	add	r1, r2
 8005562:	42a0      	cmp	r0, r4
 8005564:	f041 0201 	orr.w	r2, r1, #1
 8005568:	d062      	beq.n	8005630 <_free_r+0x18c>
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	60c3      	str	r3, [r0, #12]
 800556e:	6098      	str	r0, [r3, #8]
 8005570:	606a      	str	r2, [r5, #4]
 8005572:	5069      	str	r1, [r5, r1]
 8005574:	e7c9      	b.n	800550a <_free_r+0x66>
 8005576:	f01c 0f01 	tst.w	ip, #1
 800557a:	440a      	add	r2, r1
 800557c:	d107      	bne.n	800558e <_free_r+0xea>
 800557e:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8005582:	1aed      	subs	r5, r5, r3
 8005584:	441a      	add	r2, r3
 8005586:	e9d5 1302 	ldrd	r1, r3, [r5, #8]
 800558a:	60cb      	str	r3, [r1, #12]
 800558c:	6099      	str	r1, [r3, #8]
 800558e:	4b3d      	ldr	r3, [pc, #244]	; (8005684 <_free_r+0x1e0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0101 	orr.w	r1, r2, #1
 8005596:	4293      	cmp	r3, r2
 8005598:	6069      	str	r1, [r5, #4]
 800559a:	60bd      	str	r5, [r7, #8]
 800559c:	d804      	bhi.n	80055a8 <_free_r+0x104>
 800559e:	4b3a      	ldr	r3, [pc, #232]	; (8005688 <_free_r+0x1e4>)
 80055a0:	4630      	mov	r0, r6
 80055a2:	6819      	ldr	r1, [r3, #0]
 80055a4:	f7ff ff2e 	bl	8005404 <_malloc_trim_r>
 80055a8:	4630      	mov	r0, r6
 80055aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80055ae:	f7fe bcc9 	b.w	8003f44 <__malloc_unlock>
 80055b2:	08c9      	lsrs	r1, r1, #3
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	1c4a      	adds	r2, r1, #1
 80055b8:	2301      	movs	r3, #1
 80055ba:	1089      	asrs	r1, r1, #2
 80055bc:	408b      	lsls	r3, r1
 80055be:	4303      	orrs	r3, r0
 80055c0:	eb07 01c2 	add.w	r1, r7, r2, lsl #3
 80055c4:	f857 0032 	ldr.w	r0, [r7, r2, lsl #3]
 80055c8:	607b      	str	r3, [r7, #4]
 80055ca:	3908      	subs	r1, #8
 80055cc:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80055d0:	f847 5032 	str.w	r5, [r7, r2, lsl #3]
 80055d4:	60c5      	str	r5, [r0, #12]
 80055d6:	4630      	mov	r0, r6
 80055d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80055dc:	f7fe bcb2 	b.w	8003f44 <__malloc_unlock>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d145      	bne.n	8005670 <_free_r+0x1cc>
 80055e4:	440a      	add	r2, r1
 80055e6:	e9d3 1302 	ldrd	r1, r3, [r3, #8]
 80055ea:	f042 0001 	orr.w	r0, r2, #1
 80055ee:	60cb      	str	r3, [r1, #12]
 80055f0:	6099      	str	r1, [r3, #8]
 80055f2:	6068      	str	r0, [r5, #4]
 80055f4:	50aa      	str	r2, [r5, r2]
 80055f6:	e7d7      	b.n	80055a8 <_free_r+0x104>
 80055f8:	2b14      	cmp	r3, #20
 80055fa:	d908      	bls.n	800560e <_free_r+0x16a>
 80055fc:	2b54      	cmp	r3, #84	; 0x54
 80055fe:	d81e      	bhi.n	800563e <_free_r+0x19a>
 8005600:	0b0b      	lsrs	r3, r1, #12
 8005602:	f103 046f 	add.w	r4, r3, #111	; 0x6f
 8005606:	00e4      	lsls	r4, r4, #3
 8005608:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800560c:	e789      	b.n	8005522 <_free_r+0x7e>
 800560e:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 8005612:	00e4      	lsls	r4, r4, #3
 8005614:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 8005618:	e783      	b.n	8005522 <_free_r+0x7e>
 800561a:	4618      	mov	r0, r3
 800561c:	e78e      	b.n	800553c <_free_r+0x98>
 800561e:	1093      	asrs	r3, r2, #2
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	430b      	orrs	r3, r1
 800562a:	607b      	str	r3, [r7, #4]
 800562c:	4603      	mov	r3, r0
 800562e:	e786      	b.n	800553e <_free_r+0x9a>
 8005630:	e9c7 5504 	strd	r5, r5, [r7, #16]
 8005634:	e9c5 0002 	strd	r0, r0, [r5, #8]
 8005638:	606a      	str	r2, [r5, #4]
 800563a:	5069      	str	r1, [r5, r1]
 800563c:	e7b4      	b.n	80055a8 <_free_r+0x104>
 800563e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005642:	d806      	bhi.n	8005652 <_free_r+0x1ae>
 8005644:	0bcb      	lsrs	r3, r1, #15
 8005646:	f103 0478 	add.w	r4, r3, #120	; 0x78
 800564a:	00e4      	lsls	r4, r4, #3
 800564c:	f103 0277 	add.w	r2, r3, #119	; 0x77
 8005650:	e767      	b.n	8005522 <_free_r+0x7e>
 8005652:	f240 5254 	movw	r2, #1364	; 0x554
 8005656:	4293      	cmp	r3, r2
 8005658:	d806      	bhi.n	8005668 <_free_r+0x1c4>
 800565a:	0c8b      	lsrs	r3, r1, #18
 800565c:	f103 047d 	add.w	r4, r3, #125	; 0x7d
 8005660:	00e4      	lsls	r4, r4, #3
 8005662:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 8005666:	e75c      	b.n	8005522 <_free_r+0x7e>
 8005668:	f44f 747e 	mov.w	r4, #1016	; 0x3f8
 800566c:	227e      	movs	r2, #126	; 0x7e
 800566e:	e758      	b.n	8005522 <_free_r+0x7e>
 8005670:	f041 0201 	orr.w	r2, r1, #1
 8005674:	606a      	str	r2, [r5, #4]
 8005676:	6019      	str	r1, [r3, #0]
 8005678:	e796      	b.n	80055a8 <_free_r+0x104>
 800567a:	bf00      	nop
 800567c:	20000c38 	.word	0x20000c38
 8005680:	20000c40 	.word	0x20000c40
 8005684:	20001044 	.word	0x20001044
 8005688:	200011e8 	.word	0x200011e8

0800568c <_mbtowc_r>:
 800568c:	b430      	push	{r4, r5}
 800568e:	4c06      	ldr	r4, [pc, #24]	; (80056a8 <_mbtowc_r+0x1c>)
 8005690:	4d06      	ldr	r5, [pc, #24]	; (80056ac <_mbtowc_r+0x20>)
 8005692:	6824      	ldr	r4, [r4, #0]
 8005694:	6b64      	ldr	r4, [r4, #52]	; 0x34
 8005696:	2c00      	cmp	r4, #0
 8005698:	bf08      	it	eq
 800569a:	462c      	moveq	r4, r5
 800569c:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 80056a0:	46a4      	mov	ip, r4
 80056a2:	bc30      	pop	{r4, r5}
 80056a4:	4760      	bx	ip
 80056a6:	bf00      	nop
 80056a8:	20000808 	.word	0x20000808
 80056ac:	20001048 	.word	0x20001048

080056b0 <__ascii_mbtowc>:
 80056b0:	b082      	sub	sp, #8
 80056b2:	b149      	cbz	r1, 80056c8 <__ascii_mbtowc+0x18>
 80056b4:	b15a      	cbz	r2, 80056ce <__ascii_mbtowc+0x1e>
 80056b6:	b16b      	cbz	r3, 80056d4 <__ascii_mbtowc+0x24>
 80056b8:	7813      	ldrb	r3, [r2, #0]
 80056ba:	600b      	str	r3, [r1, #0]
 80056bc:	7812      	ldrb	r2, [r2, #0]
 80056be:	1c10      	adds	r0, r2, #0
 80056c0:	bf18      	it	ne
 80056c2:	2001      	movne	r0, #1
 80056c4:	b002      	add	sp, #8
 80056c6:	4770      	bx	lr
 80056c8:	a901      	add	r1, sp, #4
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	d1f3      	bne.n	80056b6 <__ascii_mbtowc+0x6>
 80056ce:	4610      	mov	r0, r2
 80056d0:	b002      	add	sp, #8
 80056d2:	4770      	bx	lr
 80056d4:	f06f 0001 	mvn.w	r0, #1
 80056d8:	e7f4      	b.n	80056c4 <__ascii_mbtowc+0x14>
 80056da:	bf00      	nop

080056dc <memmove>:
 80056dc:	4288      	cmp	r0, r1
 80056de:	b4f0      	push	{r4, r5, r6, r7}
 80056e0:	d90d      	bls.n	80056fe <memmove+0x22>
 80056e2:	188b      	adds	r3, r1, r2
 80056e4:	4283      	cmp	r3, r0
 80056e6:	d90a      	bls.n	80056fe <memmove+0x22>
 80056e8:	1884      	adds	r4, r0, r2
 80056ea:	b132      	cbz	r2, 80056fa <memmove+0x1e>
 80056ec:	4622      	mov	r2, r4
 80056ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056f6:	4299      	cmp	r1, r3
 80056f8:	d1f9      	bne.n	80056ee <memmove+0x12>
 80056fa:	bcf0      	pop	{r4, r5, r6, r7}
 80056fc:	4770      	bx	lr
 80056fe:	2a0f      	cmp	r2, #15
 8005700:	d949      	bls.n	8005796 <memmove+0xba>
 8005702:	ea40 0301 	orr.w	r3, r0, r1
 8005706:	079b      	lsls	r3, r3, #30
 8005708:	d147      	bne.n	800579a <memmove+0xbe>
 800570a:	f1a2 0310 	sub.w	r3, r2, #16
 800570e:	091b      	lsrs	r3, r3, #4
 8005710:	f101 0720 	add.w	r7, r1, #32
 8005714:	eb07 1703 	add.w	r7, r7, r3, lsl #4
 8005718:	f101 0410 	add.w	r4, r1, #16
 800571c:	f100 0510 	add.w	r5, r0, #16
 8005720:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8005724:	f845 6c10 	str.w	r6, [r5, #-16]
 8005728:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800572c:	f845 6c0c 	str.w	r6, [r5, #-12]
 8005730:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8005734:	f845 6c08 	str.w	r6, [r5, #-8]
 8005738:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800573c:	f845 6c04 	str.w	r6, [r5, #-4]
 8005740:	3410      	adds	r4, #16
 8005742:	42bc      	cmp	r4, r7
 8005744:	f105 0510 	add.w	r5, r5, #16
 8005748:	d1ea      	bne.n	8005720 <memmove+0x44>
 800574a:	3301      	adds	r3, #1
 800574c:	f002 050f 	and.w	r5, r2, #15
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	2d03      	cmp	r5, #3
 8005754:	4419      	add	r1, r3
 8005756:	4403      	add	r3, r0
 8005758:	d921      	bls.n	800579e <memmove+0xc2>
 800575a:	1f1f      	subs	r7, r3, #4
 800575c:	460e      	mov	r6, r1
 800575e:	462c      	mov	r4, r5
 8005760:	3c04      	subs	r4, #4
 8005762:	f856 cb04 	ldr.w	ip, [r6], #4
 8005766:	f847 cf04 	str.w	ip, [r7, #4]!
 800576a:	2c03      	cmp	r4, #3
 800576c:	d8f8      	bhi.n	8005760 <memmove+0x84>
 800576e:	1f2c      	subs	r4, r5, #4
 8005770:	f024 0403 	bic.w	r4, r4, #3
 8005774:	3404      	adds	r4, #4
 8005776:	4423      	add	r3, r4
 8005778:	4421      	add	r1, r4
 800577a:	f002 0203 	and.w	r2, r2, #3
 800577e:	2a00      	cmp	r2, #0
 8005780:	d0bb      	beq.n	80056fa <memmove+0x1e>
 8005782:	3b01      	subs	r3, #1
 8005784:	440a      	add	r2, r1
 8005786:	f811 4b01 	ldrb.w	r4, [r1], #1
 800578a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800578e:	4291      	cmp	r1, r2
 8005790:	d1f9      	bne.n	8005786 <memmove+0xaa>
 8005792:	bcf0      	pop	{r4, r5, r6, r7}
 8005794:	4770      	bx	lr
 8005796:	4603      	mov	r3, r0
 8005798:	e7f1      	b.n	800577e <memmove+0xa2>
 800579a:	4603      	mov	r3, r0
 800579c:	e7f1      	b.n	8005782 <memmove+0xa6>
 800579e:	462a      	mov	r2, r5
 80057a0:	e7ed      	b.n	800577e <memmove+0xa2>
 80057a2:	bf00      	nop

080057a4 <_realloc_r>:
 80057a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a8:	4692      	mov	sl, r2
 80057aa:	b083      	sub	sp, #12
 80057ac:	2900      	cmp	r1, #0
 80057ae:	f000 80a1 	beq.w	80058f4 <_realloc_r+0x150>
 80057b2:	460d      	mov	r5, r1
 80057b4:	4680      	mov	r8, r0
 80057b6:	f10a 040b 	add.w	r4, sl, #11
 80057ba:	f7fe fbc1 	bl	8003f40 <__malloc_lock>
 80057be:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80057c2:	2c16      	cmp	r4, #22
 80057c4:	f022 0603 	bic.w	r6, r2, #3
 80057c8:	f1a5 0708 	sub.w	r7, r5, #8
 80057cc:	d83e      	bhi.n	800584c <_realloc_r+0xa8>
 80057ce:	2410      	movs	r4, #16
 80057d0:	4621      	mov	r1, r4
 80057d2:	45a2      	cmp	sl, r4
 80057d4:	d83f      	bhi.n	8005856 <_realloc_r+0xb2>
 80057d6:	428e      	cmp	r6, r1
 80057d8:	eb07 0906 	add.w	r9, r7, r6
 80057dc:	da74      	bge.n	80058c8 <_realloc_r+0x124>
 80057de:	4bc7      	ldr	r3, [pc, #796]	; (8005afc <_realloc_r+0x358>)
 80057e0:	6898      	ldr	r0, [r3, #8]
 80057e2:	4548      	cmp	r0, r9
 80057e4:	f000 80aa 	beq.w	800593c <_realloc_r+0x198>
 80057e8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80057ec:	f020 0301 	bic.w	r3, r0, #1
 80057f0:	444b      	add	r3, r9
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	07db      	lsls	r3, r3, #31
 80057f6:	f140 8083 	bpl.w	8005900 <_realloc_r+0x15c>
 80057fa:	07d2      	lsls	r2, r2, #31
 80057fc:	d534      	bpl.n	8005868 <_realloc_r+0xc4>
 80057fe:	4651      	mov	r1, sl
 8005800:	4640      	mov	r0, r8
 8005802:	f7fe f897 	bl	8003934 <_malloc_r>
 8005806:	4682      	mov	sl, r0
 8005808:	b1e0      	cbz	r0, 8005844 <_realloc_r+0xa0>
 800580a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800580e:	f023 0301 	bic.w	r3, r3, #1
 8005812:	443b      	add	r3, r7
 8005814:	f1a0 0208 	sub.w	r2, r0, #8
 8005818:	4293      	cmp	r3, r2
 800581a:	f000 80f9 	beq.w	8005a10 <_realloc_r+0x26c>
 800581e:	1f32      	subs	r2, r6, #4
 8005820:	2a24      	cmp	r2, #36	; 0x24
 8005822:	f200 8107 	bhi.w	8005a34 <_realloc_r+0x290>
 8005826:	2a13      	cmp	r2, #19
 8005828:	6829      	ldr	r1, [r5, #0]
 800582a:	f200 80e6 	bhi.w	80059fa <_realloc_r+0x256>
 800582e:	4603      	mov	r3, r0
 8005830:	462a      	mov	r2, r5
 8005832:	6019      	str	r1, [r3, #0]
 8005834:	6851      	ldr	r1, [r2, #4]
 8005836:	6059      	str	r1, [r3, #4]
 8005838:	6892      	ldr	r2, [r2, #8]
 800583a:	609a      	str	r2, [r3, #8]
 800583c:	4629      	mov	r1, r5
 800583e:	4640      	mov	r0, r8
 8005840:	f7ff fe30 	bl	80054a4 <_free_r>
 8005844:	4640      	mov	r0, r8
 8005846:	f7fe fb7d 	bl	8003f44 <__malloc_unlock>
 800584a:	e04f      	b.n	80058ec <_realloc_r+0x148>
 800584c:	f024 0407 	bic.w	r4, r4, #7
 8005850:	2c00      	cmp	r4, #0
 8005852:	4621      	mov	r1, r4
 8005854:	dabd      	bge.n	80057d2 <_realloc_r+0x2e>
 8005856:	f04f 0a00 	mov.w	sl, #0
 800585a:	230c      	movs	r3, #12
 800585c:	4650      	mov	r0, sl
 800585e:	f8c8 3000 	str.w	r3, [r8]
 8005862:	b003      	add	sp, #12
 8005864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005868:	f855 3c08 	ldr.w	r3, [r5, #-8]
 800586c:	eba7 0b03 	sub.w	fp, r7, r3
 8005870:	f8db 2004 	ldr.w	r2, [fp, #4]
 8005874:	f022 0203 	bic.w	r2, r2, #3
 8005878:	18b3      	adds	r3, r6, r2
 800587a:	428b      	cmp	r3, r1
 800587c:	dbbf      	blt.n	80057fe <_realloc_r+0x5a>
 800587e:	46da      	mov	sl, fp
 8005880:	f8db 100c 	ldr.w	r1, [fp, #12]
 8005884:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 8005888:	1f32      	subs	r2, r6, #4
 800588a:	2a24      	cmp	r2, #36	; 0x24
 800588c:	60c1      	str	r1, [r0, #12]
 800588e:	eb0b 0903 	add.w	r9, fp, r3
 8005892:	6088      	str	r0, [r1, #8]
 8005894:	f200 80c6 	bhi.w	8005a24 <_realloc_r+0x280>
 8005898:	2a13      	cmp	r2, #19
 800589a:	6829      	ldr	r1, [r5, #0]
 800589c:	f240 80c0 	bls.w	8005a20 <_realloc_r+0x27c>
 80058a0:	f8cb 1008 	str.w	r1, [fp, #8]
 80058a4:	6869      	ldr	r1, [r5, #4]
 80058a6:	f8cb 100c 	str.w	r1, [fp, #12]
 80058aa:	2a1b      	cmp	r2, #27
 80058ac:	68a9      	ldr	r1, [r5, #8]
 80058ae:	f200 80d8 	bhi.w	8005a62 <_realloc_r+0x2be>
 80058b2:	f10b 0210 	add.w	r2, fp, #16
 80058b6:	3508      	adds	r5, #8
 80058b8:	6011      	str	r1, [r2, #0]
 80058ba:	6869      	ldr	r1, [r5, #4]
 80058bc:	6051      	str	r1, [r2, #4]
 80058be:	68a9      	ldr	r1, [r5, #8]
 80058c0:	6091      	str	r1, [r2, #8]
 80058c2:	461e      	mov	r6, r3
 80058c4:	465f      	mov	r7, fp
 80058c6:	4655      	mov	r5, sl
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	1b32      	subs	r2, r6, r4
 80058cc:	2a0f      	cmp	r2, #15
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	d822      	bhi.n	800591a <_realloc_r+0x176>
 80058d4:	4333      	orrs	r3, r6
 80058d6:	607b      	str	r3, [r7, #4]
 80058d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80058dc:	f043 0301 	orr.w	r3, r3, #1
 80058e0:	f8c9 3004 	str.w	r3, [r9, #4]
 80058e4:	4640      	mov	r0, r8
 80058e6:	f7fe fb2d 	bl	8003f44 <__malloc_unlock>
 80058ea:	46aa      	mov	sl, r5
 80058ec:	4650      	mov	r0, sl
 80058ee:	b003      	add	sp, #12
 80058f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058f4:	4611      	mov	r1, r2
 80058f6:	b003      	add	sp, #12
 80058f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fc:	f7fe b81a 	b.w	8003934 <_malloc_r>
 8005900:	f020 0003 	bic.w	r0, r0, #3
 8005904:	1833      	adds	r3, r6, r0
 8005906:	428b      	cmp	r3, r1
 8005908:	db61      	blt.n	80059ce <_realloc_r+0x22a>
 800590a:	e9d9 1202 	ldrd	r1, r2, [r9, #8]
 800590e:	461e      	mov	r6, r3
 8005910:	60ca      	str	r2, [r1, #12]
 8005912:	eb07 0903 	add.w	r9, r7, r3
 8005916:	6091      	str	r1, [r2, #8]
 8005918:	e7d6      	b.n	80058c8 <_realloc_r+0x124>
 800591a:	1939      	adds	r1, r7, r4
 800591c:	4323      	orrs	r3, r4
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	607b      	str	r3, [r7, #4]
 8005924:	604a      	str	r2, [r1, #4]
 8005926:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800592a:	f043 0301 	orr.w	r3, r3, #1
 800592e:	3108      	adds	r1, #8
 8005930:	f8c9 3004 	str.w	r3, [r9, #4]
 8005934:	4640      	mov	r0, r8
 8005936:	f7ff fdb5 	bl	80054a4 <_free_r>
 800593a:	e7d3      	b.n	80058e4 <_realloc_r+0x140>
 800593c:	6840      	ldr	r0, [r0, #4]
 800593e:	f020 0903 	bic.w	r9, r0, #3
 8005942:	44b1      	add	r9, r6
 8005944:	f104 0010 	add.w	r0, r4, #16
 8005948:	4581      	cmp	r9, r0
 800594a:	da77      	bge.n	8005a3c <_realloc_r+0x298>
 800594c:	07d2      	lsls	r2, r2, #31
 800594e:	f53f af56 	bmi.w	80057fe <_realloc_r+0x5a>
 8005952:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8005956:	eba7 0b02 	sub.w	fp, r7, r2
 800595a:	f8db 2004 	ldr.w	r2, [fp, #4]
 800595e:	f022 0203 	bic.w	r2, r2, #3
 8005962:	4491      	add	r9, r2
 8005964:	4548      	cmp	r0, r9
 8005966:	dc87      	bgt.n	8005878 <_realloc_r+0xd4>
 8005968:	46da      	mov	sl, fp
 800596a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800596e:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 8005972:	1f32      	subs	r2, r6, #4
 8005974:	2a24      	cmp	r2, #36	; 0x24
 8005976:	60c1      	str	r1, [r0, #12]
 8005978:	6088      	str	r0, [r1, #8]
 800597a:	f200 80a1 	bhi.w	8005ac0 <_realloc_r+0x31c>
 800597e:	2a13      	cmp	r2, #19
 8005980:	6829      	ldr	r1, [r5, #0]
 8005982:	f240 809b 	bls.w	8005abc <_realloc_r+0x318>
 8005986:	f8cb 1008 	str.w	r1, [fp, #8]
 800598a:	6869      	ldr	r1, [r5, #4]
 800598c:	f8cb 100c 	str.w	r1, [fp, #12]
 8005990:	2a1b      	cmp	r2, #27
 8005992:	68a9      	ldr	r1, [r5, #8]
 8005994:	f200 809b 	bhi.w	8005ace <_realloc_r+0x32a>
 8005998:	f10b 0210 	add.w	r2, fp, #16
 800599c:	3508      	adds	r5, #8
 800599e:	6011      	str	r1, [r2, #0]
 80059a0:	6869      	ldr	r1, [r5, #4]
 80059a2:	6051      	str	r1, [r2, #4]
 80059a4:	68a9      	ldr	r1, [r5, #8]
 80059a6:	6091      	str	r1, [r2, #8]
 80059a8:	eb0b 0104 	add.w	r1, fp, r4
 80059ac:	eba9 0204 	sub.w	r2, r9, r4
 80059b0:	f042 0201 	orr.w	r2, r2, #1
 80059b4:	6099      	str	r1, [r3, #8]
 80059b6:	604a      	str	r2, [r1, #4]
 80059b8:	f8db 3004 	ldr.w	r3, [fp, #4]
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	431c      	orrs	r4, r3
 80059c2:	4640      	mov	r0, r8
 80059c4:	f8cb 4004 	str.w	r4, [fp, #4]
 80059c8:	f7fe fabc 	bl	8003f44 <__malloc_unlock>
 80059cc:	e78e      	b.n	80058ec <_realloc_r+0x148>
 80059ce:	07d3      	lsls	r3, r2, #31
 80059d0:	f53f af15 	bmi.w	80057fe <_realloc_r+0x5a>
 80059d4:	f855 3c08 	ldr.w	r3, [r5, #-8]
 80059d8:	eba7 0b03 	sub.w	fp, r7, r3
 80059dc:	f8db 2004 	ldr.w	r2, [fp, #4]
 80059e0:	f022 0203 	bic.w	r2, r2, #3
 80059e4:	4410      	add	r0, r2
 80059e6:	1983      	adds	r3, r0, r6
 80059e8:	428b      	cmp	r3, r1
 80059ea:	f6ff af45 	blt.w	8005878 <_realloc_r+0xd4>
 80059ee:	e9d9 1202 	ldrd	r1, r2, [r9, #8]
 80059f2:	46da      	mov	sl, fp
 80059f4:	60ca      	str	r2, [r1, #12]
 80059f6:	6091      	str	r1, [r2, #8]
 80059f8:	e742      	b.n	8005880 <_realloc_r+0xdc>
 80059fa:	6001      	str	r1, [r0, #0]
 80059fc:	686b      	ldr	r3, [r5, #4]
 80059fe:	6043      	str	r3, [r0, #4]
 8005a00:	2a1b      	cmp	r2, #27
 8005a02:	d83a      	bhi.n	8005a7a <_realloc_r+0x2d6>
 8005a04:	f105 0208 	add.w	r2, r5, #8
 8005a08:	f100 0308 	add.w	r3, r0, #8
 8005a0c:	68a9      	ldr	r1, [r5, #8]
 8005a0e:	e710      	b.n	8005832 <_realloc_r+0x8e>
 8005a10:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005a14:	f023 0303 	bic.w	r3, r3, #3
 8005a18:	441e      	add	r6, r3
 8005a1a:	eb07 0906 	add.w	r9, r7, r6
 8005a1e:	e753      	b.n	80058c8 <_realloc_r+0x124>
 8005a20:	4652      	mov	r2, sl
 8005a22:	e749      	b.n	80058b8 <_realloc_r+0x114>
 8005a24:	4629      	mov	r1, r5
 8005a26:	4650      	mov	r0, sl
 8005a28:	461e      	mov	r6, r3
 8005a2a:	465f      	mov	r7, fp
 8005a2c:	f7ff fe56 	bl	80056dc <memmove>
 8005a30:	4655      	mov	r5, sl
 8005a32:	e749      	b.n	80058c8 <_realloc_r+0x124>
 8005a34:	4629      	mov	r1, r5
 8005a36:	f7ff fe51 	bl	80056dc <memmove>
 8005a3a:	e6ff      	b.n	800583c <_realloc_r+0x98>
 8005a3c:	4427      	add	r7, r4
 8005a3e:	eba9 0904 	sub.w	r9, r9, r4
 8005a42:	f049 0201 	orr.w	r2, r9, #1
 8005a46:	609f      	str	r7, [r3, #8]
 8005a48:	607a      	str	r2, [r7, #4]
 8005a4a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	431c      	orrs	r4, r3
 8005a54:	4640      	mov	r0, r8
 8005a56:	f845 4c04 	str.w	r4, [r5, #-4]
 8005a5a:	f7fe fa73 	bl	8003f44 <__malloc_unlock>
 8005a5e:	46aa      	mov	sl, r5
 8005a60:	e744      	b.n	80058ec <_realloc_r+0x148>
 8005a62:	f8cb 1010 	str.w	r1, [fp, #16]
 8005a66:	68e9      	ldr	r1, [r5, #12]
 8005a68:	f8cb 1014 	str.w	r1, [fp, #20]
 8005a6c:	2a24      	cmp	r2, #36	; 0x24
 8005a6e:	d010      	beq.n	8005a92 <_realloc_r+0x2ee>
 8005a70:	6929      	ldr	r1, [r5, #16]
 8005a72:	f10b 0218 	add.w	r2, fp, #24
 8005a76:	3510      	adds	r5, #16
 8005a78:	e71e      	b.n	80058b8 <_realloc_r+0x114>
 8005a7a:	68ab      	ldr	r3, [r5, #8]
 8005a7c:	6083      	str	r3, [r0, #8]
 8005a7e:	68eb      	ldr	r3, [r5, #12]
 8005a80:	60c3      	str	r3, [r0, #12]
 8005a82:	2a24      	cmp	r2, #36	; 0x24
 8005a84:	d010      	beq.n	8005aa8 <_realloc_r+0x304>
 8005a86:	f105 0210 	add.w	r2, r5, #16
 8005a8a:	f100 0310 	add.w	r3, r0, #16
 8005a8e:	6929      	ldr	r1, [r5, #16]
 8005a90:	e6cf      	b.n	8005832 <_realloc_r+0x8e>
 8005a92:	692a      	ldr	r2, [r5, #16]
 8005a94:	f8cb 2018 	str.w	r2, [fp, #24]
 8005a98:	696a      	ldr	r2, [r5, #20]
 8005a9a:	f8cb 201c 	str.w	r2, [fp, #28]
 8005a9e:	69a9      	ldr	r1, [r5, #24]
 8005aa0:	f10b 0220 	add.w	r2, fp, #32
 8005aa4:	3518      	adds	r5, #24
 8005aa6:	e707      	b.n	80058b8 <_realloc_r+0x114>
 8005aa8:	692b      	ldr	r3, [r5, #16]
 8005aaa:	6103      	str	r3, [r0, #16]
 8005aac:	696b      	ldr	r3, [r5, #20]
 8005aae:	6143      	str	r3, [r0, #20]
 8005ab0:	69a9      	ldr	r1, [r5, #24]
 8005ab2:	f105 0218 	add.w	r2, r5, #24
 8005ab6:	f100 0318 	add.w	r3, r0, #24
 8005aba:	e6ba      	b.n	8005832 <_realloc_r+0x8e>
 8005abc:	4652      	mov	r2, sl
 8005abe:	e76e      	b.n	800599e <_realloc_r+0x1fa>
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	4650      	mov	r0, sl
 8005ac4:	9301      	str	r3, [sp, #4]
 8005ac6:	f7ff fe09 	bl	80056dc <memmove>
 8005aca:	9b01      	ldr	r3, [sp, #4]
 8005acc:	e76c      	b.n	80059a8 <_realloc_r+0x204>
 8005ace:	f8cb 1010 	str.w	r1, [fp, #16]
 8005ad2:	68e9      	ldr	r1, [r5, #12]
 8005ad4:	f8cb 1014 	str.w	r1, [fp, #20]
 8005ad8:	2a24      	cmp	r2, #36	; 0x24
 8005ada:	d004      	beq.n	8005ae6 <_realloc_r+0x342>
 8005adc:	6929      	ldr	r1, [r5, #16]
 8005ade:	f10b 0218 	add.w	r2, fp, #24
 8005ae2:	3510      	adds	r5, #16
 8005ae4:	e75b      	b.n	800599e <_realloc_r+0x1fa>
 8005ae6:	692a      	ldr	r2, [r5, #16]
 8005ae8:	f8cb 2018 	str.w	r2, [fp, #24]
 8005aec:	696a      	ldr	r2, [r5, #20]
 8005aee:	f8cb 201c 	str.w	r2, [fp, #28]
 8005af2:	69a9      	ldr	r1, [r5, #24]
 8005af4:	f10b 0220 	add.w	r2, fp, #32
 8005af8:	3518      	adds	r5, #24
 8005afa:	e750      	b.n	800599e <_realloc_r+0x1fa>
 8005afc:	20000c38 	.word	0x20000c38

08005b00 <_wctomb_r>:
 8005b00:	b430      	push	{r4, r5}
 8005b02:	4c06      	ldr	r4, [pc, #24]	; (8005b1c <_wctomb_r+0x1c>)
 8005b04:	4d06      	ldr	r5, [pc, #24]	; (8005b20 <_wctomb_r+0x20>)
 8005b06:	6824      	ldr	r4, [r4, #0]
 8005b08:	6b64      	ldr	r4, [r4, #52]	; 0x34
 8005b0a:	2c00      	cmp	r4, #0
 8005b0c:	bf08      	it	eq
 8005b0e:	462c      	moveq	r4, r5
 8005b10:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8005b14:	46a4      	mov	ip, r4
 8005b16:	bc30      	pop	{r4, r5}
 8005b18:	4760      	bx	ip
 8005b1a:	bf00      	nop
 8005b1c:	20000808 	.word	0x20000808
 8005b20:	20001048 	.word	0x20001048

08005b24 <__ascii_wctomb>:
 8005b24:	b121      	cbz	r1, 8005b30 <__ascii_wctomb+0xc>
 8005b26:	2aff      	cmp	r2, #255	; 0xff
 8005b28:	d804      	bhi.n	8005b34 <__ascii_wctomb+0x10>
 8005b2a:	700a      	strb	r2, [r1, #0]
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	4770      	bx	lr
 8005b30:	4608      	mov	r0, r1
 8005b32:	4770      	bx	lr
 8005b34:	238a      	movs	r3, #138	; 0x8a
 8005b36:	6003      	str	r3, [r0, #0]
 8005b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop

08005b40 <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA ISR service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	4604      	mov	r4, r0

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8005b44:	f011 0f08 	tst.w	r1, #8
 8005b48:	d118      	bne.n	8005b7c <adc_lld_serve_dma_interrupt+0x3c>
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
  }
  else {
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
 8005b4a:	6903      	ldr	r3, [r0, #16]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d072      	beq.n	8005c36 <adc_lld_serve_dma_interrupt+0xf6>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8005b50:	f011 0f02 	tst.w	r1, #2
 8005b54:	d066      	beq.n	8005c24 <adc_lld_serve_dma_interrupt+0xe4>
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8005b56:	781a      	ldrb	r2, [r3, #0]
 8005b58:	2a00      	cmp	r2, #0
 8005b5a:	d03a      	beq.n	8005bd2 <adc_lld_serve_dma_interrupt+0x92>
 8005b5c:	685d      	ldr	r5, [r3, #4]
 8005b5e:	2d00      	cmp	r5, #0
 8005b60:	d069      	beq.n	8005c36 <adc_lld_serve_dma_interrupt+0xf6>
 8005b62:	68c2      	ldr	r2, [r0, #12]
 8005b64:	2a01      	cmp	r2, #1
 8005b66:	d931      	bls.n	8005bcc <adc_lld_serve_dma_interrupt+0x8c>
 8005b68:	8859      	ldrh	r1, [r3, #2]
 8005b6a:	f022 0001 	bic.w	r0, r2, #1
 8005b6e:	68a3      	ldr	r3, [r4, #8]
 8005b70:	0852      	lsrs	r2, r2, #1
 8005b72:	fb00 3101 	mla	r1, r0, r1, r3
 8005b76:	4620      	mov	r0, r4
 8005b78:	47a8      	blx	r5
 8005b7a:	bd38      	pop	{r3, r4, r5, pc}
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8005b7c:	f003 fda0 	bl	80096c0 <adc_lld_stop_conversion>
 8005b80:	6923      	ldr	r3, [r4, #16]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	b1ea      	cbz	r2, 8005bc2 <adc_lld_serve_dma_interrupt+0x82>
 8005b86:	2205      	movs	r2, #5
 8005b88:	7022      	strb	r2, [r4, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4620      	mov	r0, r4
 8005b90:	4798      	blx	r3
 8005b92:	7823      	ldrb	r3, [r4, #0]
 8005b94:	2b05      	cmp	r3, #5
 8005b96:	bf04      	itt	eq
 8005b98:	2302      	moveq	r3, #2
 8005b9a:	7023      	strbeq	r3, [r4, #0]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	6123      	str	r3, [r4, #16]
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005ba0:	2320      	movs	r3, #32
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
  _dbg_check_lock_from_isr();
 8005ba6:	f004 f8fb 	bl	8009da0 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8005baa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005bae:	f104 0014 	add.w	r0, r4, #20
 8005bb2:	f002 fcd5 	bl	8008560 <chThdResumeI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8005bb6:	f004 f8db 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	bd38      	pop	{r3, r4, r5, pc}
 8005bc2:	2302      	movs	r3, #2
 8005bc4:	7023      	strb	r3, [r4, #0]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	6123      	str	r3, [r4, #16]
 8005bca:	e7e9      	b.n	8005ba0 <adc_lld_serve_dma_interrupt+0x60>
        _adc_isr_full_code(adcp);
 8005bcc:	6881      	ldr	r1, [r0, #8]
 8005bce:	47a8      	blx	r5
 8005bd0:	bd38      	pop	{r3, r4, r5, pc}
 8005bd2:	f003 fd75 	bl	80096c0 <adc_lld_stop_conversion>
 8005bd6:	6923      	ldr	r3, [r4, #16]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	b1f2      	cbz	r2, 8005c1a <adc_lld_serve_dma_interrupt+0xda>
 8005bdc:	2204      	movs	r2, #4
 8005bde:	7022      	strb	r2, [r4, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	68e2      	ldr	r2, [r4, #12]
 8005be4:	68a1      	ldr	r1, [r4, #8]
 8005be6:	4620      	mov	r0, r4
 8005be8:	4798      	blx	r3
 8005bea:	7823      	ldrb	r3, [r4, #0]
 8005bec:	2b04      	cmp	r3, #4
 8005bee:	d00f      	beq.n	8005c10 <adc_lld_serve_dma_interrupt+0xd0>
 8005bf0:	2320      	movs	r3, #32
 8005bf2:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8005bf6:	f004 f8d3 	bl	8009da0 <_dbg_check_lock_from_isr>
 8005bfa:	2100      	movs	r1, #0
 8005bfc:	f104 0014 	add.w	r0, r4, #20
 8005c00:	f002 fcae 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8005c04:	f004 f8b4 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	2302      	movs	r3, #2
 8005c12:	7023      	strb	r3, [r4, #0]
 8005c14:	2300      	movs	r3, #0
 8005c16:	6123      	str	r3, [r4, #16]
 8005c18:	e7ea      	b.n	8005bf0 <adc_lld_serve_dma_interrupt+0xb0>
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	7023      	strb	r3, [r4, #0]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	6123      	str	r3, [r4, #16]
 8005c22:	e7e5      	b.n	8005bf0 <adc_lld_serve_dma_interrupt+0xb0>
      }
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8005c24:	f011 0f04 	tst.w	r1, #4
 8005c28:	d005      	beq.n	8005c36 <adc_lld_serve_dma_interrupt+0xf6>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	b11b      	cbz	r3, 8005c36 <adc_lld_serve_dma_interrupt+0xf6>
 8005c2e:	68c2      	ldr	r2, [r0, #12]
 8005c30:	0852      	lsrs	r2, r2, #1
 8005c32:	6881      	ldr	r1, [r0, #8]
 8005c34:	4798      	blx	r3
 8005c36:	bd38      	pop	{r3, r4, r5, pc}
	...

08005c40 <_ctl.lto_priv.26>:
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
}

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8005c40:	b508      	push	{r3, lr}
  SerialDriver *sdp = (SerialDriver *)ip;

  osalDbgCheck(sdp != NULL);
 8005c42:	b130      	cbz	r0, 8005c52 <_ctl.lto_priv.26+0x12>

  switch (operation) {
 8005c44:	b141      	cbz	r1, 8005c58 <_ctl.lto_priv.26+0x18>
 8005c46:	2901      	cmp	r1, #1
 8005c48:	d109      	bne.n	8005c5e <_ctl.lto_priv.26+0x1e>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
 8005c4a:	b142      	cbz	r2, 8005c5e <_ctl.lto_priv.26+0x1e>
 8005c4c:	4805      	ldr	r0, [pc, #20]	; (8005c64 <_ctl.lto_priv.26+0x24>)
 8005c4e:	f003 fe37 	bl	80098c0 <chSysHalt>
  osalDbgCheck(sdp != NULL);
 8005c52:	4804      	ldr	r0, [pc, #16]	; (8005c64 <_ctl.lto_priv.26+0x24>)
 8005c54:	f003 fe34 	bl	80098c0 <chSysHalt>
    break;
  case CHN_CTL_INVALID:
    osalDbgAssert(false, "invalid CTL operation");
 8005c58:	4802      	ldr	r0, [pc, #8]	; (8005c64 <_ctl.lto_priv.26+0x24>)
 8005c5a:	f003 fe31 	bl	80098c0 <chSysHalt>
#else
    break;
#endif
  }
  return MSG_OK;
}
 8005c5e:	2000      	movs	r0, #0
 8005c60:	bd08      	pop	{r3, pc}
 8005c62:	bf00      	nop
 8005c64:	0800af00 	.word	0x0800af00
	...

08005c70 <adc_lld_serve_interrupt.lto_priv.67>:
 * @brief   ADC ISR service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8005c70:	b538      	push	{r3, r4, r5, lr}

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 8005c72:	6903      	ldr	r3, [r0, #16]
 8005c74:	b18b      	cbz	r3, 8005c9a <adc_lld_serve_interrupt.lto_priv.67+0x2a>
 8005c76:	460d      	mov	r5, r1
 8005c78:	4604      	mov	r4, r0
    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the DMA channel is checked too.*/
    if ((isr & ADC_ISR_OVR) &&
 8005c7a:	f011 0f10 	tst.w	r1, #16
 8005c7e:	d003      	beq.n	8005c88 <adc_lld_serve_interrupt.lto_priv.67+0x18>
        (dmaStreamGetTransactionSize(adcp->dmastp) > 0)) {
 8005c80:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
    if ((isr & ADC_ISR_OVR) &&
 8005c86:	b94b      	cbnz	r3, 8005c9c <adc_lld_serve_interrupt.lto_priv.67+0x2c>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      _adc_isr_error_code(adcp, ADC_ERR_OVERFLOW);
    }
    if (isr & ADC_ISR_AWD1) {
 8005c88:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005c8c:	d12e      	bne.n	8005cec <adc_lld_serve_interrupt.lto_priv.67+0x7c>
      /* Analog watchdog error.*/
      _adc_isr_error_code(adcp, ADC_ERR_AWD1);
    }
    if (isr & ADC_ISR_AWD2) {
 8005c8e:	f415 7f80 	tst.w	r5, #256	; 0x100
 8005c92:	d154      	bne.n	8005d3e <adc_lld_serve_interrupt.lto_priv.67+0xce>
      /* Analog watchdog error.*/
      _adc_isr_error_code(adcp, ADC_ERR_AWD2);
    }
    if (isr & ADC_ISR_AWD3) {
 8005c94:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005c98:	d17a      	bne.n	8005d90 <adc_lld_serve_interrupt.lto_priv.67+0x120>
 8005c9a:	bd38      	pop	{r3, r4, r5, pc}
      _adc_isr_error_code(adcp, ADC_ERR_OVERFLOW);
 8005c9c:	f003 fd10 	bl	80096c0 <adc_lld_stop_conversion>
 8005ca0:	6923      	ldr	r3, [r4, #16]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	b1ea      	cbz	r2, 8005ce2 <adc_lld_serve_interrupt.lto_priv.67+0x72>
 8005ca6:	2205      	movs	r2, #5
 8005ca8:	7022      	strb	r2, [r4, #0]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	2101      	movs	r1, #1
 8005cae:	4620      	mov	r0, r4
 8005cb0:	4798      	blx	r3
 8005cb2:	7823      	ldrb	r3, [r4, #0]
 8005cb4:	2b05      	cmp	r3, #5
 8005cb6:	bf04      	itt	eq
 8005cb8:	2302      	moveq	r3, #2
 8005cba:	7023      	strbeq	r3, [r4, #0]
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	6123      	str	r3, [r4, #16]
 8005cc0:	2320      	movs	r3, #32
 8005cc2:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8005cc6:	f004 f86b 	bl	8009da0 <_dbg_check_lock_from_isr>
 8005cca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005cce:	f104 0014 	add.w	r0, r4, #20
 8005cd2:	f002 fc45 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8005cd6:	f004 f84b 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f383 8811 	msr	BASEPRI, r3
 8005ce0:	e7d2      	b.n	8005c88 <adc_lld_serve_interrupt.lto_priv.67+0x18>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	7023      	strb	r3, [r4, #0]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	6123      	str	r3, [r4, #16]
 8005cea:	e7e9      	b.n	8005cc0 <adc_lld_serve_interrupt.lto_priv.67+0x50>
      _adc_isr_error_code(adcp, ADC_ERR_AWD1);
 8005cec:	4620      	mov	r0, r4
 8005cee:	f003 fce7 	bl	80096c0 <adc_lld_stop_conversion>
 8005cf2:	6923      	ldr	r3, [r4, #16]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	b1ea      	cbz	r2, 8005d34 <adc_lld_serve_interrupt.lto_priv.67+0xc4>
 8005cf8:	2205      	movs	r2, #5
 8005cfa:	7022      	strb	r2, [r4, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	2102      	movs	r1, #2
 8005d00:	4620      	mov	r0, r4
 8005d02:	4798      	blx	r3
 8005d04:	7823      	ldrb	r3, [r4, #0]
 8005d06:	2b05      	cmp	r3, #5
 8005d08:	bf04      	itt	eq
 8005d0a:	2302      	moveq	r3, #2
 8005d0c:	7023      	strbeq	r3, [r4, #0]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6123      	str	r3, [r4, #16]
 8005d12:	2320      	movs	r3, #32
 8005d14:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8005d18:	f004 f842 	bl	8009da0 <_dbg_check_lock_from_isr>
 8005d1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d20:	f104 0014 	add.w	r0, r4, #20
 8005d24:	f002 fc1c 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8005d28:	f004 f822 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	e7ac      	b.n	8005c8e <adc_lld_serve_interrupt.lto_priv.67+0x1e>
 8005d34:	2302      	movs	r3, #2
 8005d36:	7023      	strb	r3, [r4, #0]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	6123      	str	r3, [r4, #16]
 8005d3c:	e7e9      	b.n	8005d12 <adc_lld_serve_interrupt.lto_priv.67+0xa2>
      _adc_isr_error_code(adcp, ADC_ERR_AWD2);
 8005d3e:	4620      	mov	r0, r4
 8005d40:	f003 fcbe 	bl	80096c0 <adc_lld_stop_conversion>
 8005d44:	6923      	ldr	r3, [r4, #16]
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	b1ea      	cbz	r2, 8005d86 <adc_lld_serve_interrupt.lto_priv.67+0x116>
 8005d4a:	2205      	movs	r2, #5
 8005d4c:	7022      	strb	r2, [r4, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	2103      	movs	r1, #3
 8005d52:	4620      	mov	r0, r4
 8005d54:	4798      	blx	r3
 8005d56:	7823      	ldrb	r3, [r4, #0]
 8005d58:	2b05      	cmp	r3, #5
 8005d5a:	bf04      	itt	eq
 8005d5c:	2302      	moveq	r3, #2
 8005d5e:	7023      	strbeq	r3, [r4, #0]
 8005d60:	2300      	movs	r3, #0
 8005d62:	6123      	str	r3, [r4, #16]
 8005d64:	2320      	movs	r3, #32
 8005d66:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8005d6a:	f004 f819 	bl	8009da0 <_dbg_check_lock_from_isr>
 8005d6e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d72:	f104 0014 	add.w	r0, r4, #20
 8005d76:	f002 fbf3 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8005d7a:	f003 fff9 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005d7e:	2300      	movs	r3, #0
 8005d80:	f383 8811 	msr	BASEPRI, r3
 8005d84:	e786      	b.n	8005c94 <adc_lld_serve_interrupt.lto_priv.67+0x24>
 8005d86:	2302      	movs	r3, #2
 8005d88:	7023      	strb	r3, [r4, #0]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	6123      	str	r3, [r4, #16]
 8005d8e:	e7e9      	b.n	8005d64 <adc_lld_serve_interrupt.lto_priv.67+0xf4>
      /* Analog watchdog error.*/
      _adc_isr_error_code(adcp, ADC_ERR_AWD3);
 8005d90:	4620      	mov	r0, r4
 8005d92:	f003 fc95 	bl	80096c0 <adc_lld_stop_conversion>
 8005d96:	6923      	ldr	r3, [r4, #16]
 8005d98:	689a      	ldr	r2, [r3, #8]
 8005d9a:	b1ea      	cbz	r2, 8005dd8 <adc_lld_serve_interrupt.lto_priv.67+0x168>
 8005d9c:	2205      	movs	r2, #5
 8005d9e:	7022      	strb	r2, [r4, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2104      	movs	r1, #4
 8005da4:	4620      	mov	r0, r4
 8005da6:	4798      	blx	r3
 8005da8:	7823      	ldrb	r3, [r4, #0]
 8005daa:	2b05      	cmp	r3, #5
 8005dac:	bf04      	itt	eq
 8005dae:	2302      	moveq	r3, #2
 8005db0:	7023      	strbeq	r3, [r4, #0]
 8005db2:	2300      	movs	r3, #0
 8005db4:	6123      	str	r3, [r4, #16]
 8005db6:	2320      	movs	r3, #32
 8005db8:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8005dbc:	f003 fff0 	bl	8009da0 <_dbg_check_lock_from_isr>
 8005dc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005dc4:	f104 0014 	add.w	r0, r4, #20
 8005dc8:	f002 fbca 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8005dcc:	f003 ffd0 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	e760      	b.n	8005c9a <adc_lld_serve_interrupt.lto_priv.67+0x2a>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	7023      	strb	r3, [r4, #0]
 8005ddc:	2300      	movs	r3, #0
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	e7e9      	b.n	8005db6 <adc_lld_serve_interrupt.lto_priv.67+0x146>
 8005de2:	bf00      	nop
	...

08005df0 <adc_lld_stop_adc.lto_priv.27>:
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8005df0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	f012 0f04 	tst.w	r2, #4
 8005df8:	d008      	beq.n	8005e0c <adc_lld_stop_adc.lto_priv.27+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	f042 0210 	orr.w	r2, r2, #16
 8005e00:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8005e02:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8005e04:	6893      	ldr	r3, [r2, #8]
 8005e06:	f013 0f10 	tst.w	r3, #16
 8005e0a:	d1fb      	bne.n	8005e04 <adc_lld_stop_adc.lto_priv.27+0x14>
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop

08005e10 <nvicEnableVector>:

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8005e10:	0109      	lsls	r1, r1, #4
 8005e12:	b2c9      	uxtb	r1, r1
 8005e14:	f100 4360 	add.w	r3, r0, #3758096384	; 0xe0000000
 8005e18:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8005e1c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005e20:	f000 021f 	and.w	r2, r0, #31
 8005e24:	2301      	movs	r3, #1
 8005e26:	4093      	lsls	r3, r2
 8005e28:	0940      	lsrs	r0, r0, #5
 8005e2a:	0080      	lsls	r0, r0, #2
 8005e2c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005e30:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005e34:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8005e38:	6003      	str	r3, [r0, #0]
 8005e3a:	4770      	bx	lr
 8005e3c:	0000      	movs	r0, r0
	...

08005e40 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8005e40:	b508      	push	{r3, lr}

  adcp->state    = ADC_STOP;
 8005e42:	2301      	movs	r3, #1
 8005e44:	7003      	strb	r3, [r0, #0]
  adcp->config   = NULL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	6043      	str	r3, [r0, #4]
  adcp->samples  = NULL;
 8005e4a:	6083      	str	r3, [r0, #8]
  adcp->depth    = 0;
 8005e4c:	60c3      	str	r3, [r0, #12]
  adcp->grpp     = NULL;
 8005e4e:	6103      	str	r3, [r0, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8005e50:	6143      	str	r3, [r0, #20]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8005e52:	3018      	adds	r0, #24
 8005e54:	f002 faec 	bl	8008430 <chMtxObjectInit>
 8005e58:	bd08      	pop	{r3, pc}
 8005e5a:	bf00      	nop
 8005e5c:	0000      	movs	r0, r0
	...

08005e60 <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 8005e60:	b508      	push	{r3, lr}
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8005e62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e66:	68db      	ldr	r3, [r3, #12]

  osalDbgAssert(stIsAlarmActive() != false, "not active");
 8005e68:	f013 0f02 	tst.w	r3, #2
 8005e6c:	d003      	beq.n	8005e76 <stSetAlarm+0x16>
  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8005e6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e72:	6358      	str	r0, [r3, #52]	; 0x34
 8005e74:	bd08      	pop	{r3, pc}
 8005e76:	4801      	ldr	r0, [pc, #4]	; (8005e7c <stSetAlarm+0x1c>)
 8005e78:	f003 fd22 	bl	80098c0 <chSysHalt>
 8005e7c:	0800ae84 	.word	0x0800ae84

08005e80 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8005e80:	b470      	push	{r4, r5, r6}
 8005e82:	4e13      	ldr	r6, [pc, #76]	; (8005ed0 <__init_ram_areas+0x50>)
 8005e84:	f106 0510 	add.w	r5, r6, #16
 8005e88:	3690      	adds	r6, #144	; 0x90
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 8005e8a:	2400      	movs	r4, #0
 8005e8c:	4629      	mov	r1, r5
    uint32_t *tp = rap->init_text_area;
 8005e8e:	f855 2c10 	ldr.w	r2, [r5, #-16]
    uint32_t *p = rap->init_area;
 8005e92:	f855 3c0c 	ldr.w	r3, [r5, #-12]
    while (p < rap->clear_area) {
 8005e96:	f855 0c08 	ldr.w	r0, [r5, #-8]
 8005e9a:	4283      	cmp	r3, r0
 8005e9c:	d208      	bcs.n	8005eb0 <__init_ram_areas+0x30>
 8005e9e:	3a04      	subs	r2, #4
      *p = *tp;
 8005ea0:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8005ea4:	f843 0b04 	str.w	r0, [r3], #4
    while (p < rap->clear_area) {
 8005ea8:	f851 0c08 	ldr.w	r0, [r1, #-8]
 8005eac:	4298      	cmp	r0, r3
 8005eae:	d8f7      	bhi.n	8005ea0 <__init_ram_areas+0x20>
    while (p < rap->no_init_area) {
 8005eb0:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d205      	bcs.n	8005ec4 <__init_ram_areas+0x44>
      *p = 0;
 8005eb8:	f843 4b04 	str.w	r4, [r3], #4
    while (p < rap->no_init_area) {
 8005ebc:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d8f9      	bhi.n	8005eb8 <__init_ram_areas+0x38>
 8005ec4:	3510      	adds	r5, #16
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 8005ec6:	42b5      	cmp	r5, r6
 8005ec8:	d1e0      	bne.n	8005e8c <__init_ram_areas+0xc>
#endif
}
 8005eca:	bc70      	pop	{r4, r5, r6}
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	0800af6c 	.word	0x0800af6c
	...

08005ee0 <__default_exit>:
void __default_exit(void) {
 8005ee0:	e7fe      	b.n	8005ee0 <__default_exit>
 8005ee2:	bf00      	nop
	...

08005ef0 <__late_init>:
void __late_init(void) {}
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
	...

08005f00 <__core_init>:
void __core_init(void) {
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
	...

08005f10 <wdgReset>:
 *
 * @param[in] wdgp      pointer to the @p WDGDriver object
 *
 * @api
 */
void wdgReset(WDGDriver *wdgp) {
 8005f10:	b510      	push	{r4, lr}

  osalDbgCheck(wdgp != NULL);
 8005f12:	b158      	cbz	r0, 8005f2c <wdgReset+0x1c>
 8005f14:	4604      	mov	r4, r0
 8005f16:	2320      	movs	r3, #32
 8005f18:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8005f1c:	f003 ffc0 	bl	8009ea0 <_dbg_check_lock>

  osalSysLock();
  osalDbgAssert(wdgp->state == WDG_READY, "not ready");
 8005f20:	7823      	ldrb	r3, [r4, #0]
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d005      	beq.n	8005f32 <wdgReset+0x22>
 8005f26:	480e      	ldr	r0, [pc, #56]	; (8005f60 <wdgReset+0x50>)
 8005f28:	f003 fcca 	bl	80098c0 <chSysHalt>
  osalDbgCheck(wdgp != NULL);
 8005f2c:	480c      	ldr	r0, [pc, #48]	; (8005f60 <wdgReset+0x50>)
 8005f2e:	f003 fcc7 	bl	80098c0 <chSysHalt>
 *
 * @notapi
 */
void wdg_lld_reset(WDGDriver * wdgp) {

  wdgp->wdg->KR = KR_KEY_RELOAD;
 8005f32:	68a3      	ldr	r3, [r4, #8]
 8005f34:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005f38:	601a      	str	r2, [r3, #0]
  _dbg_check_unlock();
 8005f3a:	f003 ff81 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8005f3e:	4b09      	ldr	r3, [pc, #36]	; (8005f64 <wdgReset+0x54>)
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d004      	beq.n	8005f50 <wdgReset+0x40>
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	6899      	ldr	r1, [r3, #8]
 8005f4a:	6893      	ldr	r3, [r2, #8]
 8005f4c:	4299      	cmp	r1, r3
 8005f4e:	d303      	bcc.n	8005f58 <wdgReset+0x48>
 8005f50:	2300      	movs	r3, #0
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	bd10      	pop	{r4, pc}
 8005f58:	4803      	ldr	r0, [pc, #12]	; (8005f68 <wdgReset+0x58>)
 8005f5a:	f003 fcb1 	bl	80098c0 <chSysHalt>
 8005f5e:	bf00      	nop
 8005f60:	0800ae98 	.word	0x0800ae98
 8005f64:	200015dc 	.word	0x200015dc
 8005f68:	0800aff8 	.word	0x0800aff8
 8005f6c:	00000000 	.word	0x00000000

08005f70 <spiSend>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @api
 */
void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 8005f70:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));
 8005f72:	b1a8      	cbz	r0, 8005fa0 <spiSend+0x30>
 8005f74:	460d      	mov	r5, r1
 8005f76:	4616      	mov	r6, r2
 8005f78:	4604      	mov	r4, r0
 8005f7a:	b189      	cbz	r1, 8005fa0 <spiSend+0x30>
 8005f7c:	b182      	cbz	r2, 8005fa0 <spiSend+0x30>
#if SPI_SUPPORTS_CIRCULAR
  osalDbgCheck((spip->config->circular == false) || ((n & 1U) == 0U));
 8005f7e:	6843      	ldr	r3, [r0, #4]
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	b113      	cbz	r3, 8005f8a <spiSend+0x1a>
 8005f84:	f011 0f01 	tst.w	r1, #1
 8005f88:	d10d      	bne.n	8005fa6 <spiSend+0x36>
 8005f8a:	2320      	movs	r3, #32
 8005f8c:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8005f90:	f003 ff86 	bl	8009ea0 <_dbg_check_lock>
#endif

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8005f94:	7823      	ldrb	r3, [r4, #0]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d008      	beq.n	8005fac <spiSend+0x3c>
 8005f9a:	4826      	ldr	r0, [pc, #152]	; (8006034 <spiSend+0xc4>)
 8005f9c:	f003 fc90 	bl	80098c0 <chSysHalt>
  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));
 8005fa0:	4824      	ldr	r0, [pc, #144]	; (8006034 <spiSend+0xc4>)
 8005fa2:	f003 fc8d 	bl	80098c0 <chSysHalt>
  osalDbgCheck((spip->config->circular == false) || ((n & 1U) == 0U));
 8005fa6:	4823      	ldr	r0, [pc, #140]	; (8006034 <spiSend+0xc4>)
 8005fa8:	f003 fc8a 	bl	80098c0 <chSysHalt>
  spiStartSendI(spip, n, txbuf);
 8005fac:	2303      	movs	r3, #3
 8005fae:	7023      	strb	r3, [r4, #0]
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 8005fb0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8005fb4:	d237      	bcs.n	8006026 <spiSend+0xb6>

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8005fb6:	6a23      	ldr	r3, [r4, #32]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4a1f      	ldr	r2, [pc, #124]	; (8006038 <spiSend+0xc8>)
 8005fbc:	60da      	str	r2, [r3, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8005fbe:	6a23      	ldr	r3, [r4, #32]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	605d      	str	r5, [r3, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8005fc4:	6a23      	ldr	r3, [r4, #32]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005fca:	601a      	str	r2, [r3, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8005fcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	60de      	str	r6, [r3, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8005fd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	605d      	str	r5, [r3, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8005fd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fe2:	6013      	str	r3, [r2, #0]

  dmaStreamEnable(spip->dmarx);
 8005fe4:	6a23      	ldr	r3, [r4, #32]
 8005fe6:	685a      	ldr	r2, [r3, #4]
 8005fe8:	6813      	ldr	r3, [r2, #0]
 8005fea:	f043 0301 	orr.w	r3, r3, #1
 8005fee:	6013      	str	r3, [r2, #0]
  dmaStreamEnable(spip->dmatx);
 8005ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	6813      	ldr	r3, [r2, #0]
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	6013      	str	r3, [r2, #0]
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8005ffc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006000:	f104 0008 	add.w	r0, r4, #8
 8006004:	f002 fac4 	bl	8008590 <chThdSuspendTimeoutS>
  _dbg_check_unlock();
 8006008:	f003 ff1a 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 800600c:	4b0b      	ldr	r3, [pc, #44]	; (800603c <spiSend+0xcc>)
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	429a      	cmp	r2, r3
 8006012:	d004      	beq.n	800601e <spiSend+0xae>
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	6899      	ldr	r1, [r3, #8]
 8006018:	6893      	ldr	r3, [r2, #8]
 800601a:	4299      	cmp	r1, r3
 800601c:	d306      	bcc.n	800602c <spiSend+0xbc>
 800601e:	2300      	movs	r3, #0
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	bd70      	pop	{r4, r5, r6, pc}
  osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 8006026:	4806      	ldr	r0, [pc, #24]	; (8006040 <spiSend+0xd0>)
 8006028:	f003 fc4a 	bl	80098c0 <chSysHalt>
 800602c:	4805      	ldr	r0, [pc, #20]	; (8006044 <spiSend+0xd4>)
 800602e:	f003 fc47 	bl	80098c0 <chSysHalt>
 8006032:	bf00      	nop
 8006034:	0800af30 	.word	0x0800af30
 8006038:	2000121c 	.word	0x2000121c
 800603c:	200015dc 	.word	0x200015dc
 8006040:	0800af08 	.word	0x0800af08
 8006044:	08017828 	.word	0x08017828
	...

08006050 <spiUnselect>:
void spiUnselect(SPIDriver *spip) {
 8006050:	b510      	push	{r4, lr}
  osalDbgCheck(spip != NULL);
 8006052:	b158      	cbz	r0, 800606c <spiUnselect+0x1c>
 8006054:	4604      	mov	r4, r0
 8006056:	2320      	movs	r3, #32
 8006058:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 800605c:	f003 ff20 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8006060:	7823      	ldrb	r3, [r4, #0]
 8006062:	2b02      	cmp	r3, #2
 8006064:	d005      	beq.n	8006072 <spiUnselect+0x22>
 8006066:	480f      	ldr	r0, [pc, #60]	; (80060a4 <spiUnselect+0x54>)
 8006068:	f003 fc2a 	bl	80098c0 <chSysHalt>
  osalDbgCheck(spip != NULL);
 800606c:	480d      	ldr	r0, [pc, #52]	; (80060a4 <spiUnselect+0x54>)
 800606e:	f003 fc27 	bl	80098c0 <chSysHalt>
  spiUnselectI(spip);
 8006072:	6863      	ldr	r3, [r4, #4]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	68d9      	ldr	r1, [r3, #12]
 8006078:	2301      	movs	r3, #1
 800607a:	408b      	lsls	r3, r1
 800607c:	b29b      	uxth	r3, r3
 800607e:	8313      	strh	r3, [r2, #24]
  _dbg_check_unlock();
 8006080:	f003 fede 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006084:	4b08      	ldr	r3, [pc, #32]	; (80060a8 <spiUnselect+0x58>)
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d004      	beq.n	8006096 <spiUnselect+0x46>
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	6899      	ldr	r1, [r3, #8]
 8006090:	6893      	ldr	r3, [r2, #8]
 8006092:	4299      	cmp	r1, r3
 8006094:	d303      	bcc.n	800609e <spiUnselect+0x4e>
 8006096:	2300      	movs	r3, #0
 8006098:	f383 8811 	msr	BASEPRI, r3
 800609c:	bd10      	pop	{r4, pc}
 800609e:	4803      	ldr	r0, [pc, #12]	; (80060ac <spiUnselect+0x5c>)
 80060a0:	f003 fc0e 	bl	80098c0 <chSysHalt>
 80060a4:	0800aec0 	.word	0x0800aec0
 80060a8:	200015dc 	.word	0x200015dc
 80060ac:	08017828 	.word	0x08017828

080060b0 <spiSelect>:
void spiSelect(SPIDriver *spip) {
 80060b0:	b510      	push	{r4, lr}
  osalDbgCheck(spip != NULL);
 80060b2:	b158      	cbz	r0, 80060cc <spiSelect+0x1c>
 80060b4:	4604      	mov	r4, r0
 80060b6:	2320      	movs	r3, #32
 80060b8:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80060bc:	f003 fef0 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 80060c0:	7823      	ldrb	r3, [r4, #0]
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d005      	beq.n	80060d2 <spiSelect+0x22>
 80060c6:	480f      	ldr	r0, [pc, #60]	; (8006104 <spiSelect+0x54>)
 80060c8:	f003 fbfa 	bl	80098c0 <chSysHalt>
  osalDbgCheck(spip != NULL);
 80060cc:	480d      	ldr	r0, [pc, #52]	; (8006104 <spiSelect+0x54>)
 80060ce:	f003 fbf7 	bl	80098c0 <chSysHalt>
  spiSelectI(spip);
 80060d2:	6863      	ldr	r3, [r4, #4]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	68d9      	ldr	r1, [r3, #12]
 80060d8:	2301      	movs	r3, #1
 80060da:	408b      	lsls	r3, r1
 80060dc:	b29b      	uxth	r3, r3
 80060de:	8353      	strh	r3, [r2, #26]
  _dbg_check_unlock();
 80060e0:	f003 feae 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80060e4:	4b08      	ldr	r3, [pc, #32]	; (8006108 <spiSelect+0x58>)
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d004      	beq.n	80060f6 <spiSelect+0x46>
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	6899      	ldr	r1, [r3, #8]
 80060f0:	6893      	ldr	r3, [r2, #8]
 80060f2:	4299      	cmp	r1, r3
 80060f4:	d303      	bcc.n	80060fe <spiSelect+0x4e>
 80060f6:	2300      	movs	r3, #0
 80060f8:	f383 8811 	msr	BASEPRI, r3
 80060fc:	bd10      	pop	{r4, pc}
 80060fe:	4803      	ldr	r0, [pc, #12]	; (800610c <spiSelect+0x5c>)
 8006100:	f003 fbde 	bl	80098c0 <chSysHalt>
 8006104:	0800aea4 	.word	0x0800aea4
 8006108:	200015dc 	.word	0x200015dc
 800610c:	08017828 	.word	0x08017828

08006110 <spiStop>:
void spiStop(SPIDriver *spip) {
 8006110:	b510      	push	{r4, lr}
  osalDbgCheck(spip != NULL);
 8006112:	b168      	cbz	r0, 8006130 <spiStop+0x20>
 8006114:	4604      	mov	r4, r0
 8006116:	2320      	movs	r3, #32
 8006118:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 800611c:	f003 fec0 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
 8006120:	7822      	ldrb	r2, [r4, #0]
 8006122:	1e53      	subs	r3, r2, #1
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	d905      	bls.n	8006136 <spiStop+0x26>
 800612a:	4824      	ldr	r0, [pc, #144]	; (80061bc <spiStop+0xac>)
 800612c:	f003 fbc8 	bl	80098c0 <chSysHalt>
  osalDbgCheck(spip != NULL);
 8006130:	4822      	ldr	r0, [pc, #136]	; (80061bc <spiStop+0xac>)
 8006132:	f003 fbc5 	bl	80098c0 <chSysHalt>
  if (spip->state == SPI_READY) {
 8006136:	2a02      	cmp	r2, #2
 8006138:	d012      	beq.n	8006160 <spiStop+0x50>
  spip->config = NULL;
 800613a:	2300      	movs	r3, #0
 800613c:	6063      	str	r3, [r4, #4]
  spip->state  = SPI_STOP;
 800613e:	2301      	movs	r3, #1
 8006140:	7023      	strb	r3, [r4, #0]
  _dbg_check_unlock();
 8006142:	f003 fe7d 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006146:	4b1e      	ldr	r3, [pc, #120]	; (80061c0 <spiStop+0xb0>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	429a      	cmp	r2, r3
 800614c:	d004      	beq.n	8006158 <spiStop+0x48>
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	6899      	ldr	r1, [r3, #8]
 8006152:	6893      	ldr	r3, [r2, #8]
 8006154:	4299      	cmp	r1, r3
 8006156:	d32e      	bcc.n	80061b6 <spiStop+0xa6>
 8006158:	2300      	movs	r3, #0
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	bd10      	pop	{r4, pc}
    spip->spi->CR1 &= ~SPI_CR1_SPE;
 8006160:	69e2      	ldr	r2, [r4, #28]
 8006162:	6813      	ldr	r3, [r2, #0]
 8006164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006168:	6013      	str	r3, [r2, #0]
    spip->spi->CR1  = 0;
 800616a:	69e2      	ldr	r2, [r4, #28]
 800616c:	2300      	movs	r3, #0
 800616e:	6013      	str	r3, [r2, #0]
    spip->spi->CR2  = 0;
 8006170:	69e2      	ldr	r2, [r4, #28]
 8006172:	6053      	str	r3, [r2, #4]
    dmaStreamRelease(spip->dmarx);
 8006174:	6a20      	ldr	r0, [r4, #32]
 8006176:	f003 f813 	bl	80091a0 <dmaStreamRelease>
    dmaStreamRelease(spip->dmatx);
 800617a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800617c:	f003 f810 	bl	80091a0 <dmaStreamRelease>
    if (&SPID1 == spip)
 8006180:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <spiStop+0xb4>)
 8006182:	429c      	cmp	r4, r3
 8006184:	d00b      	beq.n	800619e <spiStop+0x8e>
    if (&SPID2 == spip)
 8006186:	4b10      	ldr	r3, [pc, #64]	; (80061c8 <spiStop+0xb8>)
 8006188:	429c      	cmp	r4, r3
 800618a:	d00e      	beq.n	80061aa <spiStop+0x9a>
    if (&SPID3 == spip)
 800618c:	4b0f      	ldr	r3, [pc, #60]	; (80061cc <spiStop+0xbc>)
 800618e:	429c      	cmp	r4, r3
 8006190:	d1d3      	bne.n	800613a <spiStop+0x2a>
      rccDisableSPI3();
 8006192:	4a0f      	ldr	r2, [pc, #60]	; (80061d0 <spiStop+0xc0>)
 8006194:	69d3      	ldr	r3, [r2, #28]
 8006196:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800619a:	61d3      	str	r3, [r2, #28]
 800619c:	e7cd      	b.n	800613a <spiStop+0x2a>
      rccDisableSPI1();
 800619e:	4a0c      	ldr	r2, [pc, #48]	; (80061d0 <spiStop+0xc0>)
 80061a0:	6993      	ldr	r3, [r2, #24]
 80061a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061a6:	6193      	str	r3, [r2, #24]
 80061a8:	e7ed      	b.n	8006186 <spiStop+0x76>
      rccDisableSPI2();
 80061aa:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <spiStop+0xc0>)
 80061ac:	69d3      	ldr	r3, [r2, #28]
 80061ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061b2:	61d3      	str	r3, [r2, #28]
 80061b4:	e7ea      	b.n	800618c <spiStop+0x7c>
 80061b6:	4807      	ldr	r0, [pc, #28]	; (80061d4 <spiStop+0xc4>)
 80061b8:	f003 fb82 	bl	80098c0 <chSysHalt>
 80061bc:	0800ae90 	.word	0x0800ae90
 80061c0:	200015dc 	.word	0x200015dc
 80061c4:	200014d8 	.word	0x200014d8
 80061c8:	20001508 	.word	0x20001508
 80061cc:	20001538 	.word	0x20001538
 80061d0:	40021000 	.word	0x40021000
 80061d4:	08017828 	.word	0x08017828
	...

080061e0 <spiStart>:
void spiStart(SPIDriver *spip, const SPIConfig *config) {
 80061e0:	b538      	push	{r3, r4, r5, lr}
  osalDbgCheck((spip != NULL) && (config != NULL));
 80061e2:	b178      	cbz	r0, 8006204 <spiStart+0x24>
 80061e4:	460d      	mov	r5, r1
 80061e6:	4604      	mov	r4, r0
 80061e8:	b161      	cbz	r1, 8006204 <spiStart+0x24>
 80061ea:	2320      	movs	r3, #32
 80061ec:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80061f0:	f003 fe56 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
 80061f4:	7822      	ldrb	r2, [r4, #0]
 80061f6:	1e53      	subs	r3, r2, #1
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d905      	bls.n	800620a <spiStart+0x2a>
 80061fe:	4866      	ldr	r0, [pc, #408]	; (8006398 <spiStart+0x1b8>)
 8006200:	f003 fb5e 	bl	80098c0 <chSysHalt>
  osalDbgCheck((spip != NULL) && (config != NULL));
 8006204:	4864      	ldr	r0, [pc, #400]	; (8006398 <spiStart+0x1b8>)
 8006206:	f003 fb5b 	bl	80098c0 <chSysHalt>
  spip->config = config;
 800620a:	6065      	str	r5, [r4, #4]
  if (spip->state == SPI_STOP) {
 800620c:	2a01      	cmp	r2, #1
 800620e:	d047      	beq.n	80062a0 <spiStart+0xc0>
  ds = spip->config->cr2 & SPI_CR2_DS;
 8006210:	6863      	ldr	r3, [r4, #4]
  if (!ds || (ds <= (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0))) {
 8006212:	8a5b      	ldrh	r3, [r3, #18]
 8006214:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006218:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800621c:	f200 80a2 	bhi.w	8006364 <spiStart+0x184>
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006220:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006222:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006226:	62a3      	str	r3, [r4, #40]	; 0x28
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006228:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800622a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800622e:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (spip->config->circular) {
 8006230:	6863      	ldr	r3, [r4, #4]
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	f040 80a2 	bne.w	800637e <spiStart+0x19e>
    spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800623a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800623c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006240:	62a3      	str	r3, [r4, #40]	; 0x28
    spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006242:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006244:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006248:	62e3      	str	r3, [r4, #44]	; 0x2c
  spip->spi->CR1 &= ~SPI_CR1_SPE;
 800624a:	69e2      	ldr	r2, [r4, #28]
 800624c:	6813      	ldr	r3, [r2, #0]
 800624e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006252:	6013      	str	r3, [r2, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR;
 8006254:	69e2      	ldr	r2, [r4, #28]
 8006256:	6863      	ldr	r3, [r4, #4]
 8006258:	8a1b      	ldrh	r3, [r3, #16]
 800625a:	f043 0304 	orr.w	r3, r3, #4
 800625e:	b29b      	uxth	r3, r3
 8006260:	6013      	str	r3, [r2, #0]
  spip->spi->CR2  = spip->config->cr2 | SPI_CR2_FRXTH | SPI_CR2_SSOE |
 8006262:	69e2      	ldr	r2, [r4, #28]
 8006264:	6863      	ldr	r3, [r4, #4]
                    SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8006266:	8a5b      	ldrh	r3, [r3, #18]
 8006268:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800626c:	f043 0307 	orr.w	r3, r3, #7
 8006270:	b29b      	uxth	r3, r3
  spip->spi->CR2  = spip->config->cr2 | SPI_CR2_FRXTH | SPI_CR2_SSOE |
 8006272:	6053      	str	r3, [r2, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 8006274:	69e2      	ldr	r2, [r4, #28]
 8006276:	6813      	ldr	r3, [r2, #0]
 8006278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800627c:	6013      	str	r3, [r2, #0]
  spip->state = SPI_READY;
 800627e:	2302      	movs	r3, #2
 8006280:	7023      	strb	r3, [r4, #0]
  _dbg_check_unlock();
 8006282:	f003 fddd 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006286:	4b45      	ldr	r3, [pc, #276]	; (800639c <spiStart+0x1bc>)
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d004      	beq.n	8006298 <spiStart+0xb8>
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	6899      	ldr	r1, [r3, #8]
 8006292:	6893      	ldr	r3, [r2, #8]
 8006294:	4299      	cmp	r1, r3
 8006296:	d37b      	bcc.n	8006390 <spiStart+0x1b0>
 8006298:	2300      	movs	r3, #0
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	bd38      	pop	{r3, r4, r5, pc}
    if (&SPID1 == spip) {
 80062a0:	4b3f      	ldr	r3, [pc, #252]	; (80063a0 <spiStart+0x1c0>)
 80062a2:	429c      	cmp	r4, r3
 80062a4:	d010      	beq.n	80062c8 <spiStart+0xe8>
    if (&SPID2 == spip) {
 80062a6:	4b3f      	ldr	r3, [pc, #252]	; (80063a4 <spiStart+0x1c4>)
 80062a8:	429c      	cmp	r4, r3
 80062aa:	d027      	beq.n	80062fc <spiStart+0x11c>
    if (&SPID3 == spip) {
 80062ac:	4b3e      	ldr	r3, [pc, #248]	; (80063a8 <spiStart+0x1c8>)
 80062ae:	429c      	cmp	r4, r3
 80062b0:	d03e      	beq.n	8006330 <spiStart+0x150>
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 80062b2:	6a23      	ldr	r3, [r4, #32]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	69e3      	ldr	r3, [r4, #28]
 80062b8:	330c      	adds	r3, #12
 80062ba:	6093      	str	r3, [r2, #8]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 80062bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	69e3      	ldr	r3, [r4, #28]
 80062c2:	330c      	adds	r3, #12
 80062c4:	6093      	str	r3, [r2, #8]
 80062c6:	e7a3      	b.n	8006210 <spiStart+0x30>
      b = dmaStreamAllocate(spip->dmarx,
 80062c8:	4a38      	ldr	r2, [pc, #224]	; (80063ac <spiStart+0x1cc>)
 80062ca:	210a      	movs	r1, #10
 80062cc:	6a18      	ldr	r0, [r3, #32]
 80062ce:	f002 ffbf 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 80062d2:	b968      	cbnz	r0, 80062f0 <spiStart+0x110>
      b = dmaStreamAllocate(spip->dmatx,
 80062d4:	4832      	ldr	r0, [pc, #200]	; (80063a0 <spiStart+0x1c0>)
 80062d6:	4603      	mov	r3, r0
 80062d8:	4a35      	ldr	r2, [pc, #212]	; (80063b0 <spiStart+0x1d0>)
 80062da:	210a      	movs	r1, #10
 80062dc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80062de:	f002 ffb7 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 80062e2:	b940      	cbnz	r0, 80062f6 <spiStart+0x116>
      rccEnableSPI1(true);
 80062e4:	4a33      	ldr	r2, [pc, #204]	; (80063b4 <spiStart+0x1d4>)
 80062e6:	6993      	ldr	r3, [r2, #24]
 80062e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80062ec:	6193      	str	r3, [r2, #24]
 80062ee:	e7da      	b.n	80062a6 <spiStart+0xc6>
      osalDbgAssert(!b, "stream already allocated");
 80062f0:	4831      	ldr	r0, [pc, #196]	; (80063b8 <spiStart+0x1d8>)
 80062f2:	f003 fae5 	bl	80098c0 <chSysHalt>
      osalDbgAssert(!b, "stream already allocated");
 80062f6:	4830      	ldr	r0, [pc, #192]	; (80063b8 <spiStart+0x1d8>)
 80062f8:	f003 fae2 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(spip->dmarx,
 80062fc:	4a2b      	ldr	r2, [pc, #172]	; (80063ac <spiStart+0x1cc>)
 80062fe:	210a      	movs	r1, #10
 8006300:	6a18      	ldr	r0, [r3, #32]
 8006302:	f002 ffa5 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 8006306:	b968      	cbnz	r0, 8006324 <spiStart+0x144>
      b = dmaStreamAllocate(spip->dmatx,
 8006308:	4826      	ldr	r0, [pc, #152]	; (80063a4 <spiStart+0x1c4>)
 800630a:	4603      	mov	r3, r0
 800630c:	4a28      	ldr	r2, [pc, #160]	; (80063b0 <spiStart+0x1d0>)
 800630e:	210a      	movs	r1, #10
 8006310:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006312:	f002 ff9d 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 8006316:	b940      	cbnz	r0, 800632a <spiStart+0x14a>
      rccEnableSPI2(true);
 8006318:	4a26      	ldr	r2, [pc, #152]	; (80063b4 <spiStart+0x1d4>)
 800631a:	69d3      	ldr	r3, [r2, #28]
 800631c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006320:	61d3      	str	r3, [r2, #28]
 8006322:	e7c3      	b.n	80062ac <spiStart+0xcc>
      osalDbgAssert(!b, "stream already allocated");
 8006324:	4824      	ldr	r0, [pc, #144]	; (80063b8 <spiStart+0x1d8>)
 8006326:	f003 facb 	bl	80098c0 <chSysHalt>
      osalDbgAssert(!b, "stream already allocated");
 800632a:	4823      	ldr	r0, [pc, #140]	; (80063b8 <spiStart+0x1d8>)
 800632c:	f003 fac8 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(spip->dmarx,
 8006330:	4a1e      	ldr	r2, [pc, #120]	; (80063ac <spiStart+0x1cc>)
 8006332:	210a      	movs	r1, #10
 8006334:	6a18      	ldr	r0, [r3, #32]
 8006336:	f002 ff8b 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 800633a:	b968      	cbnz	r0, 8006358 <spiStart+0x178>
      b = dmaStreamAllocate(spip->dmatx,
 800633c:	481a      	ldr	r0, [pc, #104]	; (80063a8 <spiStart+0x1c8>)
 800633e:	4603      	mov	r3, r0
 8006340:	4a1b      	ldr	r2, [pc, #108]	; (80063b0 <spiStart+0x1d0>)
 8006342:	210a      	movs	r1, #10
 8006344:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006346:	f002 ff83 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 800634a:	b940      	cbnz	r0, 800635e <spiStart+0x17e>
      rccEnableSPI3(true);
 800634c:	4a19      	ldr	r2, [pc, #100]	; (80063b4 <spiStart+0x1d4>)
 800634e:	69d3      	ldr	r3, [r2, #28]
 8006350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006354:	61d3      	str	r3, [r2, #28]
 8006356:	e7ac      	b.n	80062b2 <spiStart+0xd2>
      osalDbgAssert(!b, "stream already allocated");
 8006358:	4817      	ldr	r0, [pc, #92]	; (80063b8 <spiStart+0x1d8>)
 800635a:	f003 fab1 	bl	80098c0 <chSysHalt>
      osalDbgAssert(!b, "stream already allocated");
 800635e:	4816      	ldr	r0, [pc, #88]	; (80063b8 <spiStart+0x1d8>)
 8006360:	f003 faae 	bl	80098c0 <chSysHalt>
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006364:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006366:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800636a:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800636e:	62a3      	str	r3, [r4, #40]	; 0x28
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006370:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006372:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8006376:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800637a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800637c:	e758      	b.n	8006230 <spiStart+0x50>
    spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800637e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006380:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8006384:	62a3      	str	r3, [r4, #40]	; 0x28
    spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006386:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006388:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 800638c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800638e:	e75c      	b.n	800624a <spiStart+0x6a>
 8006390:	480a      	ldr	r0, [pc, #40]	; (80063bc <spiStart+0x1dc>)
 8006392:	f003 fa95 	bl	80098c0 <chSysHalt>
 8006396:	bf00      	nop
 8006398:	0800ae78 	.word	0x0800ae78
 800639c:	200015dc 	.word	0x200015dc
 80063a0:	200014d8 	.word	0x200014d8
 80063a4:	20001508 	.word	0x20001508
 80063a8:	20001538 	.word	0x20001538
 80063ac:	08008e81 	.word	0x08008e81
 80063b0:	08008e61 	.word	0x08008e61
 80063b4:	40021000 	.word	0x40021000
 80063b8:	0800aeb0 	.word	0x0800aeb0
 80063bc:	08017828 	.word	0x08017828

080063c0 <chSysUnlock.lto_priv.8>:
static inline void chSysUnlock(void) {
 80063c0:	b508      	push	{r3, lr}
  _dbg_check_unlock();
 80063c2:	f003 fd3d 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80063c6:	4b08      	ldr	r3, [pc, #32]	; (80063e8 <chSysUnlock.lto_priv.8+0x28>)
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d004      	beq.n	80063d8 <chSysUnlock.lto_priv.8+0x18>
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	6899      	ldr	r1, [r3, #8]
 80063d2:	6893      	ldr	r3, [r2, #8]
 80063d4:	4299      	cmp	r1, r3
 80063d6:	d303      	bcc.n	80063e0 <chSysUnlock.lto_priv.8+0x20>
 80063d8:	2300      	movs	r3, #0
 80063da:	f383 8811 	msr	BASEPRI, r3
 80063de:	bd08      	pop	{r3, pc}
 80063e0:	4802      	ldr	r0, [pc, #8]	; (80063ec <chSysUnlock.lto_priv.8+0x2c>)
 80063e2:	f003 fa6d 	bl	80098c0 <chSysHalt>
 80063e6:	bf00      	nop
 80063e8:	200015dc 	.word	0x200015dc
 80063ec:	0800ae54 	.word	0x0800ae54

080063f0 <sdStart>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @api
 */
void sdStart(SerialDriver *sdp, const SerialConfig *config) {
 80063f0:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheck(sdp != NULL);
 80063f2:	b170      	cbz	r0, 8006412 <sdStart+0x22>
 80063f4:	460c      	mov	r4, r1
 80063f6:	4605      	mov	r5, r0
 80063f8:	2320      	movs	r3, #32
 80063fa:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80063fe:	f003 fd4f 	bl	8009ea0 <_dbg_check_lock>

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 8006402:	7a2a      	ldrb	r2, [r5, #8]
 8006404:	1e53      	subs	r3, r2, #1
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b01      	cmp	r3, #1
 800640a:	d905      	bls.n	8006418 <sdStart+0x28>
 800640c:	4829      	ldr	r0, [pc, #164]	; (80064b4 <sdStart+0xc4>)
 800640e:	f003 fa57 	bl	80098c0 <chSysHalt>
  osalDbgCheck(sdp != NULL);
 8006412:	4828      	ldr	r0, [pc, #160]	; (80064b4 <sdStart+0xc4>)
 8006414:	f003 fa54 	bl	80098c0 <chSysHalt>
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;
 8006418:	4b27      	ldr	r3, [pc, #156]	; (80064b8 <sdStart+0xc8>)
 800641a:	2c00      	cmp	r4, #0
 800641c:	bf08      	it	eq
 800641e:	461c      	moveq	r4, r3

  if (sdp->state == SD_STOP) {
 8006420:	2a01      	cmp	r2, #1
 8006422:	d024      	beq.n	800646e <sdStart+0x7e>
  USART_TypeDef *u = sdp->usart;
 8006424:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  u->BRR = (uint32_t)(sdp->clock / config->speed);
 8006426:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8006428:	6821      	ldr	r1, [r4, #0]
 800642a:	fbb2 f2f1 	udiv	r2, r2, r1
 800642e:	60da      	str	r2, [r3, #12]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8006430:	68a2      	ldr	r2, [r4, #8]
 8006432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006436:	605a      	str	r2, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8006438:	68e2      	ldr	r2, [r4, #12]
 800643a:	f042 0201 	orr.w	r2, r2, #1
 800643e:	609a      	str	r2, [r3, #8]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8006440:	6862      	ldr	r2, [r4, #4]
 8006442:	f442 7296 	orr.w	r2, r2, #300	; 0x12c
 8006446:	f042 0201 	orr.w	r2, r2, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800644a:	601a      	str	r2, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
 800644c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006450:	621a      	str	r2, [r3, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8006452:	6863      	ldr	r3, [r4, #4]
 8006454:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006458:	d023      	beq.n	80064a2 <sdStart+0xb2>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 800645a:	f013 2310 	ands.w	r3, r3, #268439552	; 0x10001000
 800645e:	d018      	beq.n	8006492 <sdStart+0xa2>
 8006460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006464:	d019      	beq.n	800649a <sdStart+0xaa>
      sdp->rxmask = 0xFF;
 8006466:	23ff      	movs	r3, #255	; 0xff
 8006468:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
 800646c:	e01c      	b.n	80064a8 <sdStart+0xb8>
#if STM32_SERIAL_USE_USART1
    if (&SD1 == sdp) {
 800646e:	4b13      	ldr	r3, [pc, #76]	; (80064bc <sdStart+0xcc>)
 8006470:	429d      	cmp	r5, r3
 8006472:	d008      	beq.n	8006486 <sdStart+0x96>
      rccEnableUSART1(true);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
 8006474:	4b12      	ldr	r3, [pc, #72]	; (80064c0 <sdStart+0xd0>)
 8006476:	429d      	cmp	r5, r3
 8006478:	d1d4      	bne.n	8006424 <sdStart+0x34>
      rccEnableUSART2(true);
 800647a:	4a12      	ldr	r2, [pc, #72]	; (80064c4 <sdStart+0xd4>)
 800647c:	69d3      	ldr	r3, [r2, #28]
 800647e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006482:	61d3      	str	r3, [r2, #28]
 8006484:	e7ce      	b.n	8006424 <sdStart+0x34>
      rccEnableUSART1(true);
 8006486:	4a0f      	ldr	r2, [pc, #60]	; (80064c4 <sdStart+0xd4>)
 8006488:	6993      	ldr	r3, [r2, #24]
 800648a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800648e:	6193      	str	r3, [r2, #24]
 8006490:	e7f0      	b.n	8006474 <sdStart+0x84>
      sdp->rxmask = 0x7F;
 8006492:	237f      	movs	r3, #127	; 0x7f
 8006494:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
 8006498:	e006      	b.n	80064a8 <sdStart+0xb8>
      sdp->rxmask = 0x3F;
 800649a:	233f      	movs	r3, #63	; 0x3f
 800649c:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
 80064a0:	e002      	b.n	80064a8 <sdStart+0xb8>
    sdp->rxmask = 0xFF;
 80064a2:	23ff      	movs	r3, #255	; 0xff
 80064a4:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
                "invalid state");
  sd_lld_start(sdp, config);
  sdp->state = SD_READY;
 80064a8:	2302      	movs	r3, #2
 80064aa:	722b      	strb	r3, [r5, #8]
  chSysUnlock();
 80064ac:	f7ff ff88 	bl	80063c0 <chSysUnlock.lto_priv.8>
 80064b0:	bd38      	pop	{r3, r4, r5, pc}
 80064b2:	bf00      	nop
 80064b4:	0800af18 	.word	0x0800af18
 80064b8:	0800af5c 	.word	0x0800af5c
 80064bc:	20001418 	.word	0x20001418
 80064c0:	20001478 	.word	0x20001478
 80064c4:	40021000 	.word	0x40021000
	...

080064d0 <adcConvert>:
 * @api
 */
msg_t adcConvert(ADCDriver *adcp,
                 const ADCConversionGroup *grpp,
                 adcsample_t *samples,
                 size_t depth) {
 80064d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d2:	4604      	mov	r4, r0
 80064d4:	460d      	mov	r5, r1
 80064d6:	4617      	mov	r7, r2
 80064d8:	461e      	mov	r6, r3
 80064da:	2320      	movs	r3, #32
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f003 fcde 	bl	8009ea0 <_dbg_check_lock>
  msg_t msg;

  osalSysLock();
  osalDbgAssert(adcp->thread == NULL, "already waiting");
 80064e4:	6963      	ldr	r3, [r4, #20]
 80064e6:	b113      	cbz	r3, 80064ee <adcConvert+0x1e>
 80064e8:	4840      	ldr	r0, [pc, #256]	; (80065ec <adcConvert+0x11c>)
 80064ea:	f003 f9e9 	bl	80098c0 <chSysHalt>
  osalDbgCheckClassI();
 80064ee:	f003 fa3f 	bl	8009970 <chDbgCheckClassI>
  osalDbgCheck((adcp != NULL) && (grpp != NULL) && (samples != NULL) &&
 80064f2:	b13c      	cbz	r4, 8006504 <adcConvert+0x34>
 80064f4:	b135      	cbz	r5, 8006504 <adcConvert+0x34>
 80064f6:	b12f      	cbz	r7, 8006504 <adcConvert+0x34>
 80064f8:	b126      	cbz	r6, 8006504 <adcConvert+0x34>
 80064fa:	2e01      	cmp	r6, #1
 80064fc:	d005      	beq.n	800650a <adcConvert+0x3a>
 80064fe:	f016 0f01 	tst.w	r6, #1
 8006502:	d002      	beq.n	800650a <adcConvert+0x3a>
 8006504:	483a      	ldr	r0, [pc, #232]	; (80065f0 <adcConvert+0x120>)
 8006506:	f003 f9db 	bl	80098c0 <chSysHalt>
  osalDbgAssert((adcp->state == ADC_READY) ||
 800650a:	7823      	ldrb	r3, [r4, #0]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d006      	beq.n	800651e <adcConvert+0x4e>
 8006510:	3b04      	subs	r3, #4
 8006512:	b2db      	uxtb	r3, r3
 8006514:	2b01      	cmp	r3, #1
 8006516:	d902      	bls.n	800651e <adcConvert+0x4e>
 8006518:	4835      	ldr	r0, [pc, #212]	; (80065f0 <adcConvert+0x120>)
 800651a:	f003 f9d1 	bl	80098c0 <chSysHalt>
  adcp->samples  = samples;
 800651e:	60a7      	str	r7, [r4, #8]
  adcp->depth    = depth;
 8006520:	60e6      	str	r6, [r4, #12]
  adcp->grpp     = grpp;
 8006522:	6125      	str	r5, [r4, #16]
  adcp->state    = ADC_ACTIVE;
 8006524:	2303      	movs	r3, #3
 8006526:	7023      	strb	r3, [r4, #0]

  osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                "odd number of channels in dual mode");

  /* Calculating control registers values.*/
  dmamode = adcp->dmamode;
 8006528:	6b61      	ldr	r1, [r4, #52]	; 0x34
  cfgr    = grpp->cfgr | ADC_CFGR_DMAEN;
 800652a:	68ea      	ldr	r2, [r5, #12]
  if (grpp->circular) {
 800652c:	782b      	ldrb	r3, [r5, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d056      	beq.n	80065e0 <adcConvert+0x110>
    dmamode |= STM32_DMA_CR_CIRC;
#if STM32_ADC_DUAL_MODE
    ccr  |= ADC_CCR_DMACFG_CIRCULAR;
#else
    cfgr |= ADC_CFGR_DMACFG_CIRCULAR;
 8006532:	f042 0203 	orr.w	r2, r2, #3
#endif
    if (adcp->depth > 1) {
 8006536:	2e01      	cmp	r6, #1
    dmamode |= STM32_DMA_CR_CIRC;
 8006538:	bf94      	ite	ls
 800653a:	f041 0120 	orrls.w	r1, r1, #32
      /* If circular buffer depth > 1, then the half transfer interrupt
         is enabled in order to allow streaming processing.*/
      dmamode |= STM32_DMA_CR_HTIE;
 800653e:	f041 0124 	orrhi.w	r1, r1, #36	; 0x24
    }
  }

  /* DMA setup.*/
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
 8006542:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	60df      	str	r7, [r3, #12]
#if STM32_ADC_DUAL_MODE
  dmaStreamSetTransactionSize(adcp->dmastp, ((uint32_t)grpp->num_channels/2) *
                                            (uint32_t)adcp->depth);
#else
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
 8006548:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800654a:	6858      	ldr	r0, [r3, #4]
 800654c:	886e      	ldrh	r6, [r5, #2]
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	fb03 f306 	mul.w	r3, r3, r6
 8006554:	6043      	str	r3, [r0, #4]
                                            (uint32_t)adcp->depth);
#endif
  dmaStreamSetMode(adcp->dmastp, dmamode);
 8006556:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	6019      	str	r1, [r3, #0]
  dmaStreamEnable(adcp->dmastp);
 800655c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800655e:	6859      	ldr	r1, [r3, #4]
 8006560:	680b      	ldr	r3, [r1, #0]
 8006562:	f043 0301 	orr.w	r3, r3, #1
 8006566:	600b      	str	r3, [r1, #0]

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8006568:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800656a:	6819      	ldr	r1, [r3, #0]
 800656c:	6019      	str	r1, [r3, #0]
  adcp->adcm->IER   = ADC_IER_OVR | ADC_IER_AWD1;
 800656e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006570:	2190      	movs	r1, #144	; 0x90
 8006572:	6059      	str	r1, [r3, #4]
  adcp->adcm->TR1   = grpp->tr1;
 8006574:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006576:	6929      	ldr	r1, [r5, #16]
 8006578:	6219      	str	r1, [r3, #32]
  adcp->adcs->SQR2  = grpp->ssqr[1];
  adcp->adcs->SQR3  = grpp->ssqr[2];
  adcp->adcs->SQR4  = grpp->ssqr[3];

#else /* !STM32_ADC_DUAL_MODE */
  adcp->adcm->SMPR1 = grpp->smpr[0];
 800657a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800657c:	6969      	ldr	r1, [r5, #20]
 800657e:	6159      	str	r1, [r3, #20]
  adcp->adcm->SMPR2 = grpp->smpr[1];
 8006580:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006582:	69a9      	ldr	r1, [r5, #24]
 8006584:	6199      	str	r1, [r3, #24]
  adcp->adcm->SQR1  = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8006586:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006588:	886b      	ldrh	r3, [r5, #2]
 800658a:	3b01      	subs	r3, #1
 800658c:	69e8      	ldr	r0, [r5, #28]
 800658e:	4303      	orrs	r3, r0
 8006590:	630b      	str	r3, [r1, #48]	; 0x30
  adcp->adcm->SQR2  = grpp->sqr[1];
 8006592:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006594:	6a29      	ldr	r1, [r5, #32]
 8006596:	6359      	str	r1, [r3, #52]	; 0x34
  adcp->adcm->SQR3  = grpp->sqr[2];
 8006598:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800659a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800659c:	6399      	str	r1, [r3, #56]	; 0x38
  adcp->adcm->SQR4  = grpp->sqr[3];
 800659e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80065a0:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80065a2:	63d9      	str	r1, [r3, #60]	; 0x3c
#endif /* !STM32_ADC_DUAL_MODE */

  /* ADC configuration.*/
  adcp->adcm->CFGR  = cfgr;
 80065a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80065a6:	60da      	str	r2, [r3, #12]

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 80065a8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80065aa:	6893      	ldr	r3, [r2, #8]
 80065ac:	f043 0304 	orr.w	r3, r3, #4
 80065b0:	6093      	str	r3, [r2, #8]
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 80065b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80065b6:	f104 0014 	add.w	r0, r4, #20
 80065ba:	f001 ffe9 	bl	8008590 <chThdSuspendTimeoutS>
 80065be:	4604      	mov	r4, r0
  _dbg_check_unlock();
 80065c0:	f003 fc3e 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80065c4:	4b0b      	ldr	r3, [pc, #44]	; (80065f4 <adcConvert+0x124>)
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d004      	beq.n	80065d6 <adcConvert+0x106>
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	6899      	ldr	r1, [r3, #8]
 80065d0:	6893      	ldr	r3, [r2, #8]
 80065d2:	4299      	cmp	r1, r3
 80065d4:	d307      	bcc.n	80065e6 <adcConvert+0x116>
 80065d6:	2300      	movs	r3, #0
 80065d8:	f383 8811 	msr	BASEPRI, r3
  adcStartConversionI(adcp, grpp, samples, depth);
  msg = osalThreadSuspendS(&adcp->thread);
  osalSysUnlock();
  return msg;
}
 80065dc:	4620      	mov	r0, r4
 80065de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cfgr    = grpp->cfgr | ADC_CFGR_DMAEN;
 80065e0:	f042 0201 	orr.w	r2, r2, #1
 80065e4:	e7ad      	b.n	8006542 <adcConvert+0x72>
 80065e6:	4804      	ldr	r0, [pc, #16]	; (80065f8 <adcConvert+0x128>)
 80065e8:	f003 f96a 	bl	80098c0 <chSysHalt>
 80065ec:	0800aef4 	.word	0x0800aef4
 80065f0:	0800aecc 	.word	0x0800aecc
 80065f4:	200015dc 	.word	0x200015dc
 80065f8:	0800afec 	.word	0x0800afec
 80065fc:	00000000 	.word	0x00000000

08006600 <adcStart>:
void adcStart(ADCDriver *adcp, const ADCConfig *config) {
 8006600:	b538      	push	{r3, r4, r5, lr}
  osalDbgCheck(adcp != NULL);
 8006602:	b170      	cbz	r0, 8006622 <adcStart+0x22>
 8006604:	460d      	mov	r5, r1
 8006606:	4604      	mov	r4, r0
 8006608:	2320      	movs	r3, #32
 800660a:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 800660e:	f003 fc47 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
 8006612:	7822      	ldrb	r2, [r4, #0]
 8006614:	1e53      	subs	r3, r2, #1
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b01      	cmp	r3, #1
 800661a:	d905      	bls.n	8006628 <adcStart+0x28>
 800661c:	4858      	ldr	r0, [pc, #352]	; (8006780 <adcStart+0x180>)
 800661e:	f003 f94f 	bl	80098c0 <chSysHalt>
  osalDbgCheck(adcp != NULL);
 8006622:	4857      	ldr	r0, [pc, #348]	; (8006780 <adcStart+0x180>)
 8006624:	f003 f94c 	bl	80098c0 <chSysHalt>
  adcp->config = config;
 8006628:	6065      	str	r5, [r4, #4]
  if (adcp->config == NULL) {
 800662a:	b19d      	cbz	r5, 8006654 <adcStart+0x54>
  if (adcp->state == ADC_STOP) {
 800662c:	2a01      	cmp	r2, #1
 800662e:	d014      	beq.n	800665a <adcStart+0x5a>
  adcp->state = ADC_READY;
 8006630:	2302      	movs	r3, #2
 8006632:	7023      	strb	r3, [r4, #0]
  _dbg_check_unlock();
 8006634:	f003 fc04 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006638:	4b52      	ldr	r3, [pc, #328]	; (8006784 <adcStart+0x184>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d005      	beq.n	800664c <adcStart+0x4c>
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	6899      	ldr	r1, [r3, #8]
 8006644:	6893      	ldr	r3, [r2, #8]
 8006646:	4299      	cmp	r1, r3
 8006648:	f0c0 8096 	bcc.w	8006778 <adcStart+0x178>
 800664c:	2300      	movs	r3, #0
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	bd38      	pop	{r3, r4, r5, pc}
    adcp->config = &default_config;
 8006654:	4b4c      	ldr	r3, [pc, #304]	; (8006788 <adcStart+0x188>)
 8006656:	6063      	str	r3, [r4, #4]
 8006658:	e7e8      	b.n	800662c <adcStart+0x2c>
    if (&ADCD1 == adcp) {
 800665a:	4b4c      	ldr	r3, [pc, #304]	; (800678c <adcStart+0x18c>)
 800665c:	429c      	cmp	r4, r3
 800665e:	d029      	beq.n	80066b4 <adcStart+0xb4>
    if (&ADCD2 == adcp) {
 8006660:	4b4b      	ldr	r3, [pc, #300]	; (8006790 <adcStart+0x190>)
 8006662:	429c      	cmp	r4, r3
 8006664:	d03a      	beq.n	80066dc <adcStart+0xdc>
    if (&ADCD3 == adcp) {
 8006666:	4b4b      	ldr	r3, [pc, #300]	; (8006794 <adcStart+0x194>)
 8006668:	429c      	cmp	r4, r3
 800666a:	d04b      	beq.n	8006704 <adcStart+0x104>
    if (&ADCD4 == adcp) {
 800666c:	4b4a      	ldr	r3, [pc, #296]	; (8006798 <adcStart+0x198>)
 800666e:	429c      	cmp	r4, r3
 8006670:	d05c      	beq.n	800672c <adcStart+0x12c>
    dmaStreamSetPeripheral(adcp->dmastp, &adcp->adcm->DR);
 8006672:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006678:	3340      	adds	r3, #64	; 0x40
 800667a:	6093      	str	r3, [r2, #8]
    adcp->adcm->DIFSEL = adcp->config->difsel;
 800667c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800667e:	6862      	ldr	r2, [r4, #4]
 8006680:	6812      	ldr	r2, [r2, #0]
 8006682:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  adcp->adcm->CR = 0;   /* RM 12.4.3.*/
 8006686:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006688:	2200      	movs	r2, #0
 800668a:	609a      	str	r2, [r3, #8]
  adcp->adcm->CR = ADC_CR_ADVREGEN_0;
 800668c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800668e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006692:	609a      	str	r2, [r3, #8]
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8006694:	4b41      	ldr	r3, [pc, #260]	; (800679c <adcStart+0x19c>)
 8006696:	6859      	ldr	r1, [r3, #4]
 8006698:	461a      	mov	r2, r3
 800669a:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)((cnt - start) < (end - start));
 800669c:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800669e:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80066a2:	d3fa      	bcc.n	800669a <adcStart+0x9a>
  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN_0, "invalid register state");
 80066a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80066a6:	689a      	ldr	r2, [r3, #8]
 80066a8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80066ac:	d052      	beq.n	8006754 <adcStart+0x154>
 80066ae:	483c      	ldr	r0, [pc, #240]	; (80067a0 <adcStart+0x1a0>)
 80066b0:	f003 f906 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(adcp->dmastp,
 80066b4:	4a3b      	ldr	r2, [pc, #236]	; (80067a4 <adcStart+0x1a4>)
 80066b6:	2105      	movs	r1, #5
 80066b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80066ba:	f002 fdc9 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 80066be:	b950      	cbnz	r0, 80066d6 <adcStart+0xd6>
      clkmask |= (1 << 0);
 80066c0:	4a39      	ldr	r2, [pc, #228]	; (80067a8 <adcStart+0x1a8>)
 80066c2:	6813      	ldr	r3, [r2, #0]
 80066c4:	f043 0301 	orr.w	r3, r3, #1
 80066c8:	6013      	str	r3, [r2, #0]
      rccEnableADC12(true);
 80066ca:	4a38      	ldr	r2, [pc, #224]	; (80067ac <adcStart+0x1ac>)
 80066cc:	6953      	ldr	r3, [r2, #20]
 80066ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066d2:	6153      	str	r3, [r2, #20]
 80066d4:	e7c4      	b.n	8006660 <adcStart+0x60>
      osalDbgAssert(!b, "stream already allocated");
 80066d6:	4836      	ldr	r0, [pc, #216]	; (80067b0 <adcStart+0x1b0>)
 80066d8:	f003 f8f2 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(adcp->dmastp,
 80066dc:	4a31      	ldr	r2, [pc, #196]	; (80067a4 <adcStart+0x1a4>)
 80066de:	2105      	movs	r1, #5
 80066e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80066e2:	f002 fdb5 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 80066e6:	b950      	cbnz	r0, 80066fe <adcStart+0xfe>
      clkmask |= (1 << 1);
 80066e8:	4a2f      	ldr	r2, [pc, #188]	; (80067a8 <adcStart+0x1a8>)
 80066ea:	6813      	ldr	r3, [r2, #0]
 80066ec:	f043 0302 	orr.w	r3, r3, #2
 80066f0:	6013      	str	r3, [r2, #0]
      rccEnableADC12(true);
 80066f2:	4a2e      	ldr	r2, [pc, #184]	; (80067ac <adcStart+0x1ac>)
 80066f4:	6953      	ldr	r3, [r2, #20]
 80066f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066fa:	6153      	str	r3, [r2, #20]
 80066fc:	e7b3      	b.n	8006666 <adcStart+0x66>
      osalDbgAssert(!b, "stream already allocated");
 80066fe:	482c      	ldr	r0, [pc, #176]	; (80067b0 <adcStart+0x1b0>)
 8006700:	f003 f8de 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(adcp->dmastp,
 8006704:	4a27      	ldr	r2, [pc, #156]	; (80067a4 <adcStart+0x1a4>)
 8006706:	2105      	movs	r1, #5
 8006708:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800670a:	f002 fda1 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 800670e:	b950      	cbnz	r0, 8006726 <adcStart+0x126>
      clkmask |= (1 << 2);
 8006710:	4a25      	ldr	r2, [pc, #148]	; (80067a8 <adcStart+0x1a8>)
 8006712:	6813      	ldr	r3, [r2, #0]
 8006714:	f043 0304 	orr.w	r3, r3, #4
 8006718:	6013      	str	r3, [r2, #0]
      rccEnableADC34(true);
 800671a:	4a24      	ldr	r2, [pc, #144]	; (80067ac <adcStart+0x1ac>)
 800671c:	6953      	ldr	r3, [r2, #20]
 800671e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006722:	6153      	str	r3, [r2, #20]
 8006724:	e7a2      	b.n	800666c <adcStart+0x6c>
      osalDbgAssert(!b, "stream already allocated");
 8006726:	4822      	ldr	r0, [pc, #136]	; (80067b0 <adcStart+0x1b0>)
 8006728:	f003 f8ca 	bl	80098c0 <chSysHalt>
      b = dmaStreamAllocate(adcp->dmastp,
 800672c:	4a1d      	ldr	r2, [pc, #116]	; (80067a4 <adcStart+0x1a4>)
 800672e:	2105      	movs	r1, #5
 8006730:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006732:	f002 fd8d 	bl	8009250 <dmaStreamAllocate>
      osalDbgAssert(!b, "stream already allocated");
 8006736:	b950      	cbnz	r0, 800674e <adcStart+0x14e>
      clkmask |= (1 << 3);
 8006738:	4a1b      	ldr	r2, [pc, #108]	; (80067a8 <adcStart+0x1a8>)
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	f043 0308 	orr.w	r3, r3, #8
 8006740:	6013      	str	r3, [r2, #0]
      rccEnableADC34(true);
 8006742:	4a1a      	ldr	r2, [pc, #104]	; (80067ac <adcStart+0x1ac>)
 8006744:	6953      	ldr	r3, [r2, #20]
 8006746:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800674a:	6153      	str	r3, [r2, #20]
 800674c:	e791      	b.n	8006672 <adcStart+0x72>
      osalDbgAssert(!b, "stream already allocated");
 800674e:	4818      	ldr	r0, [pc, #96]	; (80067b0 <adcStart+0x1b0>)
 8006750:	f003 f8b6 	bl	80098c0 <chSysHalt>
  adcp->adcm->CR |= ADC_CR_ADCAL;
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800675a:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0)
 800675c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800675e:	6893      	ldr	r3, [r2, #8]
 8006760:	2b00      	cmp	r3, #0
 8006762:	dbfc      	blt.n	800675e <adcStart+0x15e>
  adcp->adcm->CR |= ADC_CR_ADEN;
 8006764:	6893      	ldr	r3, [r2, #8]
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	6093      	str	r3, [r2, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRD) == 0)
 800676c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800676e:	6813      	ldr	r3, [r2, #0]
 8006770:	f013 0f01 	tst.w	r3, #1
 8006774:	d0fb      	beq.n	800676e <adcStart+0x16e>
 8006776:	e75b      	b.n	8006630 <adcStart+0x30>
 8006778:	480e      	ldr	r0, [pc, #56]	; (80067b4 <adcStart+0x1b4>)
 800677a:	f003 f8a1 	bl	80098c0 <chSysHalt>
 800677e:	bf00      	nop
 8006780:	0800ae6c 	.word	0x0800ae6c
 8006784:	200015dc 	.word	0x200015dc
 8006788:	0800af58 	.word	0x0800af58
 800678c:	20001220 	.word	0x20001220
 8006790:	20001258 	.word	0x20001258
 8006794:	20001290 	.word	0x20001290
 8006798:	200012c8 	.word	0x200012c8
 800679c:	e0001000 	.word	0xe0001000
 80067a0:	0800aee0 	.word	0x0800aee0
 80067a4:	08005b41 	.word	0x08005b41
 80067a8:	20002010 	.word	0x20002010
 80067ac:	40021000 	.word	0x40021000
 80067b0:	0800af20 	.word	0x0800af20
 80067b4:	0800afec 	.word	0x0800afec
	...

080067c0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	b085      	sub	sp, #20
 80067c6:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
  size_t wr = 0;

  osalDbgCheck(n > 0U);
 80067c8:	2a00      	cmp	r2, #0
 80067ca:	d054      	beq.n	8006876 <oqWriteTimeout+0xb6>
 80067cc:	4604      	mov	r4, r0
 80067ce:	468a      	mov	sl, r1
 80067d0:	4617      	mov	r7, r2
  qnotify_t nfy = oqp->q_notify;
 80067d2:	f8d0 b01c 	ldr.w	fp, [r0, #28]
 80067d6:	2320      	movs	r3, #32
 80067d8:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80067dc:	f003 fb60 	bl	8009ea0 <_dbg_check_lock>
 80067e0:	f04f 0900 	mov.w	r9, #0
  if (n > oqGetEmptyI(oqp)) {
 80067e4:	9702      	str	r7, [sp, #8]
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80067e6:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 80068c8 <oqWriteTimeout+0x108>
 80067ea:	68a3      	ldr	r3, [r4, #8]
 80067ec:	429f      	cmp	r7, r3
    n = oqGetEmptyI(oqp);
 80067ee:	bf8c      	ite	hi
 80067f0:	68a5      	ldrhi	r5, [r4, #8]
  if (n > oqGetEmptyI(oqp)) {
 80067f2:	9d02      	ldrls	r5, [sp, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80067f4:	6960      	ldr	r0, [r4, #20]
 80067f6:	6926      	ldr	r6, [r4, #16]
 80067f8:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80067fa:	42ae      	cmp	r6, r5
 80067fc:	d83e      	bhi.n	800687c <oqWriteTimeout+0xbc>
  else if (n > s1) {
 80067fe:	42ae      	cmp	r6, r5
 8006800:	d344      	bcc.n	800688c <oqWriteTimeout+0xcc>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8006802:	462a      	mov	r2, r5
 8006804:	4651      	mov	r1, sl
 8006806:	f7fa fd13 	bl	8001230 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 800680a:	68e3      	ldr	r3, [r4, #12]
 800680c:	6163      	str	r3, [r4, #20]
  oqp->q_counter -= n;
 800680e:	68a3      	ldr	r3, [r4, #8]
 8006810:	1b5b      	subs	r3, r3, r5
 8006812:	60a3      	str	r3, [r4, #8]

  while (wr < n) {
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
 8006814:	2d00      	cmp	r5, #0
 8006816:	d04a      	beq.n	80068ae <oqWriteTimeout+0xee>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8006818:	f1bb 0f00 	cmp.w	fp, #0
 800681c:	d001      	beq.n	8006822 <oqWriteTimeout+0x62>
        nfy(oqp);
 800681e:	4620      	mov	r0, r4
 8006820:	47d8      	blx	fp
  _dbg_check_unlock();
 8006822:	f003 fb0d 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006826:	f8d8 3000 	ldr.w	r3, [r8]
 800682a:	4543      	cmp	r3, r8
 800682c:	d005      	beq.n	800683a <oqWriteTimeout+0x7a>
 800682e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8006832:	6892      	ldr	r2, [r2, #8]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	429a      	cmp	r2, r3
 8006838:	d340      	bcc.n	80068bc <oqWriteTimeout+0xfc>
 800683a:	2300      	movs	r3, #0
 800683c:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      wr += done;
 8006840:	44a9      	add	r9, r5
      bp += done;
 8006842:	44aa      	add	sl, r5
 8006844:	2320      	movs	r3, #32
 8006846:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 800684a:	f003 fb29 	bl	8009ea0 <_dbg_check_lock>
  while (wr < n) {
 800684e:	454f      	cmp	r7, r9
 8006850:	d8cb      	bhi.n	80067ea <oqWriteTimeout+0x2a>
  _dbg_check_unlock();
 8006852:	f003 faf5 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006856:	4b1c      	ldr	r3, [pc, #112]	; (80068c8 <oqWriteTimeout+0x108>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d004      	beq.n	8006868 <oqWriteTimeout+0xa8>
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	6899      	ldr	r1, [r3, #8]
 8006862:	6893      	ldr	r3, [r2, #8]
 8006864:	4299      	cmp	r1, r3
 8006866:	d32c      	bcc.n	80068c2 <oqWriteTimeout+0x102>
 8006868:	2300      	movs	r3, #0
 800686a:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return wr;
}
 800686e:	4648      	mov	r0, r9
 8006870:	b005      	add	sp, #20
 8006872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  osalDbgCheck(n > 0U);
 8006876:	4815      	ldr	r0, [pc, #84]	; (80068cc <oqWriteTimeout+0x10c>)
 8006878:	f003 f822 	bl	80098c0 <chSysHalt>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800687c:	462a      	mov	r2, r5
 800687e:	4651      	mov	r1, sl
 8006880:	f7fa fcd6 	bl	8001230 <memcpy>
    oqp->q_wrptr += n;
 8006884:	6963      	ldr	r3, [r4, #20]
 8006886:	442b      	add	r3, r5
 8006888:	6163      	str	r3, [r4, #20]
 800688a:	e7c0      	b.n	800680e <oqWriteTimeout+0x4e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 800688c:	4632      	mov	r2, r6
 800688e:	4651      	mov	r1, sl
 8006890:	f7fa fcce 	bl	8001230 <memcpy>
    s2 = n - s1;
 8006894:	1bab      	subs	r3, r5, r6
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8006896:	9303      	str	r3, [sp, #12]
 8006898:	461a      	mov	r2, r3
 800689a:	eb0a 0106 	add.w	r1, sl, r6
 800689e:	68e0      	ldr	r0, [r4, #12]
 80068a0:	f7fa fcc6 	bl	8001230 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80068a4:	68e3      	ldr	r3, [r4, #12]
 80068a6:	9a03      	ldr	r2, [sp, #12]
 80068a8:	4413      	add	r3, r2
 80068aa:	6163      	str	r3, [r4, #20]
 80068ac:	e7af      	b.n	800680e <oqWriteTimeout+0x4e>
  return chThdEnqueueTimeoutS(tqp, timeout);
 80068ae:	9901      	ldr	r1, [sp, #4]
 80068b0:	4620      	mov	r0, r4
 80068b2:	f001 fe3d 	bl	8008530 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80068b6:	2800      	cmp	r0, #0
 80068b8:	d0c9      	beq.n	800684e <oqWriteTimeout+0x8e>
 80068ba:	e7ca      	b.n	8006852 <oqWriteTimeout+0x92>
 80068bc:	4804      	ldr	r0, [pc, #16]	; (80068d0 <oqWriteTimeout+0x110>)
 80068be:	f002 ffff 	bl	80098c0 <chSysHalt>
 80068c2:	4803      	ldr	r0, [pc, #12]	; (80068d0 <oqWriteTimeout+0x110>)
 80068c4:	f002 fffc 	bl	80098c0 <chSysHalt>
 80068c8:	200015dc 	.word	0x200015dc
 80068cc:	0800af48 	.word	0x0800af48
 80068d0:	0800ae60 	.word	0x0800ae60
	...

080068e0 <_writet.lto_priv.24>:
                      sysinterval_t timeout) {
 80068e0:	b508      	push	{r3, lr}
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 80068e2:	3030      	adds	r0, #48	; 0x30
 80068e4:	f7ff ff6c 	bl	80067c0 <oqWriteTimeout>
}
 80068e8:	bd08      	pop	{r3, pc}
 80068ea:	bf00      	nop
 80068ec:	0000      	movs	r0, r0
	...

080068f0 <_write.lto_priv.18>:
static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 80068f0:	b508      	push	{r3, lr}
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 80068f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068f6:	3030      	adds	r0, #48	; 0x30
 80068f8:	f7ff ff62 	bl	80067c0 <oqWriteTimeout>
}
 80068fc:	bd08      	pop	{r3, pc}
 80068fe:	bf00      	nop

08006900 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8006900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006902:	4604      	mov	r4, r0
 8006904:	460f      	mov	r7, r1
 8006906:	4616      	mov	r6, r2
 8006908:	2320      	movs	r3, #32
 800690a:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 800690e:	f003 fac7 	bl	8009ea0 <_dbg_check_lock>
  while (oqIsFullI(oqp)) {
 8006912:	68a3      	ldr	r3, [r4, #8]
 8006914:	b9bb      	cbnz	r3, 8006946 <oqPutTimeout+0x46>
 8006916:	4631      	mov	r1, r6
 8006918:	4620      	mov	r0, r4
 800691a:	f001 fe09 	bl	8008530 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 800691e:	1e05      	subs	r5, r0, #0
 8006920:	daf7      	bge.n	8006912 <oqPutTimeout+0x12>
  _dbg_check_unlock();
 8006922:	f003 fa8d 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006926:	4b1a      	ldr	r3, [pc, #104]	; (8006990 <oqPutTimeout+0x90>)
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	429a      	cmp	r2, r3
 800692c:	d004      	beq.n	8006938 <oqPutTimeout+0x38>
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	6899      	ldr	r1, [r3, #8]
 8006932:	6893      	ldr	r3, [r2, #8]
 8006934:	4299      	cmp	r1, r3
 8006936:	d303      	bcc.n	8006940 <oqPutTimeout+0x40>
 8006938:	2300      	movs	r3, #0
 800693a:	f383 8811 	msr	BASEPRI, r3
 800693e:	e021      	b.n	8006984 <oqPutTimeout+0x84>
 8006940:	4814      	ldr	r0, [pc, #80]	; (8006994 <oqPutTimeout+0x94>)
 8006942:	f002 ffbd 	bl	80098c0 <chSysHalt>
  oqp->q_counter--;
 8006946:	68a3      	ldr	r3, [r4, #8]
 8006948:	3b01      	subs	r3, #1
 800694a:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800694c:	6963      	ldr	r3, [r4, #20]
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	6162      	str	r2, [r4, #20]
 8006952:	701f      	strb	r7, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8006954:	6962      	ldr	r2, [r4, #20]
 8006956:	6923      	ldr	r3, [r4, #16]
 8006958:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 800695a:	bf24      	itt	cs
 800695c:	68e3      	ldrcs	r3, [r4, #12]
 800695e:	6163      	strcs	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
 8006960:	69e3      	ldr	r3, [r4, #28]
 8006962:	b10b      	cbz	r3, 8006968 <oqPutTimeout+0x68>
    oqp->q_notify(oqp);
 8006964:	4620      	mov	r0, r4
 8006966:	4798      	blx	r3
  _dbg_check_unlock();
 8006968:	f003 fa6a 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 800696c:	4b08      	ldr	r3, [pc, #32]	; (8006990 <oqPutTimeout+0x90>)
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	429a      	cmp	r2, r3
 8006972:	d004      	beq.n	800697e <oqPutTimeout+0x7e>
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	6899      	ldr	r1, [r3, #8]
 8006978:	6893      	ldr	r3, [r2, #8]
 800697a:	4299      	cmp	r1, r3
 800697c:	d304      	bcc.n	8006988 <oqPutTimeout+0x88>
 800697e:	2500      	movs	r5, #0
 8006980:	f385 8811 	msr	BASEPRI, r5
}
 8006984:	4628      	mov	r0, r5
 8006986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006988:	4802      	ldr	r0, [pc, #8]	; (8006994 <oqPutTimeout+0x94>)
 800698a:	f002 ff99 	bl	80098c0 <chSysHalt>
 800698e:	bf00      	nop
 8006990:	200015dc 	.word	0x200015dc
 8006994:	0800ae60 	.word	0x0800ae60
	...

080069a0 <_putt.lto_priv.22>:
static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 80069a0:	b508      	push	{r3, lr}
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 80069a2:	3030      	adds	r0, #48	; 0x30
 80069a4:	f7ff ffac 	bl	8006900 <oqPutTimeout>
}
 80069a8:	bd08      	pop	{r3, pc}
 80069aa:	bf00      	nop
 80069ac:	0000      	movs	r0, r0
	...

080069b0 <_put.lto_priv.20>:
static msg_t _put(void *ip, uint8_t b) {
 80069b0:	b508      	push	{r3, lr}
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80069b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069b6:	3030      	adds	r0, #48	; 0x30
 80069b8:	f7ff ffa2 	bl	8006900 <oqPutTimeout>
}
 80069bc:	bd08      	pop	{r3, pc}
 80069be:	bf00      	nop

080069c0 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 80069c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c4:	b085      	sub	sp, #20
 80069c6:	9301      	str	r3, [sp, #4]
  osalDbgCheck(n > 0U);
 80069c8:	2a00      	cmp	r2, #0
 80069ca:	d054      	beq.n	8006a76 <iqReadTimeout+0xb6>
 80069cc:	4604      	mov	r4, r0
 80069ce:	468a      	mov	sl, r1
 80069d0:	4617      	mov	r7, r2
  qnotify_t nfy = iqp->q_notify;
 80069d2:	f8d0 b01c 	ldr.w	fp, [r0, #28]
 80069d6:	2320      	movs	r3, #32
 80069d8:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80069dc:	f003 fa60 	bl	8009ea0 <_dbg_check_lock>
 80069e0:	f04f 0900 	mov.w	r9, #0
  if (n > iqGetFullI(iqp)) {
 80069e4:	9702      	str	r7, [sp, #8]
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80069e6:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8006ac8 <iqReadTimeout+0x108>
 80069ea:	68a3      	ldr	r3, [r4, #8]
 80069ec:	429f      	cmp	r7, r3
    n = iqGetFullI(iqp);
 80069ee:	bf8c      	ite	hi
 80069f0:	68a5      	ldrhi	r5, [r4, #8]
  if (n > iqGetFullI(iqp)) {
 80069f2:	9d02      	ldrls	r5, [sp, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80069f4:	69a1      	ldr	r1, [r4, #24]
 80069f6:	6926      	ldr	r6, [r4, #16]
 80069f8:	1a76      	subs	r6, r6, r1
  if (n < s1) {
 80069fa:	42ae      	cmp	r6, r5
 80069fc:	d83e      	bhi.n	8006a7c <iqReadTimeout+0xbc>
  else if (n > s1) {
 80069fe:	42ae      	cmp	r6, r5
 8006a00:	d344      	bcc.n	8006a8c <iqReadTimeout+0xcc>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8006a02:	462a      	mov	r2, r5
 8006a04:	4650      	mov	r0, sl
 8006a06:	f7fa fc13 	bl	8001230 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8006a0a:	68e3      	ldr	r3, [r4, #12]
 8006a0c:	61a3      	str	r3, [r4, #24]
  iqp->q_counter -= n;
 8006a0e:	68a3      	ldr	r3, [r4, #8]
 8006a10:	1b5b      	subs	r3, r3, r5
 8006a12:	60a3      	str	r3, [r4, #8]
    if (done == (size_t)0) {
 8006a14:	2d00      	cmp	r5, #0
 8006a16:	d04a      	beq.n	8006aae <iqReadTimeout+0xee>
      if (nfy != NULL) {
 8006a18:	f1bb 0f00 	cmp.w	fp, #0
 8006a1c:	d001      	beq.n	8006a22 <iqReadTimeout+0x62>
        nfy(iqp);
 8006a1e:	4620      	mov	r0, r4
 8006a20:	47d8      	blx	fp
  _dbg_check_unlock();
 8006a22:	f003 fa0d 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006a26:	f8d8 3000 	ldr.w	r3, [r8]
 8006a2a:	4543      	cmp	r3, r8
 8006a2c:	d005      	beq.n	8006a3a <iqReadTimeout+0x7a>
 8006a2e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8006a32:	6892      	ldr	r2, [r2, #8]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d340      	bcc.n	8006abc <iqReadTimeout+0xfc>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f383 8811 	msr	BASEPRI, r3
      rd += done;
 8006a40:	44a9      	add	r9, r5
      bp += done;
 8006a42:	44aa      	add	sl, r5
 8006a44:	2320      	movs	r3, #32
 8006a46:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8006a4a:	f003 fa29 	bl	8009ea0 <_dbg_check_lock>
  while (rd < n) {
 8006a4e:	454f      	cmp	r7, r9
 8006a50:	d8cb      	bhi.n	80069ea <iqReadTimeout+0x2a>
  _dbg_check_unlock();
 8006a52:	f003 f9f5 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006a56:	4b1c      	ldr	r3, [pc, #112]	; (8006ac8 <iqReadTimeout+0x108>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d004      	beq.n	8006a68 <iqReadTimeout+0xa8>
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	6899      	ldr	r1, [r3, #8]
 8006a62:	6893      	ldr	r3, [r2, #8]
 8006a64:	4299      	cmp	r1, r3
 8006a66:	d32c      	bcc.n	8006ac2 <iqReadTimeout+0x102>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f383 8811 	msr	BASEPRI, r3
}
 8006a6e:	4648      	mov	r0, r9
 8006a70:	b005      	add	sp, #20
 8006a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  osalDbgCheck(n > 0U);
 8006a76:	4815      	ldr	r0, [pc, #84]	; (8006acc <iqReadTimeout+0x10c>)
 8006a78:	f002 ff22 	bl	80098c0 <chSysHalt>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8006a7c:	462a      	mov	r2, r5
 8006a7e:	4650      	mov	r0, sl
 8006a80:	f7fa fbd6 	bl	8001230 <memcpy>
    iqp->q_rdptr += n;
 8006a84:	69a3      	ldr	r3, [r4, #24]
 8006a86:	442b      	add	r3, r5
 8006a88:	61a3      	str	r3, [r4, #24]
 8006a8a:	e7c0      	b.n	8006a0e <iqReadTimeout+0x4e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8006a8c:	4632      	mov	r2, r6
 8006a8e:	4650      	mov	r0, sl
 8006a90:	f7fa fbce 	bl	8001230 <memcpy>
    s2 = n - s1;
 8006a94:	1bab      	subs	r3, r5, r6
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8006a96:	9303      	str	r3, [sp, #12]
 8006a98:	461a      	mov	r2, r3
 8006a9a:	68e1      	ldr	r1, [r4, #12]
 8006a9c:	eb0a 0006 	add.w	r0, sl, r6
 8006aa0:	f7fa fbc6 	bl	8001230 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8006aa4:	68e3      	ldr	r3, [r4, #12]
 8006aa6:	9a03      	ldr	r2, [sp, #12]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	61a3      	str	r3, [r4, #24]
 8006aac:	e7af      	b.n	8006a0e <iqReadTimeout+0x4e>
 8006aae:	9901      	ldr	r1, [sp, #4]
 8006ab0:	4620      	mov	r0, r4
 8006ab2:	f001 fd3d 	bl	8008530 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d0c9      	beq.n	8006a4e <iqReadTimeout+0x8e>
 8006aba:	e7ca      	b.n	8006a52 <iqReadTimeout+0x92>
 8006abc:	4804      	ldr	r0, [pc, #16]	; (8006ad0 <iqReadTimeout+0x110>)
 8006abe:	f002 feff 	bl	80098c0 <chSysHalt>
 8006ac2:	4803      	ldr	r0, [pc, #12]	; (8006ad0 <iqReadTimeout+0x110>)
 8006ac4:	f002 fefc 	bl	80098c0 <chSysHalt>
 8006ac8:	200015dc 	.word	0x200015dc
 8006acc:	0800af38 	.word	0x0800af38
 8006ad0:	0800ae60 	.word	0x0800ae60
	...

08006ae0 <_readt.lto_priv.25>:
                     sysinterval_t timeout) {
 8006ae0:	b508      	push	{r3, lr}
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8006ae2:	300c      	adds	r0, #12
 8006ae4:	f7ff ff6c 	bl	80069c0 <iqReadTimeout>
}
 8006ae8:	bd08      	pop	{r3, pc}
 8006aea:	bf00      	nop
 8006aec:	0000      	movs	r0, r0
	...

08006af0 <_read.lto_priv.19>:
static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8006af0:	b508      	push	{r3, lr}
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8006af2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006af6:	300c      	adds	r0, #12
 8006af8:	f7ff ff62 	bl	80069c0 <iqReadTimeout>
}
 8006afc:	bd08      	pop	{r3, pc}
 8006afe:	bf00      	nop

08006b00 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8006b00:	b570      	push	{r4, r5, r6, lr}
 8006b02:	4604      	mov	r4, r0
 8006b04:	460e      	mov	r6, r1
 8006b06:	2320      	movs	r3, #32
 8006b08:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8006b0c:	f003 f9c8 	bl	8009ea0 <_dbg_check_lock>
  while (iqIsEmptyI(iqp)) {
 8006b10:	68a3      	ldr	r3, [r4, #8]
 8006b12:	b9bb      	cbnz	r3, 8006b44 <iqGetTimeout+0x44>
 8006b14:	4631      	mov	r1, r6
 8006b16:	4620      	mov	r0, r4
 8006b18:	f001 fd0a 	bl	8008530 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 8006b1c:	1e05      	subs	r5, r0, #0
 8006b1e:	daf7      	bge.n	8006b10 <iqGetTimeout+0x10>
  _dbg_check_unlock();
 8006b20:	f003 f98e 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006b24:	4b19      	ldr	r3, [pc, #100]	; (8006b8c <iqGetTimeout+0x8c>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d004      	beq.n	8006b36 <iqGetTimeout+0x36>
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	6899      	ldr	r1, [r3, #8]
 8006b30:	6893      	ldr	r3, [r2, #8]
 8006b32:	4299      	cmp	r1, r3
 8006b34:	d303      	bcc.n	8006b3e <iqGetTimeout+0x3e>
 8006b36:	2300      	movs	r3, #0
 8006b38:	f383 8811 	msr	BASEPRI, r3
 8006b3c:	e020      	b.n	8006b80 <iqGetTimeout+0x80>
 8006b3e:	4814      	ldr	r0, [pc, #80]	; (8006b90 <iqGetTimeout+0x90>)
 8006b40:	f002 febe 	bl	80098c0 <chSysHalt>
  iqp->q_counter--;
 8006b44:	68a3      	ldr	r3, [r4, #8]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 8006b4a:	69a2      	ldr	r2, [r4, #24]
 8006b4c:	1c53      	adds	r3, r2, #1
 8006b4e:	61a3      	str	r3, [r4, #24]
 8006b50:	7815      	ldrb	r5, [r2, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8006b52:	6922      	ldr	r2, [r4, #16]
 8006b54:	4293      	cmp	r3, r2
    iqp->q_rdptr = iqp->q_buffer;
 8006b56:	bf24      	itt	cs
 8006b58:	68e3      	ldrcs	r3, [r4, #12]
 8006b5a:	61a3      	strcs	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
 8006b5c:	69e3      	ldr	r3, [r4, #28]
 8006b5e:	b10b      	cbz	r3, 8006b64 <iqGetTimeout+0x64>
    iqp->q_notify(iqp);
 8006b60:	4620      	mov	r0, r4
 8006b62:	4798      	blx	r3
  _dbg_check_unlock();
 8006b64:	f003 f96c 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8006b68:	4b08      	ldr	r3, [pc, #32]	; (8006b8c <iqGetTimeout+0x8c>)
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d004      	beq.n	8006b7a <iqGetTimeout+0x7a>
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	6899      	ldr	r1, [r3, #8]
 8006b74:	6893      	ldr	r3, [r2, #8]
 8006b76:	4299      	cmp	r1, r3
 8006b78:	d304      	bcc.n	8006b84 <iqGetTimeout+0x84>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f383 8811 	msr	BASEPRI, r3
}
 8006b80:	4628      	mov	r0, r5
 8006b82:	bd70      	pop	{r4, r5, r6, pc}
 8006b84:	4802      	ldr	r0, [pc, #8]	; (8006b90 <iqGetTimeout+0x90>)
 8006b86:	f002 fe9b 	bl	80098c0 <chSysHalt>
 8006b8a:	bf00      	nop
 8006b8c:	200015dc 	.word	0x200015dc
 8006b90:	0800ae60 	.word	0x0800ae60
	...

08006ba0 <_gett.lto_priv.23>:
static msg_t _gett(void *ip, sysinterval_t timeout) {
 8006ba0:	b508      	push	{r3, lr}
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8006ba2:	300c      	adds	r0, #12
 8006ba4:	f7ff ffac 	bl	8006b00 <iqGetTimeout>
}
 8006ba8:	bd08      	pop	{r3, pc}
 8006baa:	bf00      	nop
 8006bac:	0000      	movs	r0, r0
	...

08006bb0 <_get.lto_priv.21>:
static msg_t _get(void *ip) {
 8006bb0:	b508      	push	{r3, lr}
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8006bb2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006bb6:	300c      	adds	r0, #12
 8006bb8:	f7ff ffa2 	bl	8006b00 <iqGetTimeout>
}
 8006bbc:	bd08      	pop	{r3, pc}
 8006bbe:	bf00      	nop

08006bc0 <main>:
	sdStart(&SD2, &uartCfg3);
    else
	sdStart(&SD2, &uartCfg2);
}

int main(void) {
 8006bc0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8006bc4:	b089      	sub	sp, #36	; 0x24
void hal_lld_init(void) {

  /* Reset of all peripherals.
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB(~STM32_GPIO_EN_MASK);
 8006bc6:	4bb6      	ldr	r3, [pc, #728]	; (8006ea0 <main+0x2e0>)
 8006bc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bca:	f462 02fc 	orn	r2, r2, #8257536	; 0x7e0000
 8006bce:	629a      	str	r2, [r3, #40]	; 0x28
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	629a      	str	r2, [r3, #40]	; 0x28
  rccResetAPB1(0xFFFFFFFF);
 8006bd4:	6919      	ldr	r1, [r3, #16]
 8006bd6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006bda:	6119      	str	r1, [r3, #16]
 8006bdc:	611a      	str	r2, [r3, #16]
  rccResetAPB2(0xFFFFFFFF);
 8006bde:	68d8      	ldr	r0, [r3, #12]
 8006be0:	60d9      	str	r1, [r3, #12]
 8006be2:	60da      	str	r2, [r3, #12]

  /* PWR clock enabled.*/
  rccEnablePWRInterface(true);
 8006be4:	69da      	ldr	r2, [r3, #28]
 8006be6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006bea:	61da      	str	r2, [r3, #28]
  PWR->CR |= PWR_CR_DBP;
 8006bec:	49ad      	ldr	r1, [pc, #692]	; (8006ea4 <main+0x2e4>)
 8006bee:	680a      	ldr	r2, [r1, #0]
 8006bf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bf4:	600a      	str	r2, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL){
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c00:	d005      	beq.n	8006c0e <main+0x4e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8006c02:	4ba7      	ldr	r3, [pc, #668]	; (8006ea0 <main+0x2e0>)
 8006c04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006c08:	621a      	str	r2, [r3, #32]
    RCC->BDCR = 0;
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	621a      	str	r2, [r3, #32]
  if ((RCC->BDCR & RCC_BDCR_RTCEN) == 0) {
 8006c0e:	4ba4      	ldr	r3, [pc, #656]	; (8006ea0 <main+0x2e0>)
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006c16:	d108      	bne.n	8006c2a <main+0x6a>
    RCC->BDCR |= STM32_RTCSEL;
 8006c18:	4ba1      	ldr	r3, [pc, #644]	; (8006ea0 <main+0x2e0>)
 8006c1a:	6a1a      	ldr	r2, [r3, #32]
 8006c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c20:	621a      	str	r2, [r3, #32]
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8006c22:	6a1a      	ldr	r2, [r3, #32]
 8006c24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c28:	621a      	str	r2, [r3, #32]
 * @init
 */
void dmaInit(void) {
  int i;

  dma.streams_mask = 0U;
 8006c2a:	4a9f      	ldr	r2, [pc, #636]	; (8006ea8 <main+0x2e8>)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	6013      	str	r3, [r2, #0]
  dma.isr_mask = 0U;
 8006c30:	6053      	str	r3, [r2, #4]
 8006c32:	4a9e      	ldr	r2, [pc, #632]	; (8006eac <main+0x2ec>)
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].channel->CCR = 0U;
 8006c34:	4619      	mov	r1, r3
    _stm32_dma_isr_redir[i].dma_func = NULL;
 8006c36:	4c9e      	ldr	r4, [pc, #632]	; (8006eb0 <main+0x2f0>)
    _stm32_dma_streams[i].channel->CCR = 0U;
 8006c38:	6850      	ldr	r0, [r2, #4]
 8006c3a:	6001      	str	r1, [r0, #0]
    _stm32_dma_isr_redir[i].dma_func = NULL;
 8006c3c:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 8006c40:	3301      	adds	r3, #1
 8006c42:	3214      	adds	r2, #20
 8006c44:	2b0c      	cmp	r3, #12
 8006c46:	d1f7      	bne.n	8006c38 <main+0x78>
  }
  DMA1->IFCR = 0xFFFFFFFFU;
 8006c48:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006c4c:	4b99      	ldr	r3, [pc, #612]	; (8006eb4 <main+0x2f4>)
 8006c4e:	f8c3 9004 	str.w	r9, [r3, #4]
#if STM32_DMA2_NUM_CHANNELS > 0
  DMA2->IFCR = 0xFFFFFFFFU;
 8006c52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c56:	f8c3 9004 	str.w	r9, [r3, #4]
 * @notapi
 */
void irqInit(void) {

#if HAL_USE_PAL
  nvicEnableVector(EXTI0_IRQn, STM32_IRQ_EXTI0_PRIORITY);
 8006c5a:	2106      	movs	r1, #6
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	f7ff f8d7 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI1_IRQn, STM32_IRQ_EXTI1_PRIORITY);
 8006c62:	2106      	movs	r1, #6
 8006c64:	2007      	movs	r0, #7
 8006c66:	f7ff f8d3 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI2_TSC_IRQn, STM32_IRQ_EXTI2_PRIORITY);
 8006c6a:	2106      	movs	r1, #6
 8006c6c:	2008      	movs	r0, #8
 8006c6e:	f7ff f8cf 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI3_IRQn, STM32_IRQ_EXTI3_PRIORITY);
 8006c72:	2106      	movs	r1, #6
 8006c74:	2009      	movs	r0, #9
 8006c76:	f7ff f8cb 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI4_IRQn, STM32_IRQ_EXTI4_PRIORITY);
 8006c7a:	2106      	movs	r1, #6
 8006c7c:	200a      	movs	r0, #10
 8006c7e:	f7ff f8c7 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI9_5_IRQn, STM32_IRQ_EXTI5_9_PRIORITY);
 8006c82:	2106      	movs	r1, #6
 8006c84:	2017      	movs	r0, #23
 8006c86:	f7ff f8c3 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(EXTI15_10_IRQn, STM32_IRQ_EXTI10_15_PRIORITY);
 8006c8a:	2106      	movs	r1, #6
 8006c8c:	2028      	movs	r0, #40	; 0x28
 8006c8e:	f7ff f8bf 	bl	8005e10 <nvicEnableVector>
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 8006c92:	4d83      	ldr	r5, [pc, #524]	; (8006ea0 <main+0x2e0>)
 8006c94:	69ab      	ldr	r3, [r5, #24]
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	61ab      	str	r3, [r5, #24]

#if STM32_HAS_USB
  /* USB IRQ relocated to not conflict with CAN.*/
  SYSCFG->CFGR1 |= SYSCFG_CFGR1_USB_IT_RMP;
 8006c9c:	4a86      	ldr	r2, [pc, #536]	; (8006eb8 <main+0x2f8>)
 8006c9e:	6813      	ldr	r3, [r2, #0]
 8006ca0:	f043 0320 	orr.w	r3, r3, #32
 8006ca4:	6013      	str	r3, [r2, #0]
  clkmask = 0;
 8006ca6:	2400      	movs	r4, #0
 8006ca8:	4b84      	ldr	r3, [pc, #528]	; (8006ebc <main+0x2fc>)
 8006caa:	601c      	str	r4, [r3, #0]
  adcObjectInit(&ADCD1);
 8006cac:	4f84      	ldr	r7, [pc, #528]	; (8006ec0 <main+0x300>)
 8006cae:	4638      	mov	r0, r7
 8006cb0:	f7ff f8c6 	bl	8005e40 <adcObjectInit>
  ADCD1.adcc = ADC1_2_COMMON;
 8006cb4:	f8df b264 	ldr.w	fp, [pc, #612]	; 8006f1c <main+0x35c>
 8006cb8:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
  ADCD1.adcm    = ADC1;
 8006cbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  ADCD1.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC1_DMA_STREAM);
 8006cc2:	4e7a      	ldr	r6, [pc, #488]	; (8006eac <main+0x2ec>)
 8006cc4:	633e      	str	r6, [r7, #48]	; 0x30
  ADCD1.dmamode = ADC_DMA_SIZE |
 8006cc6:	f242 588a 	movw	r8, #9610	; 0x258a
 8006cca:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  adcObjectInit(&ADCD2);
 8006cce:	4f7d      	ldr	r7, [pc, #500]	; (8006ec4 <main+0x304>)
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	f7ff f8b5 	bl	8005e40 <adcObjectInit>
  ADCD2.adcc = ADC1_2_COMMON;
 8006cd6:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
  ADCD2.adcm    = ADC2;
 8006cda:	4b7b      	ldr	r3, [pc, #492]	; (8006ec8 <main+0x308>)
 8006cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  ADCD2.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC2_DMA_STREAM);
 8006cde:	f106 038c 	add.w	r3, r6, #140	; 0x8c
 8006ce2:	633b      	str	r3, [r7, #48]	; 0x30
  ADCD2.dmamode = ADC_DMA_SIZE |
 8006ce4:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  adcObjectInit(&ADCD3);
 8006ce8:	4f78      	ldr	r7, [pc, #480]	; (8006ecc <main+0x30c>)
 8006cea:	4638      	mov	r0, r7
 8006cec:	f7ff f8a8 	bl	8005e40 <adcObjectInit>
  ADCD3.adcc = ADC3_4_COMMON;
 8006cf0:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8006f20 <main+0x360>
 8006cf4:	f8c7 a02c 	str.w	sl, [r7, #44]	; 0x2c
  ADCD3.adcm    = ADC3;
 8006cf8:	4b75      	ldr	r3, [pc, #468]	; (8006ed0 <main+0x310>)
 8006cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  ADCD3.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC3_DMA_STREAM);
 8006cfc:	f106 03dc 	add.w	r3, r6, #220	; 0xdc
 8006d00:	633b      	str	r3, [r7, #48]	; 0x30
  ADCD3.dmamode = ADC_DMA_SIZE |
 8006d02:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  adcObjectInit(&ADCD4);
 8006d06:	4f73      	ldr	r7, [pc, #460]	; (8006ed4 <main+0x314>)
 8006d08:	4638      	mov	r0, r7
 8006d0a:	f7ff f899 	bl	8005e40 <adcObjectInit>
  ADCD4.adcc = ADC3_4_COMMON;
 8006d0e:	f8c7 a02c 	str.w	sl, [r7, #44]	; 0x2c
  ADCD4.adcm    = ADC4;
 8006d12:	4b71      	ldr	r3, [pc, #452]	; (8006ed8 <main+0x318>)
 8006d14:	62bb      	str	r3, [r7, #40]	; 0x28
  ADCD4.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC4_DMA_STREAM);
 8006d16:	f106 03a0 	add.w	r3, r6, #160	; 0xa0
 8006d1a:	633b      	str	r3, [r7, #48]	; 0x30
  ADCD4.dmamode = ADC_DMA_SIZE |
 8006d1c:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  nvicEnableVector(STM32_ADC1_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8006d20:	2105      	movs	r1, #5
 8006d22:	2012      	movs	r0, #18
 8006d24:	f7ff f874 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8006d28:	2105      	movs	r1, #5
 8006d2a:	202f      	movs	r0, #47	; 0x2f
 8006d2c:	f7ff f870 	bl	8005e10 <nvicEnableVector>
  nvicEnableVector(STM32_ADC4_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8006d30:	2105      	movs	r1, #5
 8006d32:	203d      	movs	r0, #61	; 0x3d
 8006d34:	f7ff f86c 	bl	8005e10 <nvicEnableVector>
  rccEnableADC12(true);
 8006d38:	696b      	ldr	r3, [r5, #20]
 8006d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d3e:	616b      	str	r3, [r5, #20]
  rccResetADC12();
 8006d40:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d46:	62ab      	str	r3, [r5, #40]	; 0x28
 8006d48:	62ac      	str	r4, [r5, #40]	; 0x28
  ADC1_2_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_MDMA;
 8006d4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006d4e:	f8cb 2008 	str.w	r2, [fp, #8]
  rccDisableADC12();
 8006d52:	696b      	ldr	r3, [r5, #20]
 8006d54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d58:	616b      	str	r3, [r5, #20]
  rccEnableADC34(true);
 8006d5a:	696b      	ldr	r3, [r5, #20]
 8006d5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d60:	616b      	str	r3, [r5, #20]
  rccResetADC34();
 8006d62:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006d64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d68:	62ab      	str	r3, [r5, #40]	; 0x28
 8006d6a:	62ac      	str	r4, [r5, #40]	; 0x28
  ADC3_4_COMMON->CCR = STM32_ADC_ADC34_CLOCK_MODE | ADC_DMA_MDMA;
 8006d6c:	f8ca 2008 	str.w	r2, [sl, #8]
  rccDisableADC34();
 8006d70:	696b      	ldr	r3, [r5, #20]
 8006d72:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006d76:	616b      	str	r3, [r5, #20]
  sdp->vmt = &vmt;
 8006d78:	4b58      	ldr	r3, [pc, #352]	; (8006edc <main+0x31c>)
 8006d7a:	4f59      	ldr	r7, [pc, #356]	; (8006ee0 <main+0x320>)
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	f842 7b04 	str.w	r7, [r2], #4
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8006d82:	605a      	str	r2, [r3, #4]
  sdp->state = SD_STOP;
 8006d84:	f04f 0801 	mov.w	r8, #1
 8006d88:	f883 8008 	strb.w	r8, [r3, #8]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->next = (thread_t *)tqp;
 8006d8c:	f103 020c 	add.w	r2, r3, #12
 8006d90:	60da      	str	r2, [r3, #12]
  tqp->prev = (thread_t *)tqp;
 8006d92:	611a      	str	r2, [r3, #16]
  iqp->q_counter = 0;
 8006d94:	615c      	str	r4, [r3, #20]
  iqp->q_buffer  = bp;
 8006d96:	4a53      	ldr	r2, [pc, #332]	; (8006ee4 <main+0x324>)
 8006d98:	619a      	str	r2, [r3, #24]
  iqp->q_rdptr   = bp;
 8006d9a:	625a      	str	r2, [r3, #36]	; 0x24
  iqp->q_wrptr   = bp;
 8006d9c:	621a      	str	r2, [r3, #32]
  iqp->q_top     = bp + size;
 8006d9e:	3210      	adds	r2, #16
 8006da0:	61da      	str	r2, [r3, #28]
  iqp->q_notify  = infy;
 8006da2:	629c      	str	r4, [r3, #40]	; 0x28
  iqp->q_link    = link;
 8006da4:	62db      	str	r3, [r3, #44]	; 0x2c
  tqp->next = (thread_t *)tqp;
 8006da6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006daa:	631a      	str	r2, [r3, #48]	; 0x30
  tqp->prev = (thread_t *)tqp;
 8006dac:	635a      	str	r2, [r3, #52]	; 0x34
  oqp->q_counter = size;
 8006dae:	f04f 0a10 	mov.w	sl, #16
 8006db2:	f8c3 a038 	str.w	sl, [r3, #56]	; 0x38
  oqp->q_buffer  = bp;
 8006db6:	4a4c      	ldr	r2, [pc, #304]	; (8006ee8 <main+0x328>)
 8006db8:	63da      	str	r2, [r3, #60]	; 0x3c
  oqp->q_rdptr   = bp;
 8006dba:	649a      	str	r2, [r3, #72]	; 0x48
  oqp->q_wrptr   = bp;
 8006dbc:	645a      	str	r2, [r3, #68]	; 0x44
  oqp->q_top     = bp + size;
 8006dbe:	4452      	add	r2, sl
 8006dc0:	641a      	str	r2, [r3, #64]	; 0x40
  oqp->q_notify  = onfy;
 8006dc2:	4a4a      	ldr	r2, [pc, #296]	; (8006eec <main+0x32c>)
 8006dc4:	64da      	str	r2, [r3, #76]	; 0x4c
  oqp->q_link    = link;
 8006dc6:	651b      	str	r3, [r3, #80]	; 0x50
  SD1.usart = USART1;
 8006dc8:	4a49      	ldr	r2, [pc, #292]	; (8006ef0 <main+0x330>)
 8006dca:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8006dcc:	f8df b154 	ldr.w	fp, [pc, #340]	; 8006f24 <main+0x364>
 8006dd0:	f8c3 b058 	str.w	fp, [r3, #88]	; 0x58
  nvicEnableVector(STM32_USART1_NUMBER, STM32_SERIAL_USART1_PRIORITY);
 8006dd4:	210c      	movs	r1, #12
 8006dd6:	2025      	movs	r0, #37	; 0x25
 8006dd8:	f7ff f81a 	bl	8005e10 <nvicEnableVector>
  sdp->vmt = &vmt;
 8006ddc:	4b45      	ldr	r3, [pc, #276]	; (8006ef4 <main+0x334>)
 8006dde:	461a      	mov	r2, r3
 8006de0:	f842 7b04 	str.w	r7, [r2], #4
 8006de4:	605a      	str	r2, [r3, #4]
  sdp->state = SD_STOP;
 8006de6:	f883 8008 	strb.w	r8, [r3, #8]
  tqp->next = (thread_t *)tqp;
 8006dea:	f103 020c 	add.w	r2, r3, #12
 8006dee:	60da      	str	r2, [r3, #12]
  tqp->prev = (thread_t *)tqp;
 8006df0:	611a      	str	r2, [r3, #16]
  iqp->q_counter = 0;
 8006df2:	615c      	str	r4, [r3, #20]
  iqp->q_buffer  = bp;
 8006df4:	4a40      	ldr	r2, [pc, #256]	; (8006ef8 <main+0x338>)
 8006df6:	619a      	str	r2, [r3, #24]
  iqp->q_rdptr   = bp;
 8006df8:	625a      	str	r2, [r3, #36]	; 0x24
  iqp->q_wrptr   = bp;
 8006dfa:	621a      	str	r2, [r3, #32]
  iqp->q_top     = bp + size;
 8006dfc:	4452      	add	r2, sl
 8006dfe:	61da      	str	r2, [r3, #28]
  iqp->q_notify  = infy;
 8006e00:	629c      	str	r4, [r3, #40]	; 0x28
  iqp->q_link    = link;
 8006e02:	62db      	str	r3, [r3, #44]	; 0x2c
  tqp->next = (thread_t *)tqp;
 8006e04:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006e08:	631a      	str	r2, [r3, #48]	; 0x30
  tqp->prev = (thread_t *)tqp;
 8006e0a:	635a      	str	r2, [r3, #52]	; 0x34
  oqp->q_counter = size;
 8006e0c:	f8c3 a038 	str.w	sl, [r3, #56]	; 0x38
  oqp->q_buffer  = bp;
 8006e10:	4a3a      	ldr	r2, [pc, #232]	; (8006efc <main+0x33c>)
 8006e12:	63da      	str	r2, [r3, #60]	; 0x3c
  oqp->q_rdptr   = bp;
 8006e14:	649a      	str	r2, [r3, #72]	; 0x48
  oqp->q_wrptr   = bp;
 8006e16:	645a      	str	r2, [r3, #68]	; 0x44
  oqp->q_top     = bp + size;
 8006e18:	4452      	add	r2, sl
 8006e1a:	641a      	str	r2, [r3, #64]	; 0x40
  oqp->q_notify  = onfy;
 8006e1c:	4a38      	ldr	r2, [pc, #224]	; (8006f00 <main+0x340>)
 8006e1e:	64da      	str	r2, [r3, #76]	; 0x4c
  oqp->q_link    = link;
 8006e20:	651b      	str	r3, [r3, #80]	; 0x50
  SD2.usart = USART2;
 8006e22:	4a38      	ldr	r2, [pc, #224]	; (8006f04 <main+0x344>)
 8006e24:	655a      	str	r2, [r3, #84]	; 0x54
  SD2.clock = STM32_USART2CLK;
 8006e26:	f8c3 b058 	str.w	fp, [r3, #88]	; 0x58
  nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
 8006e2a:	210c      	movs	r1, #12
 8006e2c:	2026      	movs	r0, #38	; 0x26
 8006e2e:	f7fe ffef 	bl	8005e10 <nvicEnableVector>
  spip->state = SPI_STOP;
 8006e32:	4f35      	ldr	r7, [pc, #212]	; (8006f08 <main+0x348>)
 8006e34:	f887 8000 	strb.w	r8, [r7]
  spip->config = NULL;
 8006e38:	607c      	str	r4, [r7, #4]
  spip->thread = NULL;
 8006e3a:	60bc      	str	r4, [r7, #8]
  chMtxObjectInit(mp);
 8006e3c:	f107 000c 	add.w	r0, r7, #12
 8006e40:	f001 faf6 	bl	8008430 <chMtxObjectInit>
  SPID1.spi       = SPI1;
 8006e44:	4b31      	ldr	r3, [pc, #196]	; (8006f0c <main+0x34c>)
 8006e46:	61fb      	str	r3, [r7, #28]
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 8006e48:	f106 0314 	add.w	r3, r6, #20
 8006e4c:	623b      	str	r3, [r7, #32]
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
 8006e4e:	f106 0328 	add.w	r3, r6, #40	; 0x28
 8006e52:	627b      	str	r3, [r7, #36]	; 0x24
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8006e54:	f241 0b0a 	movw	fp, #4106	; 0x100a
 8006e58:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8006e5c:	f241 0a18 	movw	sl, #4120	; 0x1018
 8006e60:	f8c7 a02c 	str.w	sl, [r7, #44]	; 0x2c
  spip->state = SPI_STOP;
 8006e64:	4f2a      	ldr	r7, [pc, #168]	; (8006f10 <main+0x350>)
 8006e66:	f887 8000 	strb.w	r8, [r7]
  spip->config = NULL;
 8006e6a:	607c      	str	r4, [r7, #4]
  spip->thread = NULL;
 8006e6c:	60bc      	str	r4, [r7, #8]
 8006e6e:	f107 000c 	add.w	r0, r7, #12
 8006e72:	f001 fadd 	bl	8008430 <chMtxObjectInit>
  SPID2.spi       = SPI2;
 8006e76:	4b27      	ldr	r3, [pc, #156]	; (8006f14 <main+0x354>)
 8006e78:	61fb      	str	r3, [r7, #28]
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 8006e7a:	f106 033c 	add.w	r3, r6, #60	; 0x3c
 8006e7e:	623b      	str	r3, [r7, #32]
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
 8006e80:	3650      	adds	r6, #80	; 0x50
 8006e82:	627e      	str	r6, [r7, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 8006e84:	f8c7 b028 	str.w	fp, [r7, #40]	; 0x28
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 8006e88:	f8c7 a02c 	str.w	sl, [r7, #44]	; 0x2c
  spip->state = SPI_STOP;
 8006e8c:	4e22      	ldr	r6, [pc, #136]	; (8006f18 <main+0x358>)
 8006e8e:	f886 8000 	strb.w	r8, [r6]
  spip->config = NULL;
 8006e92:	6074      	str	r4, [r6, #4]
  spip->thread = NULL;
 8006e94:	60b4      	str	r4, [r6, #8]
 8006e96:	f106 000c 	add.w	r0, r6, #12
 8006e9a:	f001 fac9 	bl	8008430 <chMtxObjectInit>
 8006e9e:	e043      	b.n	8006f28 <main+0x368>
 8006ea0:	40021000 	.word	0x40021000
 8006ea4:	40007000 	.word	0x40007000
 8006ea8:	20002034 	.word	0x20002034
 8006eac:	0800b02c 	.word	0x0800b02c
 8006eb0:	20001574 	.word	0x20001574
 8006eb4:	40020000 	.word	0x40020000
 8006eb8:	40010000 	.word	0x40010000
 8006ebc:	20002010 	.word	0x20002010
 8006ec0:	20001220 	.word	0x20001220
 8006ec4:	20001258 	.word	0x20001258
 8006ec8:	50000100 	.word	0x50000100
 8006ecc:	20001290 	.word	0x20001290
 8006ed0:	50000400 	.word	0x50000400
 8006ed4:	200012c8 	.word	0x200012c8
 8006ed8:	50000500 	.word	0x50000500
 8006edc:	20001418 	.word	0x20001418
 8006ee0:	08017300 	.word	0x08017300
 8006ee4:	200020e4 	.word	0x200020e4
 8006ee8:	20002104 	.word	0x20002104
 8006eec:	08008c81 	.word	0x08008c81
 8006ef0:	40013800 	.word	0x40013800
 8006ef4:	20001478 	.word	0x20001478
 8006ef8:	200020f4 	.word	0x200020f4
 8006efc:	20002114 	.word	0x20002114
 8006f00:	08008c71 	.word	0x08008c71
 8006f04:	40004400 	.word	0x40004400
 8006f08:	200014d8 	.word	0x200014d8
 8006f0c:	40013000 	.word	0x40013000
 8006f10:	20001508 	.word	0x20001508
 8006f14:	40003800 	.word	0x40003800
 8006f18:	20001538 	.word	0x20001538
 8006f1c:	50000300 	.word	0x50000300
 8006f20:	50000700 	.word	0x50000700
 8006f24:	0112a880 	.word	0x0112a880
  SPID3.spi       = SPI3;
 8006f28:	4b9f      	ldr	r3, [pc, #636]	; (80071a8 <main+0x5e8>)
 8006f2a:	61f3      	str	r3, [r6, #28]
  SPID3.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI3_RX_DMA_STREAM);
 8006f2c:	4b9f      	ldr	r3, [pc, #636]	; (80071ac <main+0x5ec>)
 8006f2e:	6233      	str	r3, [r6, #32]
  SPID3.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI3_TX_DMA_STREAM);
 8006f30:	3314      	adds	r3, #20
 8006f32:	6273      	str	r3, [r6, #36]	; 0x24
  SPID3.rxdmamode = STM32_DMA_CR_CHSEL(SPI3_RX_DMA_CHANNEL) |
 8006f34:	f8c6 b028 	str.w	fp, [r6, #40]	; 0x28
  SPID3.txdmamode = STM32_DMA_CR_CHSEL(SPI3_TX_DMA_CHANNEL) |
 8006f38:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
  WDGD1.state = WDG_STOP;
 8006f3c:	4b9c      	ldr	r3, [pc, #624]	; (80071b0 <main+0x5f0>)
 8006f3e:	f883 8000 	strb.w	r8, [r3]
  WDGD1.wdg   = IWDG;
 8006f42:	4a9c      	ldr	r2, [pc, #624]	; (80071b4 <main+0x5f4>)
 8006f44:	609a      	str	r2, [r3, #8]

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8006f46:	69eb      	ldr	r3, [r5, #28]
 8006f48:	ea43 0308 	orr.w	r3, r3, r8
 8006f4c:	61eb      	str	r3, [r5, #28]

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8006f4e:	4a9a      	ldr	r2, [pc, #616]	; (80071b8 <main+0x5f8>)
 8006f50:	6893      	ldr	r3, [r2, #8]
 8006f52:	ea43 0308 	orr.w	r3, r3, r8
 8006f56:	6093      	str	r3, [r2, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8006f58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f5c:	f640 620f 	movw	r2, #3599	; 0xe0f
 8006f60:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8006f62:	f8c3 902c 	str.w	r9, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006f66:	619c      	str	r4, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8006f68:	635c      	str	r4, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8006f6a:	60dc      	str	r4, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8006f6c:	605c      	str	r4, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006f6e:	f8c3 8014 	str.w	r8, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8006f72:	f8c3 8000 	str.w	r8, [r3]

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8006f76:	2108      	movs	r1, #8
 8006f78:	201c      	movs	r0, #28
 8006f7a:	f7fe ff49 	bl	8005e10 <nvicEnableVector>
  tqp->next = (thread_t *)tqp;
 8006f7e:	4b8f      	ldr	r3, [pc, #572]	; (80071bc <main+0x5fc>)
 8006f80:	601b      	str	r3, [r3, #0]
  tqp->prev = (thread_t *)tqp;
 8006f82:	605b      	str	r3, [r3, #4]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.queue);
  ch.rlist.prio = NOPRIO;
 8006f84:	609c      	str	r4, [r3, #8]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.newer = (thread_t *)&ch.rlist;
 8006f86:	611b      	str	r3, [r3, #16]
  ch.rlist.older = (thread_t *)&ch.rlist;
 8006f88:	615b      	str	r3, [r3, #20]
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 8006f8a:	f103 021c 	add.w	r2, r3, #28
 8006f8e:	61da      	str	r2, [r3, #28]
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
 8006f90:	621a      	str	r2, [r3, #32]
  ch.vtlist.delta = (sysinterval_t)-1;
 8006f92:	f8c3 9024 	str.w	r9, [r3, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.lasttime = (systime_t)0;
 8006f96:	629c      	str	r4, [r3, #40]	; 0x28
 * @note    Internal use only.
 */
void _trace_init(void) {
  unsigned i;

  ch.dbg.trace_buffer.suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8006f98:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8006f9c:	871a      	strh	r2, [r3, #56]	; 0x38
  ch.dbg.trace_buffer.size      = CH_DBG_TRACE_BUFFER_SIZE;
 8006f9e:	2280      	movs	r2, #128	; 0x80
 8006fa0:	875a      	strh	r2, [r3, #58]	; 0x3a
  ch.dbg.trace_buffer.ptr       = &ch.dbg.trace_buffer.buffer[0];
 8006fa2:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006fa6:	63da      	str	r2, [r3, #60]	; 0x3c
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
    ch.dbg.trace_buffer.buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8006fa8:	4618      	mov	r0, r3
 8006faa:	1c62      	adds	r2, r4, #1
 8006fac:	eb00 1302 	add.w	r3, r0, r2, lsl #4
 8006fb0:	f893 1030 	ldrb.w	r1, [r3, #48]	; 0x30
 8006fb4:	f36f 0102 	bfc	r1, #0, #3
 8006fb8:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006fbc:	4614      	mov	r4, r2
 8006fbe:	2a80      	cmp	r2, #128	; 0x80
 8006fc0:	d1f3      	bne.n	8006faa <main+0x3ea>
  ch.dbg.isr_cnt  = (cnt_t)0;
 8006fc2:	4c7e      	ldr	r4, [pc, #504]	; (80071bc <main+0x5fc>)
 8006fc4:	2600      	movs	r6, #0
 8006fc6:	6326      	str	r6, [r4, #48]	; 0x30
  ch.dbg.lock_cnt = (cnt_t)0;
 8006fc8:	6366      	str	r6, [r4, #52]	; 0x34
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 8006fca:	f8c4 6884 	str.w	r6, [r4, #2180]	; 0x884
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8006fce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fd2:	9302      	str	r3, [sp, #8]
  tmp->worst      = (rtcnt_t)0;
 8006fd4:	9603      	str	r6, [sp, #12]
  tmp->last       = (rtcnt_t)0;
 8006fd6:	9604      	str	r6, [sp, #16]
  tmp->n          = (ucnt_t)0;
 8006fd8:	9605      	str	r6, [sp, #20]
  tmp->cumulative = (rttime_t)0;
 8006fda:	2200      	movs	r2, #0
 8006fdc:	2300      	movs	r3, #0
 8006fde:	e9cd 2306 	strd	r2, r3, [sp, #24]
  chTMStartMeasurementX(&tm);
 8006fe2:	a802      	add	r0, sp, #8
 8006fe4:	f001 fa5c 	bl	80084a0 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 8006fe8:	a802      	add	r0, sp, #8
 8006fea:	f001 fa31 	bl	8008450 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 8006fee:	9b04      	ldr	r3, [sp, #16]
 8006ff0:	f8c4 3884 	str.w	r3, [r4, #2180]	; 0x884
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.nextmem = __heap_base__;
 8006ff4:	4b72      	ldr	r3, [pc, #456]	; (80071c0 <main+0x600>)
 8006ff6:	4a73      	ldr	r2, [pc, #460]	; (80071c4 <main+0x604>)
 8006ff8:	601a      	str	r2, [r3, #0]
  ch_memcore.endmem  = __heap_end__;
 8006ffa:	4a73      	ldr	r2, [pc, #460]	; (80071c8 <main+0x608>)
 8006ffc:	605a      	str	r2, [r3, #4]
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8006ffe:	4873      	ldr	r0, [pc, #460]	; (80071cc <main+0x60c>)
 8007000:	4b73      	ldr	r3, [pc, #460]	; (80071d0 <main+0x610>)
 8007002:	6003      	str	r3, [r0, #0]
  H_NEXT(&default_heap.header) = NULL;
 8007004:	6046      	str	r6, [r0, #4]
  H_PAGES(&default_heap.header) = 0;
 8007006:	6086      	str	r6, [r0, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8007008:	300c      	adds	r0, #12
 800700a:	f001 fa11 	bl	8008430 <chMtxObjectInit>
 * @init
 */
void _factory_init(void) {

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 800700e:	4d71      	ldr	r5, [pc, #452]	; (80071d4 <main+0x614>)
 8007010:	4628      	mov	r0, r5
 8007012:	f001 fa0d 	bl	8008430 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 8007016:	f105 0310 	add.w	r3, r5, #16
 800701a:	612b      	str	r3, [r5, #16]
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {

  chDbgCheck((mp != NULL) && (size >= sizeof(void *)));

  mp->next = NULL;
 800701c:	616e      	str	r6, [r5, #20]
  mp->object_size = size;
 800701e:	2314      	movs	r3, #20
 8007020:	61ab      	str	r3, [r5, #24]
  mp->align = align;
 8007022:	2204      	movs	r2, #4
 8007024:	61ea      	str	r2, [r5, #28]
  mp->provider = provider;
 8007026:	4b6c      	ldr	r3, [pc, #432]	; (80071d8 <main+0x618>)
 8007028:	622b      	str	r3, [r5, #32]
 800702a:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800702e:	6269      	str	r1, [r5, #36]	; 0x24
 8007030:	f105 0128 	add.w	r1, r5, #40	; 0x28
 8007034:	62a9      	str	r1, [r5, #40]	; 0x28
  mp->next = NULL;
 8007036:	62ee      	str	r6, [r5, #44]	; 0x2c
  mp->object_size = size;
 8007038:	211c      	movs	r1, #28
 800703a:	6329      	str	r1, [r5, #48]	; 0x30
  mp->align = align;
 800703c:	636a      	str	r2, [r5, #52]	; 0x34
  mp->provider = provider;
 800703e:	63ab      	str	r3, [r5, #56]	; 0x38
 8007040:	f105 033c 	add.w	r3, r5, #60	; 0x3c
 8007044:	63eb      	str	r3, [r5, #60]	; 0x3c
 8007046:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800704a:	642b      	str	r3, [r5, #64]	; 0x40
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, const char *name, tprio_t prio) {

  tp->prio      = prio;
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	f8c4 3848 	str.w	r3, [r4, #2120]	; 0x848
  tp->state     = CH_STATE_WTSTART;
  tp->flags     = CH_FLAG_MODE_STATIC;
 8007052:	f884 6861 	strb.w	r6, [r4, #2145]	; 0x861
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks     = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio  = prio;
 8007056:	f8c4 387c 	str.w	r3, [r4, #2172]	; 0x87c
  tp->mtxlist   = NULL;
 800705a:	f8c4 6878 	str.w	r6, [r4, #2168]	; 0x878
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending  = (eventmask_t)0;
 800705e:	f8c4 6874 	str.w	r6, [r4, #2164]	; 0x874
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time      = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs      = (trefs_t)1;
 8007062:	2201      	movs	r2, #1
 8007064:	f884 2862 	strb.w	r2, [r4, #2146]	; 0x862
  tp->name      = name;
 8007068:	4b5c      	ldr	r3, [pc, #368]	; (80071dc <main+0x61c>)
 800706a:	f8c4 3858 	str.w	r3, [r4, #2136]	; 0x858
  REG_INSERT(tp);
 800706e:	f8c4 4850 	str.w	r4, [r4, #2128]	; 0x850
 8007072:	6961      	ldr	r1, [r4, #20]
 8007074:	f8c4 1854 	str.w	r1, [r4, #2132]	; 0x854
 8007078:	f504 6304 	add.w	r3, r4, #2112	; 0x840
 800707c:	610b      	str	r3, [r1, #16]
 800707e:	6163      	str	r3, [r4, #20]
  tlp->next = (thread_t *)tlp;
 8007080:	f604 0168 	addw	r1, r4, #2152	; 0x868
 8007084:	f8c4 1868 	str.w	r1, [r4, #2152]	; 0x868
  tqp->next = (thread_t *)tqp;
 8007088:	f604 016c 	addw	r1, r4, #2156	; 0x86c
 800708c:	f8c4 186c 	str.w	r1, [r4, #2156]	; 0x86c
  tqp->prev = (thread_t *)tqp;
 8007090:	f8c4 1870 	str.w	r1, [r4, #2160]	; 0x870
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8007094:	61a3      	str	r3, [r4, #24]
    currp->wabase = &__main_thread_stack_base__;
 8007096:	4b52      	ldr	r3, [pc, #328]	; (80071e0 <main+0x620>)
 8007098:	f8c4 385c 	str.w	r3, [r4, #2140]	; 0x85c
  currp->state = CH_STATE_CURRENT;
 800709c:	f884 2860 	strb.w	r2, [r4, #2144]	; 0x860
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80070a0:	4b50      	ldr	r3, [pc, #320]	; (80071e4 <main+0x624>)
 80070a2:	68d9      	ldr	r1, [r3, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80070a4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80070a8:	0409      	lsls	r1, r1, #16
 80070aa:	0c09      	lsrs	r1, r1, #16
  reg_value  =  (reg_value                                   |
 80070ac:	4a4e      	ldr	r2, [pc, #312]	; (80071e8 <main+0x628>)
 80070ae:	430a      	orrs	r2, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80070b0:	60da      	str	r2, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80070b2:	494e      	ldr	r1, [pc, #312]	; (80071ec <main+0x62c>)
 80070b4:	68ca      	ldr	r2, [r1, #12]
 80070b6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80070ba:	60ca      	str	r2, [r1, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80070bc:	494c      	ldr	r1, [pc, #304]	; (80071f0 <main+0x630>)
 80070be:	680a      	ldr	r2, [r1, #0]
 80070c0:	f042 0201 	orr.w	r2, r2, #1
 80070c4:	600a      	str	r2, [r1, #0]
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070c6:	2210      	movs	r2, #16
 80070c8:	77da      	strb	r2, [r3, #31]
 80070ca:	2220      	movs	r2, #32
 80070cc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 *
 * @notapi
 */
void _dbg_check_enable(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 80070d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80070d2:	b90b      	cbnz	r3, 80070d8 <main+0x518>
 80070d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070d6:	b113      	cbz	r3, 80070de <main+0x51e>
    chSysHalt("SV#3");
 80070d8:	4846      	ldr	r0, [pc, #280]	; (80071f4 <main+0x634>)
 80070da:	f002 fbf1 	bl	80098c0 <chSysHalt>
 80070de:	2300      	movs	r3, #0
 80070e0:	f383 8811 	msr	BASEPRI, r3
  __ASM volatile ("cpsie i" : : : "memory");
 80070e4:	b662      	cpsie	i
thread_t *chThdCreate(const thread_descriptor_t *tdp) {
  thread_t *tp;

#if (CH_CFG_USE_REGISTRY == TRUE) &&                                        \
    ((CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE))
  chDbgAssert(chRegFindThreadByWorkingArea(tdp->wbase) == NULL,
 80070e6:	4844      	ldr	r0, [pc, #272]	; (80071f8 <main+0x638>)
 80070e8:	f001 fb62 	bl	80087b0 <chRegFindThreadByWorkingArea>
 80070ec:	b110      	cbz	r0, 80070f4 <main+0x534>
 80070ee:	4843      	ldr	r0, [pc, #268]	; (80071fc <main+0x63c>)
 80070f0:	f002 fbe6 	bl	80098c0 <chSysHalt>
 80070f4:	2300      	movs	r3, #0
    *startp++ = v;
 80070f6:	4940      	ldr	r1, [pc, #256]	; (80071f8 <main+0x638>)
 80070f8:	2255      	movs	r2, #85	; 0x55
 80070fa:	545a      	strb	r2, [r3, r1]
 80070fc:	3301      	adds	r3, #1
  while (startp < endp) {
 80070fe:	f5b3 7fb0 	cmp.w	r3, #352	; 0x160
 8007102:	d1fa      	bne.n	80070fa <main+0x53a>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007104:	2420      	movs	r4, #32
 8007106:	f384 8811 	msr	BASEPRI, r4
  _dbg_check_lock();
 800710a:	f002 fec9 	bl	8009ea0 <_dbg_check_lock>
  chDbgCheckClassI();
 800710e:	f002 fc2f 	bl	8009970 <chDbgCheckClassI>
  tp->wabase = tdp->wbase;
 8007112:	4b39      	ldr	r3, [pc, #228]	; (80071f8 <main+0x638>)
 8007114:	f8c3 3134 	str.w	r3, [r3, #308]	; 0x134
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8007118:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
 800711c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
 8007120:	4a37      	ldr	r2, [pc, #220]	; (8007200 <main+0x640>)
 8007122:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8007126:	2100      	movs	r1, #0
 8007128:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
 800712c:	4a35      	ldr	r2, [pc, #212]	; (8007204 <main+0x644>)
 800712e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  tp->prio      = prio;
 8007132:	2201      	movs	r2, #1
 8007134:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  tp->state     = CH_STATE_WTSTART;
 8007138:	2002      	movs	r0, #2
 800713a:	f883 0138 	strb.w	r0, [r3, #312]	; 0x138
  tp->flags     = CH_FLAG_MODE_STATIC;
 800713e:	f883 1139 	strb.w	r1, [r3, #313]	; 0x139
  tp->realprio  = prio;
 8007142:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
  tp->mtxlist   = NULL;
 8007146:	f8c3 1150 	str.w	r1, [r3, #336]	; 0x150
  tp->epending  = (eventmask_t)0;
 800714a:	f8c3 114c 	str.w	r1, [r3, #332]	; 0x14c
  tp->refs      = (trefs_t)1;
 800714e:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
  tp->name      = name;
 8007152:	4a2d      	ldr	r2, [pc, #180]	; (8007208 <main+0x648>)
 8007154:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
  REG_INSERT(tp);
 8007158:	4a18      	ldr	r2, [pc, #96]	; (80071bc <main+0x5fc>)
 800715a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 800715e:	6955      	ldr	r5, [r2, #20]
 8007160:	f8c3 512c 	str.w	r5, [r3, #300]	; 0x12c
 8007164:	f503 708c 	add.w	r0, r3, #280	; 0x118
 8007168:	6128      	str	r0, [r5, #16]
 800716a:	6150      	str	r0, [r2, #20]
  tlp->next = (thread_t *)tlp;
 800716c:	f503 72a0 	add.w	r2, r3, #320	; 0x140
 8007170:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  tqp->next = (thread_t *)tqp;
 8007174:	f503 72a2 	add.w	r2, r3, #324	; 0x144
 8007178:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
  tqp->prev = (thread_t *)tqp;
 800717c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateSuspendedI(tdp);
  chSchWakeupS(tp, MSG_OK);
 8007180:	f002 fd76 	bl	8009c70 <chSchWakeupS>
  chSysUnlock();
 8007184:	f002 fe74 	bl	8009e70 <chSysUnlock.lto_priv.10>
  halInit();
  chSysInit();
 

  
  palSetPad(GPIOB, 5);
 8007188:	4b20      	ldr	r3, [pc, #128]	; (800720c <main+0x64c>)
 800718a:	831c      	strh	r4, [r3, #24]
 800718c:	f384 8811 	msr	BASEPRI, r4
 8007190:	f002 fe86 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert((wdgp->state == WDG_STOP) || (wdgp->state == WDG_READY),
 8007194:	4b06      	ldr	r3, [pc, #24]	; (80071b0 <main+0x5f0>)
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	3b01      	subs	r3, #1
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b01      	cmp	r3, #1
 800719e:	d939      	bls.n	8007214 <main+0x654>
 80071a0:	481b      	ldr	r0, [pc, #108]	; (8007210 <main+0x650>)
 80071a2:	f002 fb8d 	bl	80098c0 <chSysHalt>
 80071a6:	bf00      	nop
 80071a8:	40003c00 	.word	0x40003c00
 80071ac:	0800b0b8 	.word	0x0800b0b8
 80071b0:	20001568 	.word	0x20001568
 80071b4:	40003000 	.word	0x40003000
 80071b8:	e0042000 	.word	0xe0042000
 80071bc:	200015dc 	.word	0x200015dc
 80071c0:	20002008 	.word	0x20002008
 80071c4:	20005d88 	.word	0x20005d88
 80071c8:	2000a000 	.word	0x2000a000
 80071cc:	20002014 	.word	0x20002014
 80071d0:	080085c1 	.word	0x080085c1
 80071d4:	20001e64 	.word	0x20001e64
 80071d8:	08007ed1 	.word	0x08007ed1
 80071dc:	0800b174 	.word	0x0800b174
 80071e0:	20000400 	.word	0x20000400
 80071e4:	e000ed00 	.word	0xe000ed00
 80071e8:	05fa0300 	.word	0x05fa0300
 80071ec:	e000edf0 	.word	0xe000edf0
 80071f0:	e0001000 	.word	0xe0001000
 80071f4:	0801718c 	.word	0x0801718c
 80071f8:	20001ea8 	.word	0x20001ea8
 80071fc:	0800b004 	.word	0x0800b004
 8007200:	08009831 	.word	0x08009831
 8007204:	080002e1 	.word	0x080002e1
 8007208:	08017194 	.word	0x08017194
 800720c:	48000400 	.word	0x48000400
 8007210:	0800b010 	.word	0x0800b010
  wdgp->config = config;
 8007214:	4bb6      	ldr	r3, [pc, #728]	; (80074f0 <main+0x930>)
 8007216:	4ab7      	ldr	r2, [pc, #732]	; (80074f4 <main+0x934>)
 8007218:	605a      	str	r2, [r3, #4]
  wdgp->wdg->KR   = KR_KEY_ENABLE;
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	f64c 41cc 	movw	r1, #52428	; 0xcccc
 8007220:	6011      	str	r1, [r2, #0]
  wdgp->wdg->KR   = KR_KEY_WRITE;
 8007222:	689a      	ldr	r2, [r3, #8]
 8007224:	f245 5155 	movw	r1, #21845	; 0x5555
 8007228:	6011      	str	r1, [r2, #0]
  wdgp->wdg->PR   = wdgp->config->pr;
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	6859      	ldr	r1, [r3, #4]
 800722e:	6809      	ldr	r1, [r1, #0]
 8007230:	6051      	str	r1, [r2, #4]
  wdgp->wdg->RLR  = wdgp->config->rlr;
 8007232:	6899      	ldr	r1, [r3, #8]
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	6850      	ldr	r0, [r2, #4]
 8007238:	6088      	str	r0, [r1, #8]
  while (wdgp->wdg->SR != 0)
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	68d9      	ldr	r1, [r3, #12]
 800723e:	2900      	cmp	r1, #0
 8007240:	d1fc      	bne.n	800723c <main+0x67c>
  wdgp->wdg->WINR = wdgp->config->winr;
 8007242:	6892      	ldr	r2, [r2, #8]
 8007244:	611a      	str	r2, [r3, #16]
  wdgp->state = WDG_READY;
 8007246:	2202      	movs	r2, #2
 8007248:	4ba9      	ldr	r3, [pc, #676]	; (80074f0 <main+0x930>)
 800724a:	701a      	strb	r2, [r3, #0]
  _dbg_check_unlock();
 800724c:	f002 fdf8 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8007250:	4aa9      	ldr	r2, [pc, #676]	; (80074f8 <main+0x938>)
 8007252:	6813      	ldr	r3, [r2, #0]
 8007254:	4293      	cmp	r3, r2
 8007256:	d007      	beq.n	8007268 <main+0x6a8>
 8007258:	6992      	ldr	r2, [r2, #24]
 800725a:	6892      	ldr	r2, [r2, #8]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	429a      	cmp	r2, r3
 8007260:	d202      	bcs.n	8007268 <main+0x6a8>
 8007262:	48a6      	ldr	r0, [pc, #664]	; (80074fc <main+0x93c>)
 8007264:	f002 fb2c 	bl	80098c0 <chSysHalt>
 8007268:	2400      	movs	r4, #0
 800726a:	f384 8811 	msr	BASEPRI, r4
  wdgStart(&WDGD1, &wdgcfg);
  wdgReset(&WDGD1);
 800726e:	48a0      	ldr	r0, [pc, #640]	; (80074f0 <main+0x930>)
 8007270:	f7fe fe4e 	bl	8005f10 <wdgReset>
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, size_t n) {

  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (size_t)0));

  mbp->buffer = buf;
 8007274:	4ba2      	ldr	r3, [pc, #648]	; (8007500 <main+0x940>)
 8007276:	4aa3      	ldr	r2, [pc, #652]	; (8007504 <main+0x944>)
 8007278:	601a      	str	r2, [r3, #0]
  mbp->rdptr  = buf;
 800727a:	60da      	str	r2, [r3, #12]
  mbp->wrptr  = buf;
 800727c:	609a      	str	r2, [r3, #8]
  mbp->top    = &buf[n];
 800727e:	3264      	adds	r2, #100	; 0x64
 8007280:	605a      	str	r2, [r3, #4]
  mbp->cnt    = (size_t)0;
 8007282:	611c      	str	r4, [r3, #16]
  mbp->reset  = false;
 8007284:	751c      	strb	r4, [r3, #20]
  tqp->next = (thread_t *)tqp;
 8007286:	f103 0218 	add.w	r2, r3, #24
 800728a:	619a      	str	r2, [r3, #24]
  tqp->prev = (thread_t *)tqp;
 800728c:	61da      	str	r2, [r3, #28]
  tqp->next = (thread_t *)tqp;
 800728e:	f103 0220 	add.w	r2, r3, #32
 8007292:	621a      	str	r2, [r3, #32]
  tqp->prev = (thread_t *)tqp;
 8007294:	625a      	str	r2, [r3, #36]	; 0x24
  mbp->buffer = buf;
 8007296:	4b9c      	ldr	r3, [pc, #624]	; (8007508 <main+0x948>)
 8007298:	4a9c      	ldr	r2, [pc, #624]	; (800750c <main+0x94c>)
 800729a:	601a      	str	r2, [r3, #0]
  mbp->rdptr  = buf;
 800729c:	60da      	str	r2, [r3, #12]
  mbp->wrptr  = buf;
 800729e:	609a      	str	r2, [r3, #8]
  mbp->top    = &buf[n];
 80072a0:	3264      	adds	r2, #100	; 0x64
 80072a2:	605a      	str	r2, [r3, #4]
  mbp->cnt    = (size_t)0;
 80072a4:	611c      	str	r4, [r3, #16]
  mbp->reset  = false;
 80072a6:	751c      	strb	r4, [r3, #20]
  tqp->next = (thread_t *)tqp;
 80072a8:	f103 0218 	add.w	r2, r3, #24
 80072ac:	619a      	str	r2, [r3, #24]
  tqp->prev = (thread_t *)tqp;
 80072ae:	61da      	str	r2, [r3, #28]
  tqp->next = (thread_t *)tqp;
 80072b0:	f103 0220 	add.w	r2, r3, #32
 80072b4:	621a      	str	r2, [r3, #32]
  tqp->prev = (thread_t *)tqp;
 80072b6:	625a      	str	r2, [r3, #36]	; 0x24
  chMBObjectInit(&RxMbx,&RxMbxBuff,MAILBOX_SIZE);
  chMBObjectInit(&RxMbx2,&RxMbxBuff2,MAILBOX_SIZE);
  adcStart(&ADCD1, NULL);
 80072b8:	4d95      	ldr	r5, [pc, #596]	; (8007510 <main+0x950>)
 80072ba:	4621      	mov	r1, r4
 80072bc:	4628      	mov	r0, r5
 80072be:	f7ff f99f 	bl	8006600 <adcStart>
  ADC12_COMMON->CCR |= ADC12_CCR_VREFEN;
 80072c2:	4a94      	ldr	r2, [pc, #592]	; (8007514 <main+0x954>)
 80072c4:	6893      	ldr	r3, [r2, #8]
 80072c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80072ca:	6093      	str	r3, [r2, #8]
  ADC34_COMMON->CCR |= ADC34_CCR_VREFEN;
 80072cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80072d0:	6893      	ldr	r3, [r2, #8]
 80072d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80072d6:	6093      	str	r3, [r2, #8]
 *
 * @notapi
 */
void adcSTM32EnableTS(ADCDriver *adcp) {

  adcp->adcc->CCR |= ADC_CCR_TSEN;
 80072d8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80072da:	6893      	ldr	r3, [r2, #8]
 80072dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80072e0:	6093      	str	r3, [r2, #8]
  /*
   * SPI1 I/O pins setup.
   */


  palSetPadMode(GPIOD, 9, PAL_MODE_INPUT_ANALOG);
 80072e2:	4c8d      	ldr	r4, [pc, #564]	; (8007518 <main+0x958>)
 80072e4:	2203      	movs	r2, #3
 80072e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072ea:	4620      	mov	r0, r4
 80072ec:	f001 fef0 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOD, 11, PAL_MODE_INPUT_ANALOG);
 80072f0:	2203      	movs	r2, #3
 80072f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80072f6:	4620      	mov	r0, r4
 80072f8:	f001 feea 	bl	80090d0 <_pal_lld_setgroupmode>
  
 
  palSetPadMode(GPIOD, 12, PAL_MODE_INPUT_ANALOG);
 80072fc:	2203      	movs	r2, #3
 80072fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007302:	4620      	mov	r0, r4
 8007304:	f001 fee4 	bl	80090d0 <_pal_lld_setgroupmode>
  
  palSetPadMode(GPIOD, 13, PAL_MODE_INPUT_ANALOG);
 8007308:	2203      	movs	r2, #3
 800730a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800730e:	4620      	mov	r0, r4
 8007310:	f001 fede 	bl	80090d0 <_pal_lld_setgroupmode>


  
  palSetPadMode(GPIOB, 6, PAL_MODE_ALTERNATE(7));    
 8007314:	4d81      	ldr	r5, [pc, #516]	; (800751c <main+0x95c>)
 8007316:	f240 3282 	movw	r2, #898	; 0x382
 800731a:	2140      	movs	r1, #64	; 0x40
 800731c:	4628      	mov	r0, r5
 800731e:	f001 fed7 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 7, PAL_MODE_ALTERNATE(7));
 8007322:	f240 3282 	movw	r2, #898	; 0x382
 8007326:	2180      	movs	r1, #128	; 0x80
 8007328:	4628      	mov	r0, r5
 800732a:	f001 fed1 	bl	80090d0 <_pal_lld_setgroupmode>

  palSetPadMode(GPIOA, 2, PAL_MODE_ALTERNATE(7));
 800732e:	f240 3282 	movw	r2, #898	; 0x382
 8007332:	2104      	movs	r1, #4
 8007334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007338:	f001 feca 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 3, PAL_MODE_ALTERNATE(7));
 800733c:	f240 3282 	movw	r2, #898	; 0x382
 8007340:	2108      	movs	r1, #8
 8007342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007346:	f001 fec3 	bl	80090d0 <_pal_lld_setgroupmode>


  palSetPadMode(GPIOE, 0, PAL_MODE_OUTPUT_PUSHPULL);
 800734a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800734e:	2201      	movs	r2, #1
 8007350:	4611      	mov	r1, r2
 8007352:	4620      	mov	r0, r4
 8007354:	f001 febc 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOE, 1, PAL_MODE_OUTPUT_PUSHPULL);    
 8007358:	2201      	movs	r2, #1
 800735a:	2102      	movs	r1, #2
 800735c:	4620      	mov	r0, r4
 800735e:	f001 feb7 	bl	80090d0 <_pal_lld_setgroupmode>


  
  // Temp SPI

  palSetPadMode(GPIOA, 1, PAL_MODE_OUTPUT_PUSHPULL); // tx/rx
 8007362:	2201      	movs	r2, #1
 8007364:	2102      	movs	r1, #2
 8007366:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800736a:	f001 feb1 	bl	80090d0 <_pal_lld_setgroupmode>

  palSetPadMode(GPIOC, 0, PAL_MODE_OUTPUT_PUSHPULL); // rtd 0
 800736e:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8007372:	2201      	movs	r2, #1
 8007374:	4611      	mov	r1, r2
 8007376:	4620      	mov	r0, r4
 8007378:	f001 feaa 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 1, PAL_MODE_OUTPUT_PUSHPULL); // rtd 1
 800737c:	2201      	movs	r2, #1
 800737e:	2102      	movs	r1, #2
 8007380:	4620      	mov	r0, r4
 8007382:	f001 fea5 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 2, PAL_MODE_OUTPUT_PUSHPULL); // rtd 2
 8007386:	2201      	movs	r2, #1
 8007388:	2104      	movs	r1, #4
 800738a:	4620      	mov	r0, r4
 800738c:	f001 fea0 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 3, PAL_MODE_OUTPUT_PUSHPULL); // rtd 3 
 8007390:	2201      	movs	r2, #1
 8007392:	2108      	movs	r1, #8
 8007394:	4620      	mov	r0, r4
 8007396:	f001 fe9b 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 4, PAL_MODE_OUTPUT_PUSHPULL); // rtd 4
 800739a:	2201      	movs	r2, #1
 800739c:	2110      	movs	r1, #16
 800739e:	4620      	mov	r0, r4
 80073a0:	f001 fe96 	bl	80090d0 <_pal_lld_setgroupmode>
  //palSetPadMode(GPIOC, 5, PAL_MODE_OUTPUT_PUSHPULL); // common line
  palSetPadMode(GPIOC, 6, PAL_MODE_INPUT_PULLUP); // raingauge
 80073a4:	2220      	movs	r2, #32
 80073a6:	2140      	movs	r1, #64	; 0x40
 80073a8:	4620      	mov	r0, r4
 80073aa:	f001 fe91 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 7, PAL_MODE_INPUT_PULLUP); // rain enabled
 80073ae:	2220      	movs	r2, #32
 80073b0:	2180      	movs	r1, #128	; 0x80
 80073b2:	4620      	mov	r0, r4
 80073b4:	f001 fe8c 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPad(GPIOC,0);
 80073b8:	2601      	movs	r6, #1
 80073ba:	8326      	strh	r6, [r4, #24]
  palSetPad(GPIOC,1);
 80073bc:	2302      	movs	r3, #2
 80073be:	8323      	strh	r3, [r4, #24]
  palSetPad(GPIOC,2);
 80073c0:	2304      	movs	r3, #4
 80073c2:	8323      	strh	r3, [r4, #24]
  palSetPad(GPIOC,3);
 80073c4:	2308      	movs	r3, #8
 80073c6:	8323      	strh	r3, [r4, #24]
  palSetPad(GPIOC,4);
 80073c8:	2310      	movs	r3, #16
 80073ca:	8323      	strh	r3, [r4, #24]
  //palSetPad(GPIOC,5);
  
  palSetPadMode(GPIOC, 10, PAL_MODE_ALTERNATE(6)); // SPI3 
 80073cc:	f240 3202 	movw	r2, #770	; 0x302
 80073d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80073d4:	4620      	mov	r0, r4
 80073d6:	f001 fe7b 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 11, PAL_MODE_ALTERNATE(6));
 80073da:	f240 3202 	movw	r2, #770	; 0x302
 80073de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80073e2:	4620      	mov	r0, r4
 80073e4:	f001 fe74 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC, 12, PAL_MODE_ALTERNATE(6));
 80073e8:	f240 3202 	movw	r2, #770	; 0x302
 80073ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80073f0:	4620      	mov	r0, r4
 80073f2:	f001 fe6d 	bl	80090d0 <_pal_lld_setgroupmode>
  
  palSetPadMode(GPIOB, 11, PAL_MODE_OUTPUT_PUSHPULL);                      // spi2
 80073f6:	4632      	mov	r2, r6
 80073f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80073fc:	4628      	mov	r0, r5
 80073fe:	f001 fe67 	bl	80090d0 <_pal_lld_setgroupmode>

  palSetPadMode(GPIOB, 15, PAL_MODE_ALTERNATE(5)|PAL_STM32_OSPEED_HIGHEST);
 8007402:	f240 229a 	movw	r2, #666	; 0x29a
 8007406:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800740a:	4628      	mov	r0, r5
 800740c:	f001 fe60 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 13, PAL_MODE_ALTERNATE(5)|PAL_STM32_OSPEED_HIGHEST);
 8007410:	f240 229a 	movw	r2, #666	; 0x29a
 8007414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007418:	4628      	mov	r0, r5
 800741a:	f001 fe59 	bl	80090d0 <_pal_lld_setgroupmode>


  
  palSetPadMode(GPIOB, 5, PAL_MODE_OUTPUT_PUSHPULL);
 800741e:	4632      	mov	r2, r6
 8007420:	2120      	movs	r1, #32
 8007422:	4628      	mov	r0, r5
 8007424:	f001 fe54 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 8, PAL_MODE_INPUT_PULLUP);
 8007428:	2220      	movs	r2, #32
 800742a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800742e:	4628      	mov	r0, r5
 8007430:	f001 fe4e 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 9, PAL_MODE_INPUT_PULLUP);
 8007434:	2220      	movs	r2, #32
 8007436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800743a:	4628      	mov	r0, r5
 800743c:	f001 fe48 	bl	80090d0 <_pal_lld_setgroupmode>
  sdStart(&SD1,&uartCfg);
 8007440:	4937      	ldr	r1, [pc, #220]	; (8007520 <main+0x960>)
 8007442:	4838      	ldr	r0, [pc, #224]	; (8007524 <main+0x964>)
 8007444:	f7fe ffd4 	bl	80063f0 <sdStart>

  



  if (*flash2 == 0xffff)
 8007448:	4b37      	ldr	r3, [pc, #220]	; (8007528 <main+0x968>)
 800744a:	881a      	ldrh	r2, [r3, #0]
 800744c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007450:	429a      	cmp	r2, r3
 8007452:	d107      	bne.n	8007464 <main+0x8a4>
      {
	  chprintf((BaseSequentialStream*)&SD1,"!!!writing flash,00\r\n");
 8007454:	4935      	ldr	r1, [pc, #212]	; (800752c <main+0x96c>)
 8007456:	4833      	ldr	r0, [pc, #204]	; (8007524 <main+0x964>)
 8007458:	f000 fd42 	bl	8007ee0 <chprintf>
  	  write_flash(0,flash2);
 800745c:	4932      	ldr	r1, [pc, #200]	; (8007528 <main+0x968>)
 800745e:	2000      	movs	r0, #0
 8007460:	f003 f82e 	bl	800a4c0 <write_flash>
      }
  
  lifetimeRain = *flash2/100.0;
 8007464:	4b30      	ldr	r3, [pc, #192]	; (8007528 <main+0x968>)
 8007466:	881c      	ldrh	r4, [r3, #0]
 8007468:	4620      	mov	r0, r4
 800746a:	f7f9 f9c5 	bl	80007f8 <__aeabi_i2d>
 800746e:	2200      	movs	r2, #0
 8007470:	4b2f      	ldr	r3, [pc, #188]	; (8007530 <main+0x970>)
 8007472:	f7f9 fb51 	bl	8000b18 <__aeabi_ddiv>
 8007476:	f7f9 fcfd 	bl	8000e74 <__aeabi_d2f>
 800747a:	4b2e      	ldr	r3, [pc, #184]	; (8007534 <main+0x974>)
 800747c:	6018      	str	r0, [r3, #0]
  chprintf((BaseSequentialStream*)&SD1,"--------Rain: %d\r\n",*flash2);
 800747e:	4622      	mov	r2, r4
 8007480:	492d      	ldr	r1, [pc, #180]	; (8007538 <main+0x978>)
 8007482:	4828      	ldr	r0, [pc, #160]	; (8007524 <main+0x964>)
 8007484:	f000 fd2c 	bl	8007ee0 <chprintf>

  if (*flash1 == 0xffff){
 8007488:	4b2c      	ldr	r3, [pc, #176]	; (800753c <main+0x97c>)
 800748a:	881b      	ldrh	r3, [r3, #0]
 800748c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007490:	4293      	cmp	r3, r2
 8007492:	d122      	bne.n	80074da <main+0x91a>
      my_address = 60; // if flash hasn't been set up yet we default to
 8007494:	4e2a      	ldr	r6, [pc, #168]	; (8007540 <main+0x980>)
 8007496:	223c      	movs	r2, #60	; 0x3c
 8007498:	7032      	strb	r2, [r6, #0]
                       // id 60, baud 9600
      baud_rate=0;
 800749a:	2300      	movs	r3, #0
 800749c:	4929      	ldr	r1, [pc, #164]	; (8007544 <main+0x984>)
 800749e:	700b      	strb	r3, [r1, #0]
      chprintf((BaseSequentialStream*)&SD1,"Resetting Flash - I am # %d,%d\r\n",my_address,baud_rate);
 80074a0:	4c20      	ldr	r4, [pc, #128]	; (8007524 <main+0x964>)
 80074a2:	4929      	ldr	r1, [pc, #164]	; (8007548 <main+0x988>)
 80074a4:	4620      	mov	r0, r4
 80074a6:	f000 fd1b 	bl	8007ee0 <chprintf>
      write_flash((my_address&0xff),flash1);
 80074aa:	4d24      	ldr	r5, [pc, #144]	; (800753c <main+0x97c>)
 80074ac:	4629      	mov	r1, r5
 80074ae:	7830      	ldrb	r0, [r6, #0]
 80074b0:	f003 f806 	bl	800a4c0 <write_flash>
      chprintf((BaseSequentialStream*)&SD1,"ReadingFlash - I have # %x\r\n",*flash1);
 80074b4:	882a      	ldrh	r2, [r5, #0]
 80074b6:	4925      	ldr	r1, [pc, #148]	; (800754c <main+0x98c>)
 80074b8:	4620      	mov	r0, r4
 80074ba:	f000 fd11 	bl	8007ee0 <chprintf>
 80074be:	2320      	movs	r3, #32
 80074c0:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80074c4:	f002 fcec 	bl	8009ea0 <_dbg_check_lock>

  osalDbgCheck(sdp != NULL);

  osalSysLock();

  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 80074c8:	4b21      	ldr	r3, [pc, #132]	; (8007550 <main+0x990>)
 80074ca:	7a1a      	ldrb	r2, [r3, #8]
 80074cc:	1e53      	subs	r3, r2, #1
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d945      	bls.n	8007560 <main+0x9a0>
 80074d4:	481f      	ldr	r0, [pc, #124]	; (8007554 <main+0x994>)
 80074d6:	f002 f9f3 	bl	80098c0 <chSysHalt>
  }
  else{
      // flash has been written - use those values
      // init saved values in case we only choose to reset
      // just id or just address later.
      my_address = (*flash1) & 0xff;
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	4918      	ldr	r1, [pc, #96]	; (8007540 <main+0x980>)
 80074de:	700a      	strb	r2, [r1, #0]
      save_address = my_address;
 80074e0:	491d      	ldr	r1, [pc, #116]	; (8007558 <main+0x998>)
 80074e2:	700a      	strb	r2, [r1, #0]
      baud_rate = ((*flash1) & 0xff00) >> 8;
 80074e4:	0a1b      	lsrs	r3, r3, #8
 80074e6:	4a17      	ldr	r2, [pc, #92]	; (8007544 <main+0x984>)
 80074e8:	7013      	strb	r3, [r2, #0]
      save_baud_rate = baud_rate;
 80074ea:	4a1c      	ldr	r2, [pc, #112]	; (800755c <main+0x99c>)
 80074ec:	7013      	strb	r3, [r2, #0]
 80074ee:	e7e6      	b.n	80074be <main+0x8fe>
 80074f0:	20001568 	.word	0x20001568
 80074f4:	08017328 	.word	0x08017328
 80074f8:	200015dc 	.word	0x200015dc
 80074fc:	0800aff8 	.word	0x0800aff8
 8007500:	20001300 	.word	0x20001300
 8007504:	20001350 	.word	0x20001350
 8007508:	20001328 	.word	0x20001328
 800750c:	200013b4 	.word	0x200013b4
 8007510:	20001220 	.word	0x20001220
 8007514:	50000300 	.word	0x50000300
 8007518:	48000c00 	.word	0x48000c00
 800751c:	48000400 	.word	0x48000400
 8007520:	200011b4 	.word	0x200011b4
 8007524:	20001418 	.word	0x20001418
 8007528:	0803e800 	.word	0x0803e800
 800752c:	0801719c 	.word	0x0801719c
 8007530:	40590000 	.word	0x40590000
 8007534:	20002048 	.word	0x20002048
 8007538:	080171b4 	.word	0x080171b4
 800753c:	0803f000 	.word	0x0803f000
 8007540:	200020b8 	.word	0x200020b8
 8007544:	200015d8 	.word	0x200015d8
 8007548:	080171c8 	.word	0x080171c8
 800754c:	080171ec 	.word	0x080171ec
 8007550:	20001478 	.word	0x20001478
 8007554:	0800b024 	.word	0x0800b024
 8007558:	200020e2 	.word	0x200020e2
 800755c:	200020e3 	.word	0x200020e3
 *
 * @notapi
 */
void sd_lld_stop(SerialDriver *sdp) {

  if (sdp->state == SD_READY) {
 8007560:	2a02      	cmp	r2, #2
 8007562:	d10d      	bne.n	8007580 <main+0x9c0>
    /* UART is de-initialized then clocks are disabled.*/
    usart_deinit(sdp->usart);
 8007564:	4bc8      	ldr	r3, [pc, #800]	; (8007888 <main+0xcc8>)
 8007566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  u->CR1 = 0;
 8007568:	2200      	movs	r2, #0
 800756a:	601a      	str	r2, [r3, #0]
  u->CR2 = 0;
 800756c:	605a      	str	r2, [r3, #4]
  u->CR3 = 0;
 800756e:	609a      	str	r2, [r3, #8]
      return;
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
      rccDisableUSART2();
 8007570:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007574:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
 8007578:	69d3      	ldr	r3, [r2, #28]
 800757a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800757e:	61d3      	str	r3, [r2, #28]
                "invalid state");

  sd_lld_stop(sdp);
  sdp->state = SD_STOP;
 8007580:	4cc1      	ldr	r4, [pc, #772]	; (8007888 <main+0xcc8>)
 8007582:	2301      	movs	r3, #1
 8007584:	7223      	strb	r3, [r4, #8]
  osalDbgCheckClassI();
 8007586:	f002 f9f3 	bl	8009970 <chDbgCheckClassI>
  oqp->q_rdptr = oqp->q_buffer;
 800758a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800758c:	64a2      	str	r2, [r4, #72]	; 0x48
  oqp->q_wrptr = oqp->q_buffer;
 800758e:	6462      	str	r2, [r4, #68]	; 0x44
  oqp->q_counter = qSizeX(oqp);
 8007590:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007592:	1a9b      	subs	r3, r3, r2
 8007594:	63a3      	str	r3, [r4, #56]	; 0x38
  chThdDequeueAllI(tqp, msg);
 8007596:	f06f 0101 	mvn.w	r1, #1
 800759a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800759e:	f000 ff87 	bl	80084b0 <chThdDequeueAllI>
  osalDbgCheckClassI();
 80075a2:	f002 f9e5 	bl	8009970 <chDbgCheckClassI>
  iqp->q_rdptr = iqp->q_buffer;
 80075a6:	69a3      	ldr	r3, [r4, #24]
 80075a8:	6263      	str	r3, [r4, #36]	; 0x24
  iqp->q_wrptr = iqp->q_buffer;
 80075aa:	6223      	str	r3, [r4, #32]
  iqp->q_counter = 0;
 80075ac:	2300      	movs	r3, #0
 80075ae:	6163      	str	r3, [r4, #20]
 80075b0:	f06f 0101 	mvn.w	r1, #1
 80075b4:	f104 000c 	add.w	r0, r4, #12
 80075b8:	f000 ff7a 	bl	80084b0 <chThdDequeueAllI>
  chSchRescheduleS();
 80075bc:	f002 fb00 	bl	8009bc0 <chSchRescheduleS>
  chSysUnlock();
 80075c0:	f7fe fefe 	bl	80063c0 <chSysUnlock.lto_priv.8>
    if (baud_rate == 1)
 80075c4:	4bb1      	ldr	r3, [pc, #708]	; (800788c <main+0xccc>)
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	2b01      	cmp	r3, #1
	sdStart(&SD2, &uartCfg3);
 80075ca:	bf07      	ittee	eq
 80075cc:	49b0      	ldreq	r1, [pc, #704]	; (8007890 <main+0xcd0>)
 80075ce:	4620      	moveq	r0, r4
	sdStart(&SD2, &uartCfg2);
 80075d0:	49b0      	ldrne	r1, [pc, #704]	; (8007894 <main+0xcd4>)
 80075d2:	48ad      	ldrne	r0, [pc, #692]	; (8007888 <main+0xcc8>)
 80075d4:	f7fe ff0c 	bl	80063f0 <sdStart>
      



  restart_modbus();
  chprintf((BaseSequentialStream*)&SD1,"Hello World - I am # %d,%d\r\n",my_address,baud_rate);
 80075d8:	4fac      	ldr	r7, [pc, #688]	; (800788c <main+0xccc>)
 80075da:	4caf      	ldr	r4, [pc, #700]	; (8007898 <main+0xcd8>)
 80075dc:	783b      	ldrb	r3, [r7, #0]
 80075de:	4aaf      	ldr	r2, [pc, #700]	; (800789c <main+0xcdc>)
 80075e0:	7812      	ldrb	r2, [r2, #0]
 80075e2:	49af      	ldr	r1, [pc, #700]	; (80078a0 <main+0xce0>)
 80075e4:	4620      	mov	r0, r4
 80075e6:	f000 fc7b 	bl	8007ee0 <chprintf>
  palSetPad(GPIOE, 0);     // Enable TX Light
 80075ea:	4bae      	ldr	r3, [pc, #696]	; (80078a4 <main+0xce4>)
 80075ec:	2601      	movs	r6, #1
 80075ee:	831e      	strh	r6, [r3, #24]
  palSetPad(GPIOE, 1);     // Enbale RX Light
 80075f0:	2202      	movs	r2, #2
 80075f2:	831a      	strh	r2, [r3, #24]
  palSetPadMode(GPIOB, DC, PAL_MODE_OUTPUT_PUSHPULL);
 80075f4:	4dac      	ldr	r5, [pc, #688]	; (80078a8 <main+0xce8>)
 80075f6:	4632      	mov	r2, r6
 80075f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80075fc:	4628      	mov	r0, r5
 80075fe:	f001 fd67 	bl	80090d0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, SPISELECT, PAL_MODE_OUTPUT_PUSHPULL);
 8007602:	4632      	mov	r2, r6
 8007604:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007608:	4628      	mov	r0, r5
 800760a:	f001 fd61 	bl	80090d0 <_pal_lld_setgroupmode>
  palClearPad(GPIOB,SPISELECT);
 800760e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007612:	836b      	strh	r3, [r5, #26]



  init_spi();
  chprintf((BaseSequentialStream*)&SD1,"SPI init\r\n");
 8007614:	49a5      	ldr	r1, [pc, #660]	; (80078ac <main+0xcec>)
 8007616:	4620      	mov	r0, r4
 8007618:	f000 fc62 	bl	8007ee0 <chprintf>
      chprintf(&SD1,"do oled command A\r\n");
 800761c:	49a4      	ldr	r1, [pc, #656]	; (80078b0 <main+0xcf0>)
 800761e:	4620      	mov	r0, r4
 8007620:	f000 fc5e 	bl	8007ee0 <chprintf>
  write_oled_command(0xfd); // Unlock 
 8007624:	20fd      	movs	r0, #253	; 0xfd
 8007626:	f003 f9cb 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x12);
 800762a:	2012      	movs	r0, #18
 800762c:	f003 f9c8 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xae); // Set_Display_Off
 8007630:	20ae      	movs	r0, #174	; 0xae
 8007632:	f003 f9c5 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x15); // Set_Column_Address
 8007636:	2015      	movs	r0, #21
 8007638:	f003 f9c2 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x00);
 800763c:	2000      	movs	r0, #0
 800763e:	f003 f9bf 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x7f);
 8007642:	207f      	movs	r0, #127	; 0x7f
 8007644:	f003 f9bc 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x75); // Set_Row_Address
 8007648:	2075      	movs	r0, #117	; 0x75
 800764a:	f003 f9b9 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x00);
 800764e:	2000      	movs	r0, #0
 8007650:	f003 f9b6 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x1f);
 8007654:	201f      	movs	r0, #31
 8007656:	f003 f9b3 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x81); // Set_Contrast Current
 800765a:	2081      	movs	r0, #129	; 0x81
 800765c:	f003 f9b0 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x27);
 8007660:	2027      	movs	r0, #39	; 0x27
 8007662:	f003 f9ad 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x87); // Set_Current Range
 8007666:	2087      	movs	r0, #135	; 0x87
 8007668:	f003 f9aa 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xa0); // Set_Remap_Format
 800766c:	20a0      	movs	r0, #160	; 0xa0
 800766e:	f003 f9a7 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x06); 
 8007672:	2006      	movs	r0, #6
 8007674:	f003 f9a4 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xa1); // Set_start line
 8007678:	20a1      	movs	r0, #161	; 0xa1
 800767a:	f003 f9a1 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x00); 
 800767e:	2000      	movs	r0, #0
 8007680:	f003 f99e 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xa2); // Set_data offset
 8007684:	20a2      	movs	r0, #162	; 0xa2
 8007686:	f003 f99b 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x00); 
 800768a:	2000      	movs	r0, #0
 800768c:	f003 f998 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xa8); // Set_mux ratio
 8007690:	20a8      	movs	r0, #168	; 0xa8
 8007692:	f003 f995 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x1f); 
 8007696:	201f      	movs	r0, #31
 8007698:	f003 f992 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xb1); // Set_phase length
 800769c:	20b1      	movs	r0, #177	; 0xb1
 800769e:	f003 f98f 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x71); 
 80076a2:	2071      	movs	r0, #113	; 0x71
 80076a4:	f003 f98c 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xb3); // Set_Display_Clock
 80076a8:	20b3      	movs	r0, #179	; 0xb3
 80076aa:	f003 f989 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xf0);  // was 22 (31)
 80076ae:	20f0      	movs	r0, #240	; 0xf0
 80076b0:	f003 f986 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xb7); // set default linear
 80076b4:	20b7      	movs	r0, #183	; 0xb7
 80076b6:	f003 f983 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xbb);  // set pre-charge setup
 80076ba:	20bb      	movs	r0, #187	; 0xbb
 80076bc:	f003 f980 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x35);  // set pre-charge setup
 80076c0:	2035      	movs	r0, #53	; 0x35
 80076c2:	f003 f97d 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xff);  // set pre-charge setup
 80076c6:	20ff      	movs	r0, #255	; 0xff
 80076c8:	f003 f97a 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xbc);  // set pre-charge voltage
 80076cc:	20bc      	movs	r0, #188	; 0xbc
 80076ce:	f003 f977 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x1f);  // set pre-charge voltage
 80076d2:	201f      	movs	r0, #31
 80076d4:	f003 f974 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xbe);  // set VCOMH
 80076d8:	20be      	movs	r0, #190	; 0xbe
 80076da:	f003 f971 	bl	800a9c0 <write_oled_command>
  write_oled_command(0x0f);  // set VCOMH
 80076de:	200f      	movs	r0, #15
 80076e0:	f003 f96e 	bl	800a9c0 <write_oled_command>
  write_oled_command(0xAf);  // set Display ON
 80076e4:	20af      	movs	r0, #175	; 0xaf
 80076e6:	f003 f96b 	bl	800a9c0 <write_oled_command>
  init_oled();
  chprintf((BaseSequentialStream*)&SD1,"OLED init\r\n");
 80076ea:	4972      	ldr	r1, [pc, #456]	; (80078b4 <main+0xcf4>)
 80076ec:	4620      	mov	r0, r4
 80076ee:	f000 fbf7 	bl	8007ee0 <chprintf>
  
  chThdCreateStatic(waThread2, sizeof(waThread2), NORMALPRIO, Thread2, NULL);
 80076f2:	2400      	movs	r4, #0
 80076f4:	9400      	str	r4, [sp, #0]
 80076f6:	4b70      	ldr	r3, [pc, #448]	; (80078b8 <main+0xcf8>)
 80076f8:	2280      	movs	r2, #128	; 0x80
 80076fa:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 80076fe:	486f      	ldr	r0, [pc, #444]	; (80078bc <main+0xcfc>)
 8007700:	f002 fc16 	bl	8009f30 <chThdCreateStatic>

  
  feedWatchdog();
 8007704:	f002 fea4 	bl	800a450 <feedWatchdog>
    memset(&vbuf,0x00,128*32); // I set the clear to be 0x11 instead of 0x00
 8007708:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800770c:	4621      	mov	r1, r4
 800770e:	486c      	ldr	r0, [pc, #432]	; (80078c0 <main+0xd00>)
 8007710:	f7f9 fe28 	bl	8001364 <memset>
  oled_draw_string(0,0,"Helios ");
 8007714:	4a6b      	ldr	r2, [pc, #428]	; (80078c4 <main+0xd04>)
 8007716:	4621      	mov	r1, r4
 8007718:	4620      	mov	r0, r4
 800771a:	f003 f901 	bl	800a920 <oled_draw_string>
  if (baud_rate == 1)
 800771e:	783b      	ldrb	r3, [r7, #0]
 8007720:	42b3      	cmp	r3, r6
      sprintf(text,"id=%d  baud=19200 ",my_address );
 8007722:	4b5e      	ldr	r3, [pc, #376]	; (800789c <main+0xcdc>)
 8007724:	781a      	ldrb	r2, [r3, #0]
 8007726:	bf0c      	ite	eq
 8007728:	4967      	ldreq	r1, [pc, #412]	; (80078c8 <main+0xd08>)
      sprintf(text,"id=%d  baud=9600 ",my_address);
 800772a:	4968      	ldrne	r1, [pc, #416]	; (80078cc <main+0xd0c>)
 800772c:	4868      	ldr	r0, [pc, #416]	; (80078d0 <main+0xd10>)
 800772e:	f7f9 fe81 	bl	8001434 <sprintf>
  oled_draw_string(0,1,text);
 8007732:	4a67      	ldr	r2, [pc, #412]	; (80078d0 <main+0xd10>)
 8007734:	2101      	movs	r1, #1
 8007736:	2000      	movs	r0, #0
 8007738:	f003 f8f2 	bl	800a920 <oled_draw_string>
  graphics_init();
  chThdSleepMilliseconds(1000);
 800773c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007740:	f001 fa6e 	bl	8008c20 <chThdSleep>
  palClearPad(GPIOA, 1);     // Recieve Enable RS485
 8007744:	2202      	movs	r2, #2
 8007746:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800774a:	835a      	strh	r2, [r3, #26]
  palClearPad(GPIOE, 0);     // Disable TX Light
 800774c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007750:	2101      	movs	r1, #1
 8007752:	8359      	strh	r1, [r3, #26]
  palClearPad(GPIOE, 1);     // Disable RX Light
 8007754:	835a      	strh	r2, [r3, #26]
  feedWatchdog();
 8007756:	f002 fe7b 	bl	800a450 <feedWatchdog>
  chThdSleepMilliseconds(1000);
 800775a:	f242 7010 	movw	r0, #10000	; 0x2710
 800775e:	f001 fa5f 	bl	8008c20 <chThdSleep>
  feedWatchdog();
 8007762:	f002 fe75 	bl	800a450 <feedWatchdog>


  chThdCreateStatic(waThread1, sizeof(waThread1), NORMALPRIO, Thread1, NULL);
 8007766:	2400      	movs	r4, #0
 8007768:	9400      	str	r4, [sp, #0]
 800776a:	4b5a      	ldr	r3, [pc, #360]	; (80078d4 <main+0xd14>)
 800776c:	2280      	movs	r2, #128	; 0x80
 800776e:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8007772:	4859      	ldr	r0, [pc, #356]	; (80078d8 <main+0xd18>)
 8007774:	f002 fbdc 	bl	8009f30 <chThdCreateStatic>
  chThdCreateStatic(waThread6, sizeof(waThread6), NORMALPRIO, Thread6, NULL);
 8007778:	9400      	str	r4, [sp, #0]
 800777a:	4b58      	ldr	r3, [pc, #352]	; (80078dc <main+0xd1c>)
 800777c:	2280      	movs	r2, #128	; 0x80
 800777e:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8007782:	4857      	ldr	r0, [pc, #348]	; (80078e0 <main+0xd20>)
 8007784:	f002 fbd4 	bl	8009f30 <chThdCreateStatic>
  chThdCreateStatic(waThread7, sizeof(waThread7), NORMALPRIO, Thread7, NULL);
 8007788:	9400      	str	r4, [sp, #0]
 800778a:	4b56      	ldr	r3, [pc, #344]	; (80078e4 <main+0xd24>)
 800778c:	2280      	movs	r2, #128	; 0x80
 800778e:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8007792:	4855      	ldr	r0, [pc, #340]	; (80078e8 <main+0xd28>)
 8007794:	f002 fbcc 	bl	8009f30 <chThdCreateStatic>

  chprintf((BaseSequentialStream*)&SD1,"HelloA\r\n")  ;
 8007798:	4d3f      	ldr	r5, [pc, #252]	; (8007898 <main+0xcd8>)
 800779a:	4954      	ldr	r1, [pc, #336]	; (80078ec <main+0xd2c>)
 800779c:	4628      	mov	r0, r5
 800779e:	f000 fb9f 	bl	8007ee0 <chprintf>
  chThdCreateStatic(waThread3, sizeof(waThread3), NORMALPRIO, Thread3, NULL);
 80077a2:	9400      	str	r4, [sp, #0]
 80077a4:	4b52      	ldr	r3, [pc, #328]	; (80078f0 <main+0xd30>)
 80077a6:	2280      	movs	r2, #128	; 0x80
 80077a8:	f44f 7154 	mov.w	r1, #848	; 0x350
 80077ac:	4851      	ldr	r0, [pc, #324]	; (80078f4 <main+0xd34>)
 80077ae:	f002 fbbf 	bl	8009f30 <chThdCreateStatic>
  chprintf((BaseSequentialStream*)&SD1,"HelloB\r\n")  ;
 80077b2:	4951      	ldr	r1, [pc, #324]	; (80078f8 <main+0xd38>)
 80077b4:	4628      	mov	r0, r5
 80077b6:	f000 fb93 	bl	8007ee0 <chprintf>
  chThdCreateStatic(waThread4, sizeof(waThread4), NORMALPRIO, Thread4, NULL);
 80077ba:	9400      	str	r4, [sp, #0]
 80077bc:	4b4f      	ldr	r3, [pc, #316]	; (80078fc <main+0xd3c>)
 80077be:	2280      	movs	r2, #128	; 0x80
 80077c0:	f44f 6115 	mov.w	r1, #2384	; 0x950
 80077c4:	484e      	ldr	r0, [pc, #312]	; (8007900 <main+0xd40>)
 80077c6:	f002 fbb3 	bl	8009f30 <chThdCreateStatic>
  chprintf((BaseSequentialStream*)&SD1,"HelloC\r\n")  ;
 80077ca:	494e      	ldr	r1, [pc, #312]	; (8007904 <main+0xd44>)
 80077cc:	4628      	mov	r0, r5
 80077ce:	f000 fb87 	bl	8007ee0 <chprintf>
  chThdCreateStatic(waThread5, sizeof(waThread5), NORMALPRIO, Thread5, NULL);
 80077d2:	9400      	str	r4, [sp, #0]
 80077d4:	4b4c      	ldr	r3, [pc, #304]	; (8007908 <main+0xd48>)
 80077d6:	2280      	movs	r2, #128	; 0x80
 80077d8:	f44f 7154 	mov.w	r1, #848	; 0x350
 80077dc:	484b      	ldr	r0, [pc, #300]	; (800790c <main+0xd4c>)
 80077de:	f002 fba7 	bl	8009f30 <chThdCreateStatic>
  float outsideTemp;
  float internalTemp;

  //Default OPAMP4 CSR 10880000
  
  OPAMP4->CSR = 0X8041;
 80077e2:	f248 0241 	movw	r2, #32833	; 0x8041
 80077e6:	4b4a      	ldr	r3, [pc, #296]	; (8007910 <main+0xd50>)
 80077e8:	601a      	str	r2, [r3, #0]
  //chprintf(&SD1,"Default OPAMP4 CSR %X\r\n",OPAMP4->CSR);

  irradiance3 = 0;
 80077ea:	2200      	movs	r2, #0
 80077ec:	4b49      	ldr	r3, [pc, #292]	; (8007914 <main+0xd54>)
 80077ee:	601a      	str	r2, [r3, #0]
	  //chprintf((BaseSequentialStream*)&SD1,"ADC4 %d %d %d %d %d\r\n",samples2[0],samples2[1],samples2[2],samples2[3],samples2[4]);


	  

	  VDD = 3.3 * (*(uint16_t*)0x1FFFF7BA) / (samples2[1] * 1.0);
 80077f0:	ed9f cb19 	vldr	d12, [pc, #100]	; 8007858 <main+0xc98>
    return (rawread/4095.0)*vdd;
 80077f4:	ed9f 8b1a 	vldr	d8, [pc, #104]	; 8007860 <main+0xca0>

	  irradiance2 = calc_volts(VDD,samples2[3])/(8*.0002);
 80077f8:	ed9f bb1b 	vldr	d11, [pc, #108]	; 8007868 <main+0xca8>
	  //chprintf((BaseSequentialStream*)&SD1,"ADC1 %d %d %d\r\n",samples1[0],samples1[1],samples1[2]);
	  //chprintf((BaseSequentialStream*)&SD1,"Rain: %.2f Rate:%.2f\r\n",lifetimeRain,rainRate);


	  irradiance = calc_volts(VDD,samples2[4]);
	  if (irradiance < .01)
 80077fc:	ed9f ab1c 	vldr	d10, [pc, #112]	; 8007870 <main+0xcb0>
	      irradiance = 0;
	  else
	      irradiance = irradiance2;
	  irradiance3 = irradiance3*.9 + irradiance*.1;    
 8007800:	ed9f 9b1d 	vldr	d9, [pc, #116]	; 8007878 <main+0xcb8>
 8007804:	ed9f db1e 	vldr	d13, [pc, #120]	; 8007880 <main+0xcc0>
	  feedWatchdog();
 8007808:	f002 fe22 	bl	800a450 <feedWatchdog>
	  step = (step +1)%256;
 800780c:	4942      	ldr	r1, [pc, #264]	; (8007918 <main+0xd58>)
 800780e:	880b      	ldrh	r3, [r1, #0]
 8007810:	3301      	adds	r3, #1
 8007812:	425a      	negs	r2, r3
 8007814:	b2db      	uxtb	r3, r3
 8007816:	b2d2      	uxtb	r2, r2
 8007818:	bf58      	it	pl
 800781a:	4253      	negpl	r3, r2
 800781c:	800b      	strh	r3, [r1, #0]
	  adcStart(&ADCD4, NULL);
 800781e:	4c3f      	ldr	r4, [pc, #252]	; (800791c <main+0xd5c>)
 8007820:	2100      	movs	r1, #0
 8007822:	4620      	mov	r0, r4
 8007824:	f7fe feec 	bl	8006600 <adcStart>
	  adcConvert(&ADCD4, &adcgrpcfg2, samples2, ADC_GRP2_BUF_DEPTH);
 8007828:	2301      	movs	r3, #1
 800782a:	4a3d      	ldr	r2, [pc, #244]	; (8007920 <main+0xd60>)
 800782c:	493d      	ldr	r1, [pc, #244]	; (8007924 <main+0xd64>)
 800782e:	4620      	mov	r0, r4
 8007830:	f7fe fe4e 	bl	80064d0 <adcConvert>
	  chThdSleepMilliseconds(100);
 8007834:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007838:	f001 f9f2 	bl	8008c20 <chThdSleep>
 800783c:	2320      	movs	r3, #32
 800783e:	f383 8811 	msr	BASEPRI, r3
 8007842:	f002 fb2d 	bl	8009ea0 <_dbg_check_lock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
 8007846:	7822      	ldrb	r2, [r4, #0]
 8007848:	1e53      	subs	r3, r2, #1
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b01      	cmp	r3, #1
 800784e:	d96d      	bls.n	800792c <main+0xd6c>
 8007850:	4835      	ldr	r0, [pc, #212]	; (8007928 <main+0xd68>)
 8007852:	f002 f835 	bl	80098c0 <chSysHalt>
 8007856:	bf00      	nop
 8007858:	66666666 	.word	0x66666666
 800785c:	400a6666 	.word	0x400a6666
 8007860:	00000000 	.word	0x00000000
 8007864:	40affe00 	.word	0x40affe00
 8007868:	eb1c432d 	.word	0xeb1c432d
 800786c:	3f5a36e2 	.word	0x3f5a36e2
 8007870:	47ae147b 	.word	0x47ae147b
 8007874:	3f847ae1 	.word	0x3f847ae1
 8007878:	cccccccd 	.word	0xcccccccd
 800787c:	3feccccc 	.word	0x3feccccc
 8007880:	9999999a 	.word	0x9999999a
 8007884:	3fb99999 	.word	0x3fb99999
 8007888:	20001478 	.word	0x20001478
 800788c:	200015d8 	.word	0x200015d8
 8007890:	200011d4 	.word	0x200011d4
 8007894:	200011c4 	.word	0x200011c4
 8007898:	20001418 	.word	0x20001418
 800789c:	200020b8 	.word	0x200020b8
 80078a0:	0801720c 	.word	0x0801720c
 80078a4:	48001000 	.word	0x48001000
 80078a8:	48000400 	.word	0x48000400
 80078ac:	0801722c 	.word	0x0801722c
 80078b0:	08017238 	.word	0x08017238
 80078b4:	0801724c 	.word	0x0801724c
 80078b8:	0800a261 	.word	0x0800a261
 80078bc:	20003400 	.word	0x20003400
 80078c0:	20002230 	.word	0x20002230
 80078c4:	08017258 	.word	0x08017258
 80078c8:	08017260 	.word	0x08017260
 80078cc:	08017274 	.word	0x08017274
 80078d0:	20002130 	.word	0x20002130
 80078d4:	0800a151 	.word	0x0800a151
 80078d8:	20003230 	.word	0x20003230
 80078dc:	0800a1d1 	.word	0x0800a1d1
 80078e0:	200045c0 	.word	0x200045c0
 80078e4:	0800a531 	.word	0x0800a531
 80078e8:	20004790 	.word	0x20004790
 80078ec:	08017288 	.word	0x08017288
 80078f0:	0800a381 	.word	0x0800a381
 80078f4:	200035d0 	.word	0x200035d0
 80078f8:	08017294 	.word	0x08017294
 80078fc:	0800a591 	.word	0x0800a591
 8007900:	20003920 	.word	0x20003920
 8007904:	080172a0 	.word	0x080172a0
 8007908:	0800a351 	.word	0x0800a351
 800790c:	20004270 	.word	0x20004270
 8007910:	40010044 	.word	0x40010044
 8007914:	20002044 	.word	0x20002044
 8007918:	2000212c 	.word	0x2000212c
 800791c:	200012c8 	.word	0x200012c8
 8007920:	200020d8 	.word	0x200020d8
 8007924:	0800b148 	.word	0x0800b148
 8007928:	0800b01c 	.word	0x0800b01c
  if (adcp->state == ADC_READY) {
 800792c:	2a02      	cmp	r2, #2
 800792e:	d130      	bne.n	8007992 <main+0xdd2>
    dmaStreamRelease(adcp->dmastp);
 8007930:	4c21      	ldr	r4, [pc, #132]	; (80079b8 <main+0xdf8>)
 8007932:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007934:	f001 fc34 	bl	80091a0 <dmaStreamRelease>
    adc_lld_stop_adc(adcp);
 8007938:	4620      	mov	r0, r4
 800793a:	f7fe fa59 	bl	8005df0 <adc_lld_stop_adc.lto_priv.27>
  adcp->adcm->CR |= ADC_CR_ADDIS;
 800793e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8007940:	6893      	ldr	r3, [r2, #8]
 8007942:	f043 0302 	orr.w	r3, r3, #2
 8007946:	6093      	str	r3, [r2, #8]
  while ((adcp->adcm->CR & ADC_CR_ADDIS) != 0)
 8007948:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800794a:	689a      	ldr	r2, [r3, #8]
 800794c:	f012 0f02 	tst.w	r2, #2
 8007950:	d1fb      	bne.n	800794a <main+0xd8a>
  adcp->adcm->CR = 0;   /* RM 12.4.3.*/
 8007952:	2200      	movs	r2, #0
 8007954:	609a      	str	r2, [r3, #8]
  adcp->adcm->CR = ADC_CR_ADVREGEN_1;
 8007956:	4b18      	ldr	r3, [pc, #96]	; (80079b8 <main+0xdf8>)
 8007958:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800795a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 800795e:	6091      	str	r1, [r2, #8]
      adcp->adcc->CCR = STM32_ADC_ADC34_CLOCK_MODE | ADC_DMA_MDMA;
 8007960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007962:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007966:	609a      	str	r2, [r3, #8]
      clkmask &= ~(1 << 3);
 8007968:	4a14      	ldr	r2, [pc, #80]	; (80079bc <main+0xdfc>)
 800796a:	6813      	ldr	r3, [r2, #0]
 800796c:	f023 0108 	bic.w	r1, r3, #8
 8007970:	6011      	str	r1, [r2, #0]
    if ((clkmask & 0x3) == 0) {
 8007972:	f013 0f03 	tst.w	r3, #3
 8007976:	d104      	bne.n	8007982 <main+0xdc2>
      rccDisableADC12();
 8007978:	4911      	ldr	r1, [pc, #68]	; (80079c0 <main+0xe00>)
 800797a:	694a      	ldr	r2, [r1, #20]
 800797c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007980:	614a      	str	r2, [r1, #20]
    if ((clkmask & 0xC) == 0) {
 8007982:	f013 0f04 	tst.w	r3, #4
 8007986:	d104      	bne.n	8007992 <main+0xdd2>
      rccDisableADC34();
 8007988:	4a0d      	ldr	r2, [pc, #52]	; (80079c0 <main+0xe00>)
 800798a:	6953      	ldr	r3, [r2, #20]
 800798c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007990:	6153      	str	r3, [r2, #20]
  adcp->config = NULL;
 8007992:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <main+0xdf8>)
 8007994:	2200      	movs	r2, #0
 8007996:	605a      	str	r2, [r3, #4]
  adcp->state  = ADC_STOP;
 8007998:	2201      	movs	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
  _dbg_check_unlock();
 800799c:	f002 fa50 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80079a0:	4a08      	ldr	r2, [pc, #32]	; (80079c4 <main+0xe04>)
 80079a2:	6813      	ldr	r3, [r2, #0]
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d011      	beq.n	80079cc <main+0xe0c>
 80079a8:	6992      	ldr	r2, [r2, #24]
 80079aa:	6892      	ldr	r2, [r2, #8]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d20c      	bcs.n	80079cc <main+0xe0c>
 80079b2:	4805      	ldr	r0, [pc, #20]	; (80079c8 <main+0xe08>)
 80079b4:	f001 ff84 	bl	80098c0 <chSysHalt>
 80079b8:	200012c8 	.word	0x200012c8
 80079bc:	20002010 	.word	0x20002010
 80079c0:	40021000 	.word	0x40021000
 80079c4:	200015dc 	.word	0x200015dc
 80079c8:	0800afec 	.word	0x0800afec
 80079cc:	2300      	movs	r3, #0
 80079ce:	f383 8811 	msr	BASEPRI, r3
	  feedWatchdog();
 80079d2:	f002 fd3d 	bl	800a450 <feedWatchdog>
	  VDD = 3.3 * (*(uint16_t*)0x1FFFF7BA) / (samples2[1] * 1.0);
 80079d6:	4bd0      	ldr	r3, [pc, #832]	; (8007d18 <main+0x1158>)
 80079d8:	8818      	ldrh	r0, [r3, #0]
 80079da:	f7f8 ff0d 	bl	80007f8 <__aeabi_i2d>
 80079de:	ec53 2b1c 	vmov	r2, r3, d12
 80079e2:	f7f8 ff6f 	bl	80008c4 <__aeabi_dmul>
 80079e6:	4604      	mov	r4, r0
 80079e8:	460d      	mov	r5, r1
 80079ea:	4ecc      	ldr	r6, [pc, #816]	; (8007d1c <main+0x115c>)
 80079ec:	8870      	ldrh	r0, [r6, #2]
 80079ee:	f7f8 ff03 	bl	80007f8 <__aeabi_i2d>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4620      	mov	r0, r4
 80079f8:	4629      	mov	r1, r5
 80079fa:	f7f9 f88d 	bl	8000b18 <__aeabi_ddiv>
 80079fe:	f7f9 fa39 	bl	8000e74 <__aeabi_d2f>
    return (rawread/4095.0)*vdd;
 8007a02:	f7f8 ff0b 	bl	800081c <__aeabi_f2d>
 8007a06:	4604      	mov	r4, r0
 8007a08:	460d      	mov	r5, r1
 8007a0a:	88f0      	ldrh	r0, [r6, #6]
 8007a0c:	f7f8 fef4 	bl	80007f8 <__aeabi_i2d>
 8007a10:	ec53 2b18 	vmov	r2, r3, d8
 8007a14:	f7f9 f880 	bl	8000b18 <__aeabi_ddiv>
 8007a18:	4622      	mov	r2, r4
 8007a1a:	462b      	mov	r3, r5
 8007a1c:	f7f8 ff52 	bl	80008c4 <__aeabi_dmul>
 8007a20:	f7f9 fa28 	bl	8000e74 <__aeabi_d2f>
	  irradiance2 = calc_volts(VDD,samples2[3])/(8*.0002);
 8007a24:	f7f8 fefa 	bl	800081c <__aeabi_f2d>
 8007a28:	ec53 2b1b 	vmov	r2, r3, d11
 8007a2c:	f7f9 f874 	bl	8000b18 <__aeabi_ddiv>
 8007a30:	f7f9 fa20 	bl	8000e74 <__aeabi_d2f>
 8007a34:	4bba      	ldr	r3, [pc, #744]	; (8007d20 <main+0x1160>)
 8007a36:	6018      	str	r0, [r3, #0]
	  adcConvert(&ADCD1, &adcgrpcfg1, samples1, ADC_GRP1_BUF_DEPTH);
 8007a38:	2301      	movs	r3, #1
 8007a3a:	4aba      	ldr	r2, [pc, #744]	; (8007d24 <main+0x1164>)
 8007a3c:	49ba      	ldr	r1, [pc, #744]	; (8007d28 <main+0x1168>)
 8007a3e:	48bb      	ldr	r0, [pc, #748]	; (8007d2c <main+0x116c>)
 8007a40:	f7fe fd46 	bl	80064d0 <adcConvert>
	  chThdSleepMilliseconds(100);
 8007a44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a48:	f001 f8ea 	bl	8008c20 <chThdSleep>
	  feedWatchdog();
 8007a4c:	f002 fd00 	bl	800a450 <feedWatchdog>
    return (rawread/4095.0)*vdd;
 8007a50:	8930      	ldrh	r0, [r6, #8]
 8007a52:	f7f8 fed1 	bl	80007f8 <__aeabi_i2d>
 8007a56:	ec53 2b18 	vmov	r2, r3, d8
 8007a5a:	f7f9 f85d 	bl	8000b18 <__aeabi_ddiv>
 8007a5e:	4622      	mov	r2, r4
 8007a60:	462b      	mov	r3, r5
 8007a62:	f7f8 ff2f 	bl	80008c4 <__aeabi_dmul>
 8007a66:	f7f9 fa05 	bl	8000e74 <__aeabi_d2f>
	  if (irradiance < .01)
 8007a6a:	f7f8 fed7 	bl	800081c <__aeabi_f2d>
 8007a6e:	ec53 2b1a 	vmov	r2, r3, d10
 8007a72:	f7f9 f999 	bl	8000da8 <__aeabi_dcmplt>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f000 8111 	beq.w	8007c9e <main+0x10de>
	      irradiance = 0;
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	4bac      	ldr	r3, [pc, #688]	; (8007d30 <main+0x1170>)
 8007a80:	601a      	str	r2, [r3, #0]
	  irradiance3 = irradiance3*.9 + irradiance*.1;    
 8007a82:	4eac      	ldr	r6, [pc, #688]	; (8007d34 <main+0x1174>)
 8007a84:	6830      	ldr	r0, [r6, #0]
 8007a86:	f7f8 fec9 	bl	800081c <__aeabi_f2d>
 8007a8a:	ec53 2b19 	vmov	r2, r3, d9
 8007a8e:	f7f8 ff19 	bl	80008c4 <__aeabi_dmul>
 8007a92:	4680      	mov	r8, r0
 8007a94:	4689      	mov	r9, r1
 8007a96:	4ba6      	ldr	r3, [pc, #664]	; (8007d30 <main+0x1170>)
 8007a98:	6818      	ldr	r0, [r3, #0]
 8007a9a:	f7f8 febf 	bl	800081c <__aeabi_f2d>
 8007a9e:	ec53 2b1d 	vmov	r2, r3, d13
 8007aa2:	f7f8 ff0f 	bl	80008c4 <__aeabi_dmul>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	4640      	mov	r0, r8
 8007aac:	4649      	mov	r1, r9
 8007aae:	f7f8 fd57 	bl	8000560 <__adddf3>
 8007ab2:	f7f9 f9df 	bl	8000e74 <__aeabi_d2f>
 8007ab6:	6030      	str	r0, [r6, #0]
	  amps = (calc_volts(VDD,samples2[2])/120.0);
 8007ab8:	4e98      	ldr	r6, [pc, #608]	; (8007d1c <main+0x115c>)
    return (rawread/4095.0)*vdd;
 8007aba:	88b0      	ldrh	r0, [r6, #4]
 8007abc:	f7f8 fe9c 	bl	80007f8 <__aeabi_i2d>
 8007ac0:	ec53 2b18 	vmov	r2, r3, d8
 8007ac4:	f7f9 f828 	bl	8000b18 <__aeabi_ddiv>
 8007ac8:	4622      	mov	r2, r4
 8007aca:	462b      	mov	r3, r5
 8007acc:	f7f8 fefa 	bl	80008c4 <__aeabi_dmul>
 8007ad0:	f7f9 f9d0 	bl	8000e74 <__aeabi_d2f>
	  amps = (calc_volts(VDD,samples2[2])/120.0);
 8007ad4:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8007d38 <main+0x1178>
 8007ad8:	ee06 0a90 	vmov	s13, r0
 8007adc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ae0:	4b96      	ldr	r3, [pc, #600]	; (8007d3c <main+0x117c>)
 8007ae2:	edc3 7a00 	vstr	s15, [r3]
	  windspeed = (amps-0.004)*(50.0/.016);
 8007ae6:	ee17 0a90 	vmov	r0, s15
 8007aea:	f7f8 fe97 	bl	800081c <__aeabi_f2d>
 8007aee:	a380      	add	r3, pc, #512	; (adr r3, 8007cf0 <main+0x1130>)
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	f7f8 fd32 	bl	800055c <__aeabi_dsub>
 8007af8:	a37f      	add	r3, pc, #508	; (adr r3, 8007cf8 <main+0x1138>)
 8007afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afe:	f7f8 fee1 	bl	80008c4 <__aeabi_dmul>
 8007b02:	f7f9 f9b7 	bl	8000e74 <__aeabi_d2f>
 8007b06:	ee0e 0a10 	vmov	s28, r0
    return (rawread/4095.0)*vdd;
 8007b0a:	8830      	ldrh	r0, [r6, #0]
 8007b0c:	f7f8 fe74 	bl	80007f8 <__aeabi_i2d>
 8007b10:	ec53 2b18 	vmov	r2, r3, d8
 8007b14:	f7f9 f800 	bl	8000b18 <__aeabi_ddiv>
 8007b18:	4622      	mov	r2, r4
 8007b1a:	462b      	mov	r3, r5
 8007b1c:	f7f8 fed2 	bl	80008c4 <__aeabi_dmul>
 8007b20:	f7f9 f9a8 	bl	8000e74 <__aeabi_d2f>
 8007b24:	4b86      	ldr	r3, [pc, #536]	; (8007d40 <main+0x1180>)
 8007b26:	6018      	str	r0, [r3, #0]
	  opamp4 = calc_volts(VDD,samples2[3]);
	  snow = calc_volts(VDD,samples2[0]);
	  if (windspeed < 0.5)
 8007b28:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007b2c:	eeb4 eae7 	vcmpe.f32	s28, s15
 8007b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b34:	f140 80b8 	bpl.w	8007ca8 <main+0x10e8>
	      windspeed = 0;
 8007b38:	2200      	movs	r2, #0
 8007b3a:	4b82      	ldr	r3, [pc, #520]	; (8007d44 <main+0x1184>)
 8007b3c:	601a      	str	r2, [r3, #0]
	  else
	      windspeed = windspeed*2.237;
	  windspeedout = windspeed;
          //chprintf((BaseSequentialStream*)&SD1,"irr: %.2f  inside: %.2f ,vdd: %.2f windV: %.4f %.2fmph  snow %.2fv \r\n",irradiance3,internalTemp,VDD,amps,windspeed,snow);
	  
	  pt100temp1 = get_temp(0);
 8007b3e:	2000      	movs	r0, #0
 8007b40:	f002 ff66 	bl	800aa10 <get_temp>
 8007b44:	4b80      	ldr	r3, [pc, #512]	; (8007d48 <main+0x1188>)
 8007b46:	ed83 0a00 	vstr	s0, [r3]
	  pt100temp2 = get_temp(1);
 8007b4a:	2001      	movs	r0, #1
 8007b4c:	f002 ff60 	bl	800aa10 <get_temp>
 8007b50:	4b7e      	ldr	r3, [pc, #504]	; (8007d4c <main+0x118c>)
 8007b52:	ed83 0a00 	vstr	s0, [r3]
	  pt100temp3 = get_temp(2);
 8007b56:	2002      	movs	r0, #2
 8007b58:	f002 ff5a 	bl	800aa10 <get_temp>
 8007b5c:	4b7c      	ldr	r3, [pc, #496]	; (8007d50 <main+0x1190>)
 8007b5e:	ed83 0a00 	vstr	s0, [r3]
	  pt100temp4 = get_temp(3);
 8007b62:	2003      	movs	r0, #3
 8007b64:	f002 ff54 	bl	800aa10 <get_temp>
 8007b68:	4b7a      	ldr	r3, [pc, #488]	; (8007d54 <main+0x1194>)
 8007b6a:	ed83 0a00 	vstr	s0, [r3]
	  pt100temp5 = get_temp(4);
 8007b6e:	2004      	movs	r0, #4
 8007b70:	f002 ff4e 	bl	800aa10 <get_temp>
 8007b74:	4b78      	ldr	r3, [pc, #480]	; (8007d58 <main+0x1198>)
 8007b76:	ed83 0a00 	vstr	s0, [r3]
	  sprintf(metrics[0],"Irr: %5.0f",irradiance3);
 8007b7a:	4b6e      	ldr	r3, [pc, #440]	; (8007d34 <main+0x1174>)
 8007b7c:	6818      	ldr	r0, [r3, #0]
 8007b7e:	f7f8 fe4d 	bl	800081c <__aeabi_f2d>
 8007b82:	4602      	mov	r2, r0
 8007b84:	460b      	mov	r3, r1
 8007b86:	4975      	ldr	r1, [pc, #468]	; (8007d5c <main+0x119c>)
 8007b88:	4875      	ldr	r0, [pc, #468]	; (8007d60 <main+0x11a0>)
 8007b8a:	f7f9 fc53 	bl	8001434 <sprintf>
	  if (amps < 0.003)
 8007b8e:	4b6b      	ldr	r3, [pc, #428]	; (8007d3c <main+0x117c>)
 8007b90:	6818      	ldr	r0, [r3, #0]
 8007b92:	f7f8 fe43 	bl	800081c <__aeabi_f2d>
 8007b96:	a35a      	add	r3, pc, #360	; (adr r3, 8007d00 <main+0x1140>)
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	f7f9 f904 	bl	8000da8 <__aeabi_dcmplt>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	f000 808f 	beq.w	8007cc4 <main+0x1104>
	      sprintf(metrics[1],"Wind:  N/C");
 8007ba6:	4a6f      	ldr	r2, [pc, #444]	; (8007d64 <main+0x11a4>)
 8007ba8:	4b6f      	ldr	r3, [pc, #444]	; (8007d68 <main+0x11a8>)
 8007baa:	ca07      	ldmia	r2, {r0, r1, r2}
 8007bac:	c303      	stmia	r3!, {r0, r1}
 8007bae:	f823 2b02 	strh.w	r2, [r3], #2
 8007bb2:	0c12      	lsrs	r2, r2, #16
 8007bb4:	701a      	strb	r2, [r3, #0]
	  else
	      sprintf(metrics[1],"Wind: %4.0f",windspeed);
	  fillTemp(metrics[2],pt100temp1,1);
 8007bb6:	4c6a      	ldr	r4, [pc, #424]	; (8007d60 <main+0x11a0>)
 8007bb8:	2101      	movs	r1, #1
 8007bba:	4b63      	ldr	r3, [pc, #396]	; (8007d48 <main+0x1188>)
 8007bbc:	ed93 0a00 	vldr	s0, [r3]
 8007bc0:	f104 0018 	add.w	r0, r4, #24
 8007bc4:	f002 fc54 	bl	800a470 <fillTemp>
	  fillTemp(metrics[3],pt100temp2,2);
 8007bc8:	2102      	movs	r1, #2
 8007bca:	4b60      	ldr	r3, [pc, #384]	; (8007d4c <main+0x118c>)
 8007bcc:	ed93 0a00 	vldr	s0, [r3]
 8007bd0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007bd4:	f002 fc4c 	bl	800a470 <fillTemp>
	  fillTemp(metrics[4],pt100temp3,3);
 8007bd8:	2103      	movs	r1, #3
 8007bda:	4b5d      	ldr	r3, [pc, #372]	; (8007d50 <main+0x1190>)
 8007bdc:	ed93 0a00 	vldr	s0, [r3]
 8007be0:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8007be4:	f002 fc44 	bl	800a470 <fillTemp>
	  fillTemp(metrics[5],pt100temp4,4);
 8007be8:	2104      	movs	r1, #4
 8007bea:	4b5a      	ldr	r3, [pc, #360]	; (8007d54 <main+0x1194>)
 8007bec:	ed93 0a00 	vldr	s0, [r3]
 8007bf0:	f104 003c 	add.w	r0, r4, #60	; 0x3c
 8007bf4:	f002 fc3c 	bl	800a470 <fillTemp>
	  if (palReadPad(GPIOC,7) == 0)
 8007bf8:	4b5c      	ldr	r3, [pc, #368]	; (8007d6c <main+0x11ac>)
 8007bfa:	691b      	ldr	r3, [r3, #16]
 8007bfc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007c00:	d16b      	bne.n	8007cda <main+0x111a>
	      sprintf(metrics[6],"Rain: %4.2f",rainRate);
 8007c02:	4b5b      	ldr	r3, [pc, #364]	; (8007d70 <main+0x11b0>)
 8007c04:	6818      	ldr	r0, [r3, #0]
 8007c06:	f7f8 fe09 	bl	800081c <__aeabi_f2d>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4959      	ldr	r1, [pc, #356]	; (8007d74 <main+0x11b4>)
 8007c10:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8007c14:	f7f9 fc0e 	bl	8001434 <sprintf>
	  else
	      fillTemp(metrics[6],pt100temp5,5);
	  if (snow < .025){
 8007c18:	4b49      	ldr	r3, [pc, #292]	; (8007d40 <main+0x1180>)
 8007c1a:	6818      	ldr	r0, [r3, #0]
 8007c1c:	f7f8 fdfe 	bl	800081c <__aeabi_f2d>
 8007c20:	4604      	mov	r4, r0
 8007c22:	460d      	mov	r5, r1
 8007c24:	a338      	add	r3, pc, #224	; (adr r3, 8007d08 <main+0x1148>)
 8007c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2a:	f7f9 f8bd 	bl	8000da8 <__aeabi_dcmplt>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f000 80b6 	beq.w	8007da0 <main+0x11e0>
	      snowoutput = 2;
 8007c34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007c38:	4b4f      	ldr	r3, [pc, #316]	; (8007d78 <main+0x11b8>)
 8007c3a:	601a      	str	r2, [r3, #0]
	      sprintf(metrics[7], "Snow:  N/C");
 8007c3c:	4a4f      	ldr	r2, [pc, #316]	; (8007d7c <main+0x11bc>)
 8007c3e:	4b50      	ldr	r3, [pc, #320]	; (8007d80 <main+0x11c0>)
 8007c40:	ca07      	ldmia	r2, {r0, r1, r2}
 8007c42:	c303      	stmia	r3!, {r0, r1}
 8007c44:	f823 2b02 	strh.w	r2, [r3], #2
 8007c48:	0c12      	lsrs	r2, r2, #16
 8007c4a:	701a      	strb	r2, [r3, #0]
	  else{
	      snowoutput = 0;
	      sprintf(metrics[7], "Snow:False");
	  }

	  displaymetric = step/32;
 8007c4c:	4b4d      	ldr	r3, [pc, #308]	; (8007d84 <main+0x11c4>)
 8007c4e:	881c      	ldrh	r4, [r3, #0]
 8007c50:	0964      	lsrs	r4, r4, #5
 8007c52:	4b4d      	ldr	r3, [pc, #308]	; (8007d88 <main+0x11c8>)
 8007c54:	601c      	str	r4, [r3, #0]
    memset(&vbuf,0x00,128*32); // I set the clear to be 0x11 instead of 0x00
 8007c56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007c5a:	2100      	movs	r1, #0
 8007c5c:	484b      	ldr	r0, [pc, #300]	; (8007d8c <main+0x11cc>)
 8007c5e:	f7f9 fb81 	bl	8001364 <memset>
	  clear_oled();
	  
	  //chprintf((BaseSequentialStream*)&SD1,"%s\r\n",metrics[displaymetric]);
	  oled_draw_big_string(0,0,metrics[displaymetric]);
 8007c62:	220c      	movs	r2, #12
 8007c64:	4b3e      	ldr	r3, [pc, #248]	; (8007d60 <main+0x11a0>)
 8007c66:	fb02 3404 	mla	r4, r2, r4, r3
 8007c6a:	2602      	movs	r6, #2
  for (j=0;j<(strlen(text));j++)
 8007c6c:	2500      	movs	r5, #0
    oled_current_column = (x*6+2);
 8007c6e:	f8df b128 	ldr.w	fp, [pc, #296]	; 8007d98 <main+0x11d8>
    oled_current_row = (y*16);
 8007c72:	f8df a128 	ldr.w	sl, [pc, #296]	; 8007d9c <main+0x11dc>
 8007c76:	462f      	mov	r7, r5
 8007c78:	f44f 79c0 	mov.w	r9, #384	; 0x180
 8007c7c:	4690      	mov	r8, r2
  for (j=0;j<(strlen(text));j++)
 8007c7e:	4620      	mov	r0, r4
 8007c80:	f7f9 fbfe 	bl	8001480 <strlen>
 8007c84:	4285      	cmp	r5, r0
 8007c86:	f4bf adbf 	bcs.w	8007808 <main+0xc48>
    oled_current_column = (x*6+2);
 8007c8a:	f88b 6000 	strb.w	r6, [fp]
    oled_current_row = (y*16);
 8007c8e:	f88a 7000 	strb.w	r7, [sl]
 8007c92:	f814 e005 	ldrb.w	lr, [r4, r5]
 8007c96:	fb09 fe0e 	mul.w	lr, r9, lr
      write_big_oled_char(text[j]);
 8007c9a:	463a      	mov	r2, r7
 8007c9c:	e0ab      	b.n	8007df6 <main+0x1236>
	      irradiance = irradiance2;
 8007c9e:	4b20      	ldr	r3, [pc, #128]	; (8007d20 <main+0x1160>)
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	4b23      	ldr	r3, [pc, #140]	; (8007d30 <main+0x1170>)
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	e6ec      	b.n	8007a82 <main+0xec2>
	      windspeed = windspeed*2.237;
 8007ca8:	ee1e 0a10 	vmov	r0, s28
 8007cac:	f7f8 fdb6 	bl	800081c <__aeabi_f2d>
 8007cb0:	a317      	add	r3, pc, #92	; (adr r3, 8007d10 <main+0x1150>)
 8007cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb6:	f7f8 fe05 	bl	80008c4 <__aeabi_dmul>
 8007cba:	f7f9 f8db 	bl	8000e74 <__aeabi_d2f>
 8007cbe:	4b21      	ldr	r3, [pc, #132]	; (8007d44 <main+0x1184>)
 8007cc0:	6018      	str	r0, [r3, #0]
 8007cc2:	e73c      	b.n	8007b3e <main+0xf7e>
	      sprintf(metrics[1],"Wind: %4.0f",windspeed);
 8007cc4:	4b1f      	ldr	r3, [pc, #124]	; (8007d44 <main+0x1184>)
 8007cc6:	6818      	ldr	r0, [r3, #0]
 8007cc8:	f7f8 fda8 	bl	800081c <__aeabi_f2d>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	492f      	ldr	r1, [pc, #188]	; (8007d90 <main+0x11d0>)
 8007cd2:	4825      	ldr	r0, [pc, #148]	; (8007d68 <main+0x11a8>)
 8007cd4:	f7f9 fbae 	bl	8001434 <sprintf>
 8007cd8:	e76d      	b.n	8007bb6 <main+0xff6>
	      fillTemp(metrics[6],pt100temp5,5);
 8007cda:	2105      	movs	r1, #5
 8007cdc:	4b1e      	ldr	r3, [pc, #120]	; (8007d58 <main+0x1198>)
 8007cde:	ed93 0a00 	vldr	s0, [r3]
 8007ce2:	482c      	ldr	r0, [pc, #176]	; (8007d94 <main+0x11d4>)
 8007ce4:	f002 fbc4 	bl	800a470 <fillTemp>
 8007ce8:	e796      	b.n	8007c18 <main+0x1058>
 8007cea:	bf00      	nop
 8007cec:	f3af 8000 	nop.w
 8007cf0:	d2f1a9fc 	.word	0xd2f1a9fc
 8007cf4:	3f70624d 	.word	0x3f70624d
 8007cf8:	00000000 	.word	0x00000000
 8007cfc:	40a86a00 	.word	0x40a86a00
 8007d00:	bc6a7efa 	.word	0xbc6a7efa
 8007d04:	3f689374 	.word	0x3f689374
 8007d08:	9999999a 	.word	0x9999999a
 8007d0c:	3f999999 	.word	0x3f999999
 8007d10:	4189374c 	.word	0x4189374c
 8007d14:	4001e560 	.word	0x4001e560
 8007d18:	1ffff7ba 	.word	0x1ffff7ba
 8007d1c:	200020d8 	.word	0x200020d8
 8007d20:	20002040 	.word	0x20002040
 8007d24:	200020d4 	.word	0x200020d4
 8007d28:	0800b11c 	.word	0x0800b11c
 8007d2c:	20001220 	.word	0x20001220
 8007d30:	2000203c 	.word	0x2000203c
 8007d34:	20002044 	.word	0x20002044
 8007d38:	42f00000 	.word	0x42f00000
 8007d3c:	200015d4 	.word	0x200015d4
 8007d40:	20002124 	.word	0x20002124
 8007d44:	20004960 	.word	0x20004960
 8007d48:	200020bc 	.word	0x200020bc
 8007d4c:	200020c0 	.word	0x200020c0
 8007d50:	200020c4 	.word	0x200020c4
 8007d54:	200020c8 	.word	0x200020c8
 8007d58:	200020cc 	.word	0x200020cc
 8007d5c:	080172ac 	.word	0x080172ac
 8007d60:	2000204c 	.word	0x2000204c
 8007d64:	080172b8 	.word	0x080172b8
 8007d68:	20002058 	.word	0x20002058
 8007d6c:	48000800 	.word	0x48000800
 8007d70:	200020d0 	.word	0x200020d0
 8007d74:	080172d0 	.word	0x080172d0
 8007d78:	20002128 	.word	0x20002128
 8007d7c:	080172dc 	.word	0x080172dc
 8007d80:	200020a0 	.word	0x200020a0
 8007d84:	2000212c 	.word	0x2000212c
 8007d88:	20002030 	.word	0x20002030
 8007d8c:	20002230 	.word	0x20002230
 8007d90:	080172c4 	.word	0x080172c4
 8007d94:	20002094 	.word	0x20002094
 8007d98:	200020b9 	.word	0x200020b9
 8007d9c:	200020ba 	.word	0x200020ba
	  else if (snow < 1.2){
 8007da0:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8007da4:	4b1b      	ldr	r3, [pc, #108]	; (8007e14 <main+0x1254>)
 8007da6:	4620      	mov	r0, r4
 8007da8:	4629      	mov	r1, r5
 8007daa:	f7f8 fffd 	bl	8000da8 <__aeabi_dcmplt>
 8007dae:	b160      	cbz	r0, 8007dca <main+0x120a>
	      snowoutput = 1;	     
 8007db0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007db4:	4b18      	ldr	r3, [pc, #96]	; (8007e18 <main+0x1258>)
 8007db6:	601a      	str	r2, [r3, #0]
	      sprintf(metrics[7], "Snow: True");
 8007db8:	4a18      	ldr	r2, [pc, #96]	; (8007e1c <main+0x125c>)
 8007dba:	4b19      	ldr	r3, [pc, #100]	; (8007e20 <main+0x1260>)
 8007dbc:	ca07      	ldmia	r2, {r0, r1, r2}
 8007dbe:	c303      	stmia	r3!, {r0, r1}
 8007dc0:	f823 2b02 	strh.w	r2, [r3], #2
 8007dc4:	0c12      	lsrs	r2, r2, #16
 8007dc6:	701a      	strb	r2, [r3, #0]
 8007dc8:	e740      	b.n	8007c4c <main+0x108c>
	      snowoutput = 0;
 8007dca:	2200      	movs	r2, #0
 8007dcc:	4b12      	ldr	r3, [pc, #72]	; (8007e18 <main+0x1258>)
 8007dce:	601a      	str	r2, [r3, #0]
	      sprintf(metrics[7], "Snow:False");
 8007dd0:	4a14      	ldr	r2, [pc, #80]	; (8007e24 <main+0x1264>)
 8007dd2:	4b13      	ldr	r3, [pc, #76]	; (8007e20 <main+0x1260>)
 8007dd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8007dd6:	c303      	stmia	r3!, {r0, r1}
 8007dd8:	f823 2b02 	strh.w	r2, [r3], #2
 8007ddc:	0c12      	lsrs	r2, r2, #16
 8007dde:	701a      	strb	r2, [r3, #0]
 8007de0:	e734      	b.n	8007c4c <main+0x108c>
	vbuf[(oled_current_row+j)][(oled_current_column+i)] = fontbig[a][j][i];
 8007de2:	f810 c003 	ldrb.w	ip, [r0, r3]
 8007de6:	f801 c003 	strb.w	ip, [r1, r3]
 8007dea:	3301      	adds	r3, #1
    for (i=0; i<12; i++)
 8007dec:	2b0c      	cmp	r3, #12
 8007dee:	d1f8      	bne.n	8007de2 <main+0x1222>
 8007df0:	3201      	adds	r2, #1
   for (j=0; j<32; j++)
 8007df2:	2a20      	cmp	r2, #32
 8007df4:	d009      	beq.n	8007e0a <main+0x124a>
 8007df6:	fb08 e002 	mla	r0, r8, r2, lr
 8007dfa:	4b0b      	ldr	r3, [pc, #44]	; (8007e28 <main+0x1268>)
 8007dfc:	4418      	add	r0, r3
 8007dfe:	eb06 11c2 	add.w	r1, r6, r2, lsl #7
 8007e02:	4b0a      	ldr	r3, [pc, #40]	; (8007e2c <main+0x126c>)
 8007e04:	4419      	add	r1, r3
  chDbgAssert(chRegFindThreadByWorkingArea(tdp->wbase) == NULL,
 8007e06:	2300      	movs	r3, #0
 8007e08:	e7eb      	b.n	8007de2 <main+0x1222>
  for (j=0;j<(strlen(text));j++)
 8007e0a:	3501      	adds	r5, #1
 8007e0c:	b2ed      	uxtb	r5, r5
 8007e0e:	360c      	adds	r6, #12
 8007e10:	b2f6      	uxtb	r6, r6
 8007e12:	e734      	b.n	8007c7e <main+0x10be>
 8007e14:	3ff33333 	.word	0x3ff33333
 8007e18:	20002128 	.word	0x20002128
 8007e1c:	080172e8 	.word	0x080172e8
 8007e20:	200020a0 	.word	0x200020a0
 8007e24:	080172f4 	.word	0x080172f4
 8007e28:	0800b18c 	.word	0x0800b18c
 8007e2c:	20002230 	.word	0x20002230

08007e30 <long_to_string_with_divisor>:
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
                                         long num,
                                         unsigned radix,
                                         long divisor) {
 8007e30:	b4f0      	push	{r4, r5, r6, r7}
  char *q;
  long l, ll;

  l = num;
  if (divisor == 0) {
    ll = num;
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	bf08      	it	eq
 8007e36:	460b      	moveq	r3, r1
  } else {
    ll = divisor;
  }

  q = p + MAX_FILLER;
 8007e38:	f100 070b 	add.w	r7, r0, #11
 8007e3c:	463c      	mov	r4, r7
  do {
    i = (int)(l % radix);
 8007e3e:	460e      	mov	r6, r1
 8007e40:	fbb1 f5f2 	udiv	r5, r1, r2
 8007e44:	fb02 1115 	mls	r1, r2, r5, r1
    i += '0';
 8007e48:	f101 0530 	add.w	r5, r1, #48	; 0x30
    if (i > '9')
 8007e4c:	2d39      	cmp	r5, #57	; 0x39
      i += 'A' - '0' - 10;
 8007e4e:	bfc8      	it	gt
 8007e50:	f101 0537 	addgt.w	r5, r1, #55	; 0x37
    *--q = i;
 8007e54:	f804 5d01 	strb.w	r5, [r4, #-1]!
    l /= radix;
 8007e58:	fbb6 f1f2 	udiv	r1, r6, r2
  } while ((ll /= radix) != 0);
 8007e5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1ec      	bne.n	8007e3e <long_to_string_with_divisor+0xe>
 8007e64:	1e43      	subs	r3, r0, #1

  i = (int)(p + MAX_FILLER - q);
 8007e66:	1b3f      	subs	r7, r7, r4
 8007e68:	19e1      	adds	r1, r4, r7
  do
    *p++ = *q++;
 8007e6a:	f814 2b01 	ldrb.w	r2, [r4], #1
 8007e6e:	f803 2f01 	strb.w	r2, [r3, #1]!
  while (--i);
 8007e72:	428c      	cmp	r4, r1
 8007e74:	d1f9      	bne.n	8007e6a <long_to_string_with_divisor+0x3a>

  return p;
}
 8007e76:	4438      	add	r0, r7
 8007e78:	bcf0      	pop	{r4, r5, r6, r7}
 8007e7a:	4770      	bx	lr
 8007e7c:	0000      	movs	r0, r0
	...

08007e80 <chCoreAllocAlignedWithOffsetI>:
 *
 * @iclass
 */
void *chCoreAllocAlignedWithOffsetI(size_t size,
                                    unsigned align,
                                    size_t offset) {
 8007e80:	b570      	push	{r4, r5, r6, lr}
 8007e82:	4605      	mov	r5, r0
 8007e84:	460e      	mov	r6, r1
 8007e86:	4614      	mov	r4, r2
  uint8_t *p, *next;

  chDbgCheckClassI();
 8007e88:	f001 fd72 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 8007e8c:	b116      	cbz	r6, 8007e94 <chCoreAllocAlignedWithOffsetI+0x14>
 8007e8e:	1e73      	subs	r3, r6, #1
 8007e90:	4233      	tst	r3, r6
 8007e92:	d002      	beq.n	8007e9a <chCoreAllocAlignedWithOffsetI+0x1a>
 8007e94:	480c      	ldr	r0, [pc, #48]	; (8007ec8 <chCoreAllocAlignedWithOffsetI+0x48>)
 8007e96:	f001 fd13 	bl	80098c0 <chSysHalt>

  size = MEM_ALIGN_NEXT(size, align);
 8007e9a:	1e6b      	subs	r3, r5, #1
 8007e9c:	4433      	add	r3, r6
 8007e9e:	4275      	negs	r5, r6
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8007ea0:	4a0a      	ldr	r2, [pc, #40]	; (8007ecc <chCoreAllocAlignedWithOffsetI+0x4c>)
 8007ea2:	6811      	ldr	r1, [r2, #0]
 8007ea4:	1908      	adds	r0, r1, r4
 8007ea6:	4430      	add	r0, r6
 8007ea8:	3801      	subs	r0, #1
 8007eaa:	4028      	ands	r0, r5
  size = MEM_ALIGN_NEXT(size, align);
 8007eac:	402b      	ands	r3, r5
  next = p + size;
 8007eae:	4403      	add	r3, r0

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 8007eb0:	6852      	ldr	r2, [r2, #4]
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d804      	bhi.n	8007ec0 <chCoreAllocAlignedWithOffsetI+0x40>
 8007eb6:	4299      	cmp	r1, r3
 8007eb8:	d804      	bhi.n	8007ec4 <chCoreAllocAlignedWithOffsetI+0x44>
    return NULL;
  }

  ch_memcore.nextmem = next;
 8007eba:	4a04      	ldr	r2, [pc, #16]	; (8007ecc <chCoreAllocAlignedWithOffsetI+0x4c>)
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}
    return NULL;
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	bd70      	pop	{r4, r5, r6, pc}
 8007ec4:	2000      	movs	r0, #0

  return p;
}
 8007ec6:	bd70      	pop	{r4, r5, r6, pc}
 8007ec8:	080173b8 	.word	0x080173b8
 8007ecc:	20002008 	.word	0x20002008

08007ed0 <chCoreAllocAlignedI.lto_priv.13>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8007ed0:	b508      	push	{r3, lr}

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f7ff ffd4 	bl	8007e80 <chCoreAllocAlignedWithOffsetI>
}
 8007ed8:	bd08      	pop	{r3, pc}
 8007eda:	bf00      	nop
 8007edc:	0000      	movs	r0, r0
	...

08007ee0 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8007ee0:	b40e      	push	{r1, r2, r3}
 8007ee2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee6:	ed2d 8b02 	vpush	{d8}
 8007eea:	b08e      	sub	sp, #56	; 0x38
 8007eec:	4606      	mov	r6, r0
 8007eee:	af19      	add	r7, sp, #100	; 0x64
 8007ef0:	f857 9b04 	ldr.w	r9, [r7], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8007ef4:	970d      	str	r7, [sp, #52]	; 0x34
  int n = 0;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	469b      	mov	fp, r3
 8007efa:	e1d6      	b.n	80082aa <chprintf+0x3ca>
    if (*fmt == '-') {
 8007efc:	f899 3001 	ldrb.w	r3, [r9, #1]
 8007f00:	2b2d      	cmp	r3, #45	; 0x2d
      fmt++;
 8007f02:	bf06      	itte	eq
 8007f04:	f109 0802 	addeq.w	r8, r9, #2
      left_align = TRUE;
 8007f08:	2301      	moveq	r3, #1
    left_align = FALSE;
 8007f0a:	2300      	movne	r3, #0
 8007f0c:	9301      	str	r3, [sp, #4]
    if (*fmt == '0') {
 8007f0e:	f898 3000 	ldrb.w	r3, [r8]
 8007f12:	2b30      	cmp	r3, #48	; 0x30
      fmt++;
 8007f14:	bf0c      	ite	eq
 8007f16:	f108 0801 	addeq.w	r8, r8, #1
    filler = ' ';
 8007f1a:	2320      	movne	r3, #32
 8007f1c:	9300      	str	r3, [sp, #0]
    width = 0;
 8007f1e:	2400      	movs	r4, #0
 8007f20:	e003      	b.n	8007f2a <chprintf+0x4a>
      width = width * 10 + c;
 8007f22:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007f26:	eb03 0444 	add.w	r4, r3, r4, lsl #1
      c = *fmt++;
 8007f2a:	f818 2b01 	ldrb.w	r2, [r8], #1
      if (c >= '0' && c <= '9')
 8007f2e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	2b09      	cmp	r3, #9
 8007f36:	d9f4      	bls.n	8007f22 <chprintf+0x42>
      else if (c == '*')
 8007f38:	2a2a      	cmp	r2, #42	; 0x2a
 8007f3a:	d102      	bne.n	8007f42 <chprintf+0x62>
        c = va_arg(ap, int);
 8007f3c:	783b      	ldrb	r3, [r7, #0]
 8007f3e:	3704      	adds	r7, #4
 8007f40:	e7ef      	b.n	8007f22 <chprintf+0x42>
    if (c == '.') {
 8007f42:	2a2e      	cmp	r2, #46	; 0x2e
 8007f44:	d043      	beq.n	8007fce <chprintf+0xee>
    precision = 0;
 8007f46:	2500      	movs	r5, #0
    if (c == 'l' || c == 'L') {
 8007f48:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 8007f4c:	2b4c      	cmp	r3, #76	; 0x4c
 8007f4e:	d050      	beq.n	8007ff2 <chprintf+0x112>
      is_long = (c >= 'A') && (c <= 'Z');
 8007f50:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8007f54:	b2db      	uxtb	r3, r3
    switch (c) {
 8007f56:	f1a2 0144 	sub.w	r1, r2, #68	; 0x44
 8007f5a:	2934      	cmp	r1, #52	; 0x34
 8007f5c:	f200 8165 	bhi.w	800822a <chprintf+0x34a>
 8007f60:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007f64:	016300bb 	.word	0x016300bb
 8007f68:	01630163 	.word	0x01630163
 8007f6c:	00bb0163 	.word	0x00bb0163
 8007f70:	01630163 	.word	0x01630163
 8007f74:	01630163 	.word	0x01630163
 8007f78:	015a0163 	.word	0x015a0163
 8007f7c:	01630163 	.word	0x01630163
 8007f80:	01630163 	.word	0x01630163
 8007f84:	01310163 	.word	0x01310163
 8007f88:	01630163 	.word	0x01630163
 8007f8c:	0163015d 	.word	0x0163015d
 8007f90:	01630163 	.word	0x01630163
 8007f94:	01630163 	.word	0x01630163
 8007f98:	01630163 	.word	0x01630163
 8007f9c:	01630163 	.word	0x01630163
 8007fa0:	00890163 	.word	0x00890163
 8007fa4:	016300bb 	.word	0x016300bb
 8007fa8:	016300d5 	.word	0x016300d5
 8007fac:	00bb0163 	.word	0x00bb0163
 8007fb0:	01630163 	.word	0x01630163
 8007fb4:	01630163 	.word	0x01630163
 8007fb8:	015a0163 	.word	0x015a0163
 8007fbc:	01630163 	.word	0x01630163
 8007fc0:	00950163 	.word	0x00950163
 8007fc4:	01310163 	.word	0x01310163
 8007fc8:	01630163 	.word	0x01630163
 8007fcc:	015d      	.short	0x015d
    if (c == '.') {
 8007fce:	2500      	movs	r5, #0
 8007fd0:	e003      	b.n	8007fda <chprintf+0xfa>
        precision *= 10;
 8007fd2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
        precision += c;
 8007fd6:	eb03 0545 	add.w	r5, r3, r5, lsl #1
        c = *fmt++;
 8007fda:	f818 2b01 	ldrb.w	r2, [r8], #1
        if (c >= '0' && c <= '9')
 8007fde:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	2b09      	cmp	r3, #9
 8007fe6:	d9f4      	bls.n	8007fd2 <chprintf+0xf2>
        else if (c == '*')
 8007fe8:	2a2a      	cmp	r2, #42	; 0x2a
 8007fea:	d1ad      	bne.n	8007f48 <chprintf+0x68>
          c = va_arg(ap, int);
 8007fec:	783b      	ldrb	r3, [r7, #0]
 8007fee:	3704      	adds	r7, #4
 8007ff0:	e7ef      	b.n	8007fd2 <chprintf+0xf2>
      if (*fmt)
 8007ff2:	f898 3000 	ldrb.w	r3, [r8]
 8007ff6:	b113      	cbz	r3, 8007ffe <chprintf+0x11e>
        c = *fmt++;
 8007ff8:	f108 0801 	add.w	r8, r8, #1
 8007ffc:	461a      	mov	r2, r3
    switch (c) {
 8007ffe:	f1a2 0344 	sub.w	r3, r2, #68	; 0x44
 8008002:	2b34      	cmp	r3, #52	; 0x34
 8008004:	f200 8111 	bhi.w	800822a <chprintf+0x34a>
 8008008:	e8df f013 	tbh	[pc, r3, lsl #1]
 800800c:	010f006d 	.word	0x010f006d
 8008010:	010f010f 	.word	0x010f010f
 8008014:	006d010f 	.word	0x006d010f
 8008018:	010f010f 	.word	0x010f010f
 800801c:	010f010f 	.word	0x010f010f
 8008020:	0106010f 	.word	0x0106010f
 8008024:	010f010f 	.word	0x010f010f
 8008028:	010f010f 	.word	0x010f010f
 800802c:	00dd010f 	.word	0x00dd010f
 8008030:	010f010f 	.word	0x010f010f
 8008034:	010f010c 	.word	0x010f010c
 8008038:	010f010f 	.word	0x010f010f
 800803c:	010f010f 	.word	0x010f010f
 8008040:	010f010f 	.word	0x010f010f
 8008044:	010f010f 	.word	0x010f010f
 8008048:	0035010f 	.word	0x0035010f
 800804c:	010f006d 	.word	0x010f006d
 8008050:	010f0081 	.word	0x010f0081
 8008054:	006d010f 	.word	0x006d010f
 8008058:	010f010f 	.word	0x010f010f
 800805c:	010f010f 	.word	0x010f010f
 8008060:	0106010f 	.word	0x0106010f
 8008064:	010f010f 	.word	0x010f010f
 8008068:	0060010f 	.word	0x0060010f
 800806c:	00dd010f 	.word	0x00dd010f
 8008070:	010f010f 	.word	0x010f010f
 8008074:	010c      	.short	0x010c
      *p++ = va_arg(ap, int);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 800807c:	f80a 3d1c 	strb.w	r3, [sl, #-28]!
 8008080:	46c1      	mov	r9, r8
 8008082:	3704      	adds	r7, #4
      filler = ' ';
 8008084:	2320      	movs	r3, #32
 8008086:	9300      	str	r3, [sp, #0]
      *p++ = va_arg(ap, int);
 8008088:	f10d 001d 	add.w	r0, sp, #29
 800808c:	e0a5      	b.n	80081da <chprintf+0x2fa>
    switch (c) {
 800808e:	46c1      	mov	r9, r8
      if ((s = va_arg(ap, char *)) == 0)
 8008090:	1d3a      	adds	r2, r7, #4
 8008092:	f8d7 a000 	ldr.w	sl, [r7]
 8008096:	f1ba 0f00 	cmp.w	sl, #0
 800809a:	f000 8122 	beq.w	80082e2 <chprintf+0x402>
      if (precision == 0)
 800809e:	2d00      	cmp	r5, #0
 80080a0:	f000 8113 	beq.w	80082ca <chprintf+0x3ea>
      for (p = s; *p && (--precision >= 0); p++)
 80080a4:	f89a 3000 	ldrb.w	r3, [sl]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 80c6 	beq.w	800823a <chprintf+0x35a>
 80080ae:	3d01      	subs	r5, #1
 80080b0:	f100 80c8 	bmi.w	8008244 <chprintf+0x364>
 80080b4:	4650      	mov	r0, sl
 80080b6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 80c7 	beq.w	800824e <chprintf+0x36e>
 80080c0:	3d01      	subs	r5, #1
 80080c2:	d5f8      	bpl.n	80080b6 <chprintf+0x1d6>
      if ((s = va_arg(ap, char *)) == 0)
 80080c4:	4617      	mov	r7, r2
      filler = ' ';
 80080c6:	2320      	movs	r3, #32
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	e086      	b.n	80081da <chprintf+0x2fa>
    switch (c) {
 80080cc:	46c1      	mov	r9, r8
 80080ce:	e7df      	b.n	8008090 <chprintf+0x1b0>
        s = "(null)";
 80080d0:	f8df a234 	ldr.w	sl, [pc, #564]	; 8008308 <chprintf+0x428>
      for (p = s; *p && (--precision >= 0); p++)
 80080d4:	f647 75fe 	movw	r5, #32766	; 0x7ffe
 80080d8:	e7ec      	b.n	80080b4 <chprintf+0x1d4>
      if (is_long)
 80080da:	2b19      	cmp	r3, #25
 80080dc:	d903      	bls.n	80080e6 <chprintf+0x206>
        l = va_arg(ap, int);
 80080de:	6839      	ldr	r1, [r7, #0]
 80080e0:	46c1      	mov	r9, r8
 80080e2:	3704      	adds	r7, #4
 80080e4:	e002      	b.n	80080ec <chprintf+0x20c>
        l = va_arg(ap, long);
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	46c1      	mov	r9, r8
 80080ea:	3704      	adds	r7, #4
      if (l < 0) {
 80080ec:	2900      	cmp	r1, #0
 80080ee:	db07      	blt.n	8008100 <chprintf+0x220>
    p = tmpbuf;
 80080f0:	a807      	add	r0, sp, #28
  return long_to_string_with_divisor(p, num, radix, 0);
 80080f2:	2300      	movs	r3, #0
 80080f4:	220a      	movs	r2, #10
 80080f6:	f7ff fe9b 	bl	8007e30 <long_to_string_with_divisor>
    s = tmpbuf;
 80080fa:	f10d 0a1c 	add.w	sl, sp, #28
 80080fe:	e06c      	b.n	80081da <chprintf+0x2fa>
        *p++ = '-';
 8008100:	232d      	movs	r3, #45	; 0x2d
 8008102:	f88d 301c 	strb.w	r3, [sp, #28]
        l = -l;
 8008106:	4249      	negs	r1, r1
        *p++ = '-';
 8008108:	f10d 001d 	add.w	r0, sp, #29
 800810c:	e7f1      	b.n	80080f2 <chprintf+0x212>
      f = (float) va_arg(ap, double);
 800810e:	1dfb      	adds	r3, r7, #7
 8008110:	f023 0307 	bic.w	r3, r3, #7
 8008114:	f103 0708 	add.w	r7, r3, #8
 8008118:	e9d3 0100 	ldrd	r0, r1, [r3]
 800811c:	f7f8 feaa 	bl	8000e74 <__aeabi_d2f>
 8008120:	ee08 0a10 	vmov	s16, r0
      if (f < 0) {
 8008124:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800812c:	d443      	bmi.n	80081b6 <chprintf+0x2d6>
    p = tmpbuf;
 800812e:	f10d 091c 	add.w	r9, sp, #28
      p = ftoa(p, f, precision);
 8008132:	ee18 0a10 	vmov	r0, s16
 8008136:	f7f8 fb71 	bl	800081c <__aeabi_f2d>
 800813a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  if ((precision == 0) || (precision > FLOAT_PRECISION))
 800813e:	1e6b      	subs	r3, r5, #1
    precision = FLOAT_PRECISION;
 8008140:	2b09      	cmp	r3, #9
 8008142:	bf34      	ite	cc
 8008144:	462b      	movcc	r3, r5
 8008146:	2309      	movcs	r3, #9
  precision = pow10[precision - 1];
 8008148:	3b01      	subs	r3, #1
 800814a:	4a6d      	ldr	r2, [pc, #436]	; (8008300 <chprintf+0x420>)
 800814c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  l = (long)num;
 8008150:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008154:	edcd 7a02 	vstr	s15, [sp, #8]
  p = long_to_string_with_divisor(p, l, 10, 0);
 8008158:	2300      	movs	r3, #0
 800815a:	220a      	movs	r2, #10
 800815c:	ee17 1a90 	vmov	r1, s15
 8008160:	4648      	mov	r0, r9
 8008162:	f7ff fe65 	bl	8007e30 <long_to_string_with_divisor>
  *p++ = '.';
 8008166:	4681      	mov	r9, r0
 8008168:	232e      	movs	r3, #46	; 0x2e
 800816a:	f809 3b01 	strb.w	r3, [r9], #1
  l = (long)((num - l) * precision);
 800816e:	9802      	ldr	r0, [sp, #8]
 8008170:	f7f8 fb42 	bl	80007f8 <__aeabi_i2d>
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800817c:	f7f8 f9ee 	bl	800055c <__aeabi_dsub>
 8008180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008184:	4628      	mov	r0, r5
 8008186:	f7f8 fb27 	bl	80007d8 <__aeabi_ui2d>
 800818a:	4602      	mov	r2, r0
 800818c:	460b      	mov	r3, r1
 800818e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008192:	f7f8 fb97 	bl	80008c4 <__aeabi_dmul>
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 8008196:	4b5b      	ldr	r3, [pc, #364]	; (8008304 <chprintf+0x424>)
 8008198:	fba3 3505 	umull	r3, r5, r3, r5
 800819c:	08ed      	lsrs	r5, r5, #3
  l = (long)((num - l) * precision);
 800819e:	f7f8 fe41 	bl	8000e24 <__aeabi_d2iz>
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 80081a2:	462b      	mov	r3, r5
 80081a4:	220a      	movs	r2, #10
 80081a6:	4601      	mov	r1, r0
 80081a8:	4648      	mov	r0, r9
 80081aa:	f7ff fe41 	bl	8007e30 <long_to_string_with_divisor>
 80081ae:	46c1      	mov	r9, r8
    s = tmpbuf;
 80081b0:	f10d 0a1c 	add.w	sl, sp, #28
 80081b4:	e011      	b.n	80081da <chprintf+0x2fa>
        *p++ = '-';
 80081b6:	232d      	movs	r3, #45	; 0x2d
 80081b8:	f88d 301c 	strb.w	r3, [sp, #28]
        f = -f;
 80081bc:	eeb1 8a48 	vneg.f32	s16, s16
        *p++ = '-';
 80081c0:	f10d 091d 	add.w	r9, sp, #29
 80081c4:	e7b5      	b.n	8008132 <chprintf+0x252>
 80081c6:	46c1      	mov	r9, r8
      c = 10;
 80081c8:	220a      	movs	r2, #10
        l = va_arg(ap, unsigned int);
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	3704      	adds	r7, #4
  return long_to_string_with_divisor(p, num, radix, 0);
 80081ce:	2300      	movs	r3, #0
 80081d0:	a807      	add	r0, sp, #28
 80081d2:	f7ff fe2d 	bl	8007e30 <long_to_string_with_divisor>
    s = tmpbuf;
 80081d6:	f10d 0a1c 	add.w	sl, sp, #28
    i = (int)(p - s);
 80081da:	eba0 050a 	sub.w	r5, r0, sl
    if ((width -= i) < 0)
 80081de:	1b64      	subs	r4, r4, r5
 80081e0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    if (left_align == FALSE)
 80081e4:	9b01      	ldr	r3, [sp, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d144      	bne.n	8008274 <chprintf+0x394>
      width = -width;
 80081ea:	f1c4 0800 	rsb	r8, r4, #0
    if (width < 0) {
 80081ee:	f1b8 0f00 	cmp.w	r8, #0
 80081f2:	da3e      	bge.n	8008272 <chprintf+0x392>
      if (*s == '-' && filler == '0') {
 80081f4:	f89a 3000 	ldrb.w	r3, [sl]
 80081f8:	2b2d      	cmp	r3, #45	; 0x2d
 80081fa:	d02c      	beq.n	8008256 <chprintf+0x376>
        streamPut(chp, (uint8_t)filler);
 80081fc:	6833      	ldr	r3, [r6, #0]
 80081fe:	68db      	ldr	r3, [r3, #12]
 8008200:	9900      	ldr	r1, [sp, #0]
 8008202:	4630      	mov	r0, r6
 8008204:	4798      	blx	r3
      } while (++width != 0);
 8008206:	f118 0801 	adds.w	r8, r8, #1
 800820a:	d1f7      	bne.n	80081fc <chprintf+0x31c>
 800820c:	44a3      	add	fp, r4
    while (--i >= 0) {
 800820e:	3d01      	subs	r5, #1
      } while (++width != 0);
 8008210:	bf58      	it	pl
 8008212:	4644      	movpl	r4, r8
    while (--i >= 0) {
 8008214:	d530      	bpl.n	8008278 <chprintf+0x398>
 8008216:	e048      	b.n	80082aa <chprintf+0x3ca>
 8008218:	46c1      	mov	r9, r8
      c = 8;
 800821a:	2208      	movs	r2, #8
 800821c:	e7d5      	b.n	80081ca <chprintf+0x2ea>
    switch (c) {
 800821e:	46c1      	mov	r9, r8
      c = 16;
 8008220:	2210      	movs	r2, #16
 8008222:	e7d2      	b.n	80081ca <chprintf+0x2ea>
    switch (c) {
 8008224:	46c1      	mov	r9, r8
      c = 16;
 8008226:	2210      	movs	r2, #16
 8008228:	e7cf      	b.n	80081ca <chprintf+0x2ea>
      *p++ = c;
 800822a:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 800822e:	f80a 2d1c 	strb.w	r2, [sl, #-28]!
 8008232:	46c1      	mov	r9, r8
 8008234:	f10d 001d 	add.w	r0, sp, #29
 8008238:	e7cf      	b.n	80081da <chprintf+0x2fa>
      if ((s = va_arg(ap, char *)) == 0)
 800823a:	4617      	mov	r7, r2
      for (p = s; *p && (--precision >= 0); p++)
 800823c:	4650      	mov	r0, sl
      filler = ' ';
 800823e:	2320      	movs	r3, #32
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	e7ca      	b.n	80081da <chprintf+0x2fa>
      if ((s = va_arg(ap, char *)) == 0)
 8008244:	4617      	mov	r7, r2
      for (p = s; *p && (--precision >= 0); p++)
 8008246:	4650      	mov	r0, sl
      filler = ' ';
 8008248:	2320      	movs	r3, #32
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	e7c5      	b.n	80081da <chprintf+0x2fa>
      if ((s = va_arg(ap, char *)) == 0)
 800824e:	4617      	mov	r7, r2
      filler = ' ';
 8008250:	2320      	movs	r3, #32
 8008252:	9300      	str	r3, [sp, #0]
 8008254:	e7c1      	b.n	80081da <chprintf+0x2fa>
      if (*s == '-' && filler == '0') {
 8008256:	9b00      	ldr	r3, [sp, #0]
 8008258:	2b30      	cmp	r3, #48	; 0x30
 800825a:	d1cf      	bne.n	80081fc <chprintf+0x31c>
        streamPut(chp, (uint8_t)*s++);
 800825c:	f10a 0a01 	add.w	sl, sl, #1
 8008260:	6833      	ldr	r3, [r6, #0]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	212d      	movs	r1, #45	; 0x2d
 8008266:	4630      	mov	r0, r6
 8008268:	4798      	blx	r3
        n++;
 800826a:	f10b 0b01 	add.w	fp, fp, #1
        i--;
 800826e:	3d01      	subs	r5, #1
 8008270:	e7c4      	b.n	80081fc <chprintf+0x31c>
      width = -width;
 8008272:	4644      	mov	r4, r8
    while (--i >= 0) {
 8008274:	3d01      	subs	r5, #1
 8008276:	d40c      	bmi.n	8008292 <chprintf+0x3b2>
      } while (++width != 0);
 8008278:	46d0      	mov	r8, sl
 800827a:	ebab 0a0a 	sub.w	sl, fp, sl
      streamPut(chp, (uint8_t)*s++);
 800827e:	6833      	ldr	r3, [r6, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008286:	4630      	mov	r0, r6
 8008288:	4798      	blx	r3
 800828a:	eb08 0b0a 	add.w	fp, r8, sl
    while (--i >= 0) {
 800828e:	3d01      	subs	r5, #1
 8008290:	d5f5      	bpl.n	800827e <chprintf+0x39e>
    while (width) {
 8008292:	b154      	cbz	r4, 80082aa <chprintf+0x3ca>
 8008294:	4625      	mov	r5, r4
 8008296:	f8dd 8000 	ldr.w	r8, [sp]
      streamPut(chp, (uint8_t)filler);
 800829a:	6833      	ldr	r3, [r6, #0]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	4641      	mov	r1, r8
 80082a0:	4630      	mov	r0, r6
 80082a2:	4798      	blx	r3
    while (width) {
 80082a4:	3d01      	subs	r5, #1
 80082a6:	d1f8      	bne.n	800829a <chprintf+0x3ba>
 80082a8:	44a3      	add	fp, r4
    c = *fmt++;
 80082aa:	f109 0801 	add.w	r8, r9, #1
 80082ae:	f899 1000 	ldrb.w	r1, [r9]
    if (c == 0)
 80082b2:	b1e1      	cbz	r1, 80082ee <chprintf+0x40e>
    if (c != '%') {
 80082b4:	2925      	cmp	r1, #37	; 0x25
 80082b6:	f43f ae21 	beq.w	8007efc <chprintf+0x1c>
      streamPut(chp, (uint8_t)c);
 80082ba:	6833      	ldr	r3, [r6, #0]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	4630      	mov	r0, r6
 80082c0:	4798      	blx	r3
      n++;
 80082c2:	f10b 0b01 	add.w	fp, fp, #1
    c = *fmt++;
 80082c6:	46c1      	mov	r9, r8
 80082c8:	e7ef      	b.n	80082aa <chprintf+0x3ca>
      for (p = s; *p && (--precision >= 0); p++)
 80082ca:	f89a 3000 	ldrb.w	r3, [sl]
 80082ce:	f647 75fe 	movw	r5, #32766	; 0x7ffe
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f47f aeee 	bne.w	80080b4 <chprintf+0x1d4>
      if ((s = va_arg(ap, char *)) == 0)
 80082d8:	4617      	mov	r7, r2
 80082da:	4650      	mov	r0, sl
      filler = ' ';
 80082dc:	2320      	movs	r3, #32
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	e77b      	b.n	80081da <chprintf+0x2fa>
      if (precision == 0)
 80082e2:	2d00      	cmp	r5, #0
 80082e4:	f43f aef4 	beq.w	80080d0 <chprintf+0x1f0>
        s = "(null)";
 80082e8:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8008308 <chprintf+0x428>
 80082ec:	e6da      	b.n	80080a4 <chprintf+0x1c4>
 80082ee:	4658      	mov	r0, fp
  formatted_bytes = chvprintf(chp, fmt, ap);
  va_end(ap);

  return formatted_bytes;
}
 80082f0:	b00e      	add	sp, #56	; 0x38
 80082f2:	ecbd 8b02 	vpop	{d8}
 80082f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fa:	b003      	add	sp, #12
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	080174a4 	.word	0x080174a4
 8008304:	cccccccd 	.word	0xcccccccd
 8008308:	0801749c 	.word	0x0801749c
 800830c:	00000000 	.word	0x00000000

08008310 <_port_irq_epilogue>:
 8008310:	2320      	movs	r3, #32
 8008312:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8008316:	4b12      	ldr	r3, [pc, #72]	; (8008360 <_port_irq_epilogue+0x50>)
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800831e:	d103      	bne.n	8008328 <_port_irq_epilogue+0x18>
 8008320:	2300      	movs	r3, #0
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	4770      	bx	lr
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
#else
  uint32_t result;

  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8008328:	eef1 3a10 	vmrs	r3, fpscr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800832c:	f3ef 8309 	mrs	r3, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8008330:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008334:	f843 2c4c 	str.w	r2, [r3, #-76]
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 8008338:	4a0a      	ldr	r2, [pc, #40]	; (8008364 <_port_irq_epilogue+0x54>)
 800833a:	68d2      	ldr	r2, [r2, #12]
 800833c:	f843 2c08 	str.w	r2, [r3, #-8]
    ctxp--;
 8008340:	f1a3 0268 	sub.w	r2, r3, #104	; 0x68
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008344:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
 8008348:	4a07      	ldr	r2, [pc, #28]	; (8008368 <_port_irq_epilogue+0x58>)
 800834a:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->prio;
 800834c:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800834e:	6889      	ldr	r1, [r1, #8]
 8008350:	6892      	ldr	r2, [r2, #8]
 8008352:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8008354:	bf8c      	ite	hi
 8008356:	4a05      	ldrhi	r2, [pc, #20]	; (800836c <_port_irq_epilogue+0x5c>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 8008358:	4a05      	ldrls	r2, [pc, #20]	; (8008370 <_port_irq_epilogue+0x60>)
 800835a:	f843 2c50 	str.w	r2, [r3, #-80]
 800835e:	4770      	bx	lr
 8008360:	e000ed00 	.word	0xe000ed00
 8008364:	e000ef30 	.word	0xe000ef30
 8008368:	200015dc 	.word	0x200015dc
 800836c:	080002f5 	.word	0x080002f5
 8008370:	08000300 	.word	0x08000300
	...

08008380 <SVC_Handler>:
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 8008380:	4a06      	ldr	r2, [pc, #24]	; (800839c <SVC_Handler+0x1c>)
 8008382:	6853      	ldr	r3, [r2, #4]
 8008384:	f023 0301 	bic.w	r3, r3, #1
 8008388:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800838a:	f3ef 8309 	mrs	r3, PSP
  ctxp++;
 800838e:	3368      	adds	r3, #104	; 0x68
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008390:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008394:	2300      	movs	r3, #0
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	4770      	bx	lr
 800839c:	e000ef30 	.word	0xe000ef30

080083a0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 80083a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083a4:	4607      	mov	r7, r0
 80083a6:	460e      	mov	r6, r1
  event_listener_t *elp;

  chDbgCheckClassI();
 80083a8:	f001 fae2 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck(esp != NULL);
 80083ac:	b12f      	cbz	r7, 80083ba <chEvtBroadcastFlagsI+0x1a>

  elp = esp->next;
 80083ae:	683c      	ldr	r4, [r7, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 80083b0:	42a7      	cmp	r7, r4
 80083b2:	d030      	beq.n	8008416 <chEvtBroadcastFlagsI+0x76>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
 80083b4:	f04f 0800 	mov.w	r8, #0
 80083b8:	e010      	b.n	80083dc <chEvtBroadcastFlagsI+0x3c>
  chDbgCheck(esp != NULL);
 80083ba:	4818      	ldr	r0, [pc, #96]	; (800841c <chEvtBroadcastFlagsI+0x7c>)
 80083bc:	f001 fa80 	bl	80098c0 <chSysHalt>
  chDbgCheck(tp != NULL);
 80083c0:	4817      	ldr	r0, [pc, #92]	; (8008420 <chEvtBroadcastFlagsI+0x80>)
 80083c2:	f001 fa7d 	bl	80098c0 <chSysHalt>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80083c6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 80083c8:	4213      	tst	r3, r2
 80083ca:	d004      	beq.n	80083d6 <chEvtBroadcastFlagsI+0x36>
    tp->u.rdymsg = MSG_OK;
 80083cc:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
    (void) chSchReadyI(tp);
 80083d0:	4628      	mov	r0, r5
 80083d2:	f001 fc25 	bl	8009c20 <chSchReadyI>
    elp = elp->next;
 80083d6:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80083d8:	42a7      	cmp	r7, r4
 80083da:	d01c      	beq.n	8008416 <chEvtBroadcastFlagsI+0x76>
    elp->flags |= flags;
 80083dc:	68e3      	ldr	r3, [r4, #12]
 80083de:	4333      	orrs	r3, r6
 80083e0:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 80083e2:	b116      	cbz	r6, 80083ea <chEvtBroadcastFlagsI+0x4a>
        ((elp->flags & elp->wflags) != (eventflags_t)0)) {
 80083e4:	6922      	ldr	r2, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 80083e6:	4213      	tst	r3, r2
 80083e8:	d0f5      	beq.n	80083d6 <chEvtBroadcastFlagsI+0x36>
      chEvtSignalI(elp->listener, elp->events);
 80083ea:	6865      	ldr	r5, [r4, #4]
 80083ec:	f8d4 9008 	ldr.w	r9, [r4, #8]
  chDbgCheckClassI();
 80083f0:	f001 fabe 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 80083f4:	2d00      	cmp	r5, #0
 80083f6:	d0e3      	beq.n	80083c0 <chEvtBroadcastFlagsI+0x20>
  tp->epending |= events;
 80083f8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80083fa:	ea49 0303 	orr.w	r3, r9, r3
 80083fe:	636b      	str	r3, [r5, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008400:	f895 2020 	ldrb.w	r2, [r5, #32]
 8008404:	2a0a      	cmp	r2, #10
 8008406:	d0de      	beq.n	80083c6 <chEvtBroadcastFlagsI+0x26>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008408:	2a0b      	cmp	r2, #11
 800840a:	d1e4      	bne.n	80083d6 <chEvtBroadcastFlagsI+0x36>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800840c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 800840e:	ea32 0303 	bics.w	r3, r2, r3
 8008412:	d1e0      	bne.n	80083d6 <chEvtBroadcastFlagsI+0x36>
 8008414:	e7da      	b.n	80083cc <chEvtBroadcastFlagsI+0x2c>
 8008416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800841a:	bf00      	nop
 800841c:	080173f8 	.word	0x080173f8
 8008420:	08017428 	.word	0x08017428
	...

08008430 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008430:	b508      	push	{r3, lr}

  chDbgCheck(mp != NULL);
 8008432:	b128      	cbz	r0, 8008440 <chMtxObjectInit+0x10>
 8008434:	4603      	mov	r3, r0
  tqp->next = (thread_t *)tqp;
 8008436:	6018      	str	r0, [r3, #0]
  tqp->prev = (thread_t *)tqp;
 8008438:	6058      	str	r0, [r3, #4]

  queue_init(&mp->queue);
  mp->owner = NULL;
 800843a:	2200      	movs	r2, #0
 800843c:	6082      	str	r2, [r0, #8]
 800843e:	bd08      	pop	{r3, pc}
  chDbgCheck(mp != NULL);
 8008440:	4801      	ldr	r0, [pc, #4]	; (8008448 <chMtxObjectInit+0x18>)
 8008442:	f001 fa3d 	bl	80098c0 <chSysHalt>
 8008446:	bf00      	nop
 8008448:	0801739c 	.word	0x0801739c
 800844c:	00000000 	.word	0x00000000

08008450 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8008450:	b430      	push	{r4, r5}
  return DWT->CYCCNT;
 8008452:	4b0e      	ldr	r3, [pc, #56]	; (800848c <chTMStopMeasurementX+0x3c>)
 8008454:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8008456:	4a0e      	ldr	r2, [pc, #56]	; (8008490 <chTMStopMeasurementX+0x40>)
 8008458:	f8d2 1884 	ldr.w	r1, [r2, #2180]	; 0x884
  tmp->n++;
 800845c:	68c2      	ldr	r2, [r0, #12]
 800845e:	3201      	adds	r2, #1
 8008460:	60c2      	str	r2, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8008462:	6882      	ldr	r2, [r0, #8]
 8008464:	1a9b      	subs	r3, r3, r2
 8008466:	1a5b      	subs	r3, r3, r1
 8008468:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800846a:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 800846e:	18e4      	adds	r4, r4, r3
 8008470:	f145 0500 	adc.w	r5, r5, #0
 8008474:	e9c0 4504 	strd	r4, r5, [r0, #16]
  if (tmp->last > tmp->worst) {
 8008478:	6842      	ldr	r2, [r0, #4]
 800847a:	4293      	cmp	r3, r2
    tmp->worst = tmp->last;
 800847c:	bf88      	it	hi
 800847e:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8008480:	6802      	ldr	r2, [r0, #0]
 8008482:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 8008484:	bf38      	it	cc
 8008486:	6003      	strcc	r3, [r0, #0]
}
 8008488:	bc30      	pop	{r4, r5}
 800848a:	4770      	bx	lr
 800848c:	e0001000 	.word	0xe0001000
 8008490:	200015dc 	.word	0x200015dc
	...

080084a0 <chTMStartMeasurementX>:
 80084a0:	4b01      	ldr	r3, [pc, #4]	; (80084a8 <chTMStartMeasurementX+0x8>)
 80084a2:	685b      	ldr	r3, [r3, #4]
  tmp->last = chSysGetRealtimeCounterX();
 80084a4:	6083      	str	r3, [r0, #8]
 80084a6:	4770      	bx	lr
 80084a8:	e0001000 	.word	0xe0001000
 80084ac:	00000000 	.word	0x00000000

080084b0 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 80084b0:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->next != (const thread_t *)tqp);
 80084b2:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 80084b4:	4298      	cmp	r0, r3
 80084b6:	d01a      	beq.n	80084ee <chThdDequeueAllI+0x3e>
 80084b8:	460d      	mov	r5, r1
 80084ba:	4604      	mov	r4, r0
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->next;

  tqp->next             = tp->queue.next;
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	6002      	str	r2, [r0, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 80084c0:	6050      	str	r0, [r2, #4]

  chDbgAssert(queue_notempty(tqp), "empty queue");

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");
 80084c2:	f893 2020 	ldrb.w	r2, [r3, #32]
 80084c6:	2a04      	cmp	r2, #4
 80084c8:	d002      	beq.n	80084d0 <chThdDequeueAllI+0x20>
 80084ca:	4809      	ldr	r0, [pc, #36]	; (80084f0 <chThdDequeueAllI+0x40>)
 80084cc:	f001 f9f8 	bl	80098c0 <chSysHalt>

  tp->u.rdymsg = msg;
 80084d0:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 80084d2:	4618      	mov	r0, r3
 80084d4:	f001 fba4 	bl	8009c20 <chSchReadyI>
  return (bool)(tqp->next != (const thread_t *)tqp);
 80084d8:	6823      	ldr	r3, [r4, #0]
 80084da:	429c      	cmp	r4, r3
 80084dc:	d007      	beq.n	80084ee <chThdDequeueAllI+0x3e>
  tqp->next             = tp->queue.next;
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	6022      	str	r2, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 80084e2:	6054      	str	r4, [r2, #4]
  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");
 80084e4:	f893 2020 	ldrb.w	r2, [r3, #32]
 80084e8:	2a04      	cmp	r2, #4
 80084ea:	d1ee      	bne.n	80084ca <chThdDequeueAllI+0x1a>
 80084ec:	e7f0      	b.n	80084d0 <chThdDequeueAllI+0x20>
 80084ee:	bd38      	pop	{r3, r4, r5, pc}
 80084f0:	0801737c 	.word	0x0801737c
	...

08008500 <chThdDequeueNextI>:
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008500:	b508      	push	{r3, lr}
  return (bool)(tqp->next != (const thread_t *)tqp);
 8008502:	6803      	ldr	r3, [r0, #0]
  if (queue_notempty(tqp)) {
 8008504:	4298      	cmp	r0, r3
 8008506:	d00d      	beq.n	8008524 <chThdDequeueNextI+0x24>
  tqp->next             = tp->queue.next;
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	6002      	str	r2, [r0, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 800850c:	6050      	str	r0, [r2, #4]
 800850e:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008512:	2a04      	cmp	r2, #4
 8008514:	d002      	beq.n	800851c <chThdDequeueNextI+0x1c>
 8008516:	4804      	ldr	r0, [pc, #16]	; (8008528 <chThdDequeueNextI+0x28>)
 8008518:	f001 f9d2 	bl	80098c0 <chSysHalt>
  tp->u.rdymsg = msg;
 800851c:	6259      	str	r1, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 800851e:	4618      	mov	r0, r3
 8008520:	f001 fb7e 	bl	8009c20 <chSchReadyI>
 8008524:	bd08      	pop	{r3, pc}
 8008526:	bf00      	nop
 8008528:	0801737c 	.word	0x0801737c
 800852c:	00000000 	.word	0x00000000

08008530 <chThdEnqueueTimeoutS>:
  if (TIME_IMMEDIATE == timeout) {
 8008530:	b159      	cbz	r1, 800854a <chThdEnqueueTimeoutS+0x1a>
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008532:	b508      	push	{r3, lr}
  queue_insert(currp, tqp);
 8008534:	4b06      	ldr	r3, [pc, #24]	; (8008550 <chThdEnqueueTimeoutS+0x20>)
 8008536:	699b      	ldr	r3, [r3, #24]
  tp->queue.next             = (thread_t *)tqp;
 8008538:	6018      	str	r0, [r3, #0]
  tp->queue.prev             = tqp->prev;
 800853a:	6842      	ldr	r2, [r0, #4]
 800853c:	605a      	str	r2, [r3, #4]
  tp->queue.prev->queue.next = tp;
 800853e:	6013      	str	r3, [r2, #0]
  tqp->prev                  = tp;
 8008540:	6043      	str	r3, [r0, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8008542:	2004      	movs	r0, #4
 8008544:	f001 fa2c 	bl	80099a0 <chSchGoSleepTimeoutS>
 8008548:	bd08      	pop	{r3, pc}
    return MSG_TIMEOUT;
 800854a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800854e:	4770      	bx	lr
 8008550:	200015dc 	.word	0x200015dc
	...

08008560 <chThdResumeI>:
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008560:	b508      	push	{r3, lr}
  if (*trp != NULL) {
 8008562:	6803      	ldr	r3, [r0, #0]
 8008564:	b163      	cbz	r3, 8008580 <chThdResumeI+0x20>
    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");
 8008566:	f893 2020 	ldrb.w	r2, [r3, #32]
 800856a:	2a03      	cmp	r2, #3
 800856c:	d002      	beq.n	8008574 <chThdResumeI+0x14>
 800856e:	4805      	ldr	r0, [pc, #20]	; (8008584 <chThdResumeI+0x24>)
 8008570:	f001 f9a6 	bl	80098c0 <chSysHalt>
    *trp = NULL;
 8008574:	2200      	movs	r2, #0
 8008576:	6002      	str	r2, [r0, #0]
    tp->u.rdymsg = msg;
 8008578:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 800857a:	4618      	mov	r0, r3
 800857c:	f001 fb50 	bl	8009c20 <chSchReadyI>
 8008580:	bd08      	pop	{r3, pc}
 8008582:	bf00      	nop
 8008584:	08017474 	.word	0x08017474
	...

08008590 <chThdSuspendTimeoutS>:
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8008590:	b508      	push	{r3, lr}
  return ch.rlist.current;
 8008592:	4b08      	ldr	r3, [pc, #32]	; (80085b4 <chThdSuspendTimeoutS+0x24>)
 8008594:	699b      	ldr	r3, [r3, #24]
  chDbgAssert(*trp == NULL, "not NULL");
 8008596:	6802      	ldr	r2, [r0, #0]
 8008598:	b112      	cbz	r2, 80085a0 <chThdSuspendTimeoutS+0x10>
 800859a:	4807      	ldr	r0, [pc, #28]	; (80085b8 <chThdSuspendTimeoutS+0x28>)
 800859c:	f001 f990 	bl	80098c0 <chSysHalt>
  if (TIME_IMMEDIATE == timeout) {
 80085a0:	b129      	cbz	r1, 80085ae <chThdSuspendTimeoutS+0x1e>
  *trp = tp;
 80085a2:	6003      	str	r3, [r0, #0]
  tp->u.wttrp = trp;
 80085a4:	6258      	str	r0, [r3, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80085a6:	2003      	movs	r0, #3
 80085a8:	f001 f9fa 	bl	80099a0 <chSchGoSleepTimeoutS>
 80085ac:	bd08      	pop	{r3, pc}
    return MSG_TIMEOUT;
 80085ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80085b2:	bd08      	pop	{r3, pc}
 80085b4:	200015dc 	.word	0x200015dc
 80085b8:	0801745c 	.word	0x0801745c
 80085bc:	00000000 	.word	0x00000000

080085c0 <chCoreAllocAlignedWithOffset>:
 *
 * @api
 */
void *chCoreAllocAlignedWithOffset(size_t size,
                                   unsigned align,
                                   size_t offset) {
 80085c0:	b570      	push	{r4, r5, r6, lr}
 80085c2:	4604      	mov	r4, r0
 80085c4:	460d      	mov	r5, r1
 80085c6:	4616      	mov	r6, r2
 80085c8:	2320      	movs	r3, #32
 80085ca:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80085ce:	f001 fc67 	bl	8009ea0 <_dbg_check_lock>
  void *p;

  chSysLock();
  p = chCoreAllocAlignedWithOffsetI(size, align, offset);
 80085d2:	4632      	mov	r2, r6
 80085d4:	4629      	mov	r1, r5
 80085d6:	4620      	mov	r0, r4
 80085d8:	f7ff fc52 	bl	8007e80 <chCoreAllocAlignedWithOffsetI>
 80085dc:	4604      	mov	r4, r0
  _dbg_check_unlock();
 80085de:	f001 fc2f 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80085e2:	4b08      	ldr	r3, [pc, #32]	; (8008604 <chCoreAllocAlignedWithOffset+0x44>)
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d004      	beq.n	80085f4 <chCoreAllocAlignedWithOffset+0x34>
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	6899      	ldr	r1, [r3, #8]
 80085ee:	6893      	ldr	r3, [r2, #8]
 80085f0:	4299      	cmp	r1, r3
 80085f2:	d304      	bcc.n	80085fe <chCoreAllocAlignedWithOffset+0x3e>
 80085f4:	2300      	movs	r3, #0
 80085f6:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return p;
}
 80085fa:	4620      	mov	r0, r4
 80085fc:	bd70      	pop	{r4, r5, r6, pc}
 80085fe:	4802      	ldr	r0, [pc, #8]	; (8008608 <chCoreAllocAlignedWithOffset+0x48>)
 8008600:	f001 f95e 	bl	80098c0 <chSysHalt>
 8008604:	200015dc 	.word	0x200015dc
 8008608:	08017358 	.word	0x08017358
 800860c:	00000000 	.word	0x00000000

08008610 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr)
{
 8008610:	b510      	push	{r4, lr}
 8008612:	4604      	mov	r4, r0
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);
 8008614:	1e08      	subs	r0, r1, #0
 8008616:	db05      	blt.n	8008624 <_sbrk_r+0x14>
 *
 * @api
 */
static inline void *chCoreAlloc(size_t size) {

  return chCoreAllocAlignedWithOffset(size, PORT_NATURAL_ALIGN, 0U);
 8008618:	2200      	movs	r2, #0
 800861a:	2104      	movs	r1, #4
 800861c:	f7ff ffd0 	bl	80085c0 <chCoreAllocAlignedWithOffset>

  p = chCoreAlloc((size_t)incr);
  if (p == NULL) {
 8008620:	b118      	cbz	r0, 800862a <_sbrk_r+0x1a>
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8008622:	bd10      	pop	{r4, pc}
  chDbgCheck(incr >= 0);
 8008624:	4803      	ldr	r0, [pc, #12]	; (8008634 <_sbrk_r+0x24>)
 8008626:	f001 f94b 	bl	80098c0 <chSysHalt>
    __errno_r(r) = ENOMEM;
 800862a:	230c      	movs	r3, #12
 800862c:	6023      	str	r3, [r4, #0]
    return (caddr_t)-1;
 800862e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008632:	bd10      	pop	{r4, pc}
 8008634:	08017494 	.word	0x08017494
	...

08008640 <chMBPostTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBPostTimeout(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8008640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008644:	4604      	mov	r4, r0
 8008646:	460f      	mov	r7, r1
 8008648:	4615      	mov	r5, r2
 800864a:	2320      	movs	r3, #32
 800864c:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8008650:	f001 fc26 	bl	8009ea0 <_dbg_check_lock>
 * @sclass
 */
msg_t chMBPostTimeoutS(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
  msg_t rdymsg;

  chDbgCheckClassS();
 8008654:	f001 f954 	bl	8009900 <chDbgCheckClassS>

      return MSG_OK;
    }

    /* No space in the queue, waiting for a slot to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 8008658:	f104 0618 	add.w	r6, r4, #24
  chDbgCheck(mbp != NULL);
 800865c:	b1a4      	cbz	r4, 8008688 <chMBPostTimeout+0x48>
    if (mbp->reset) {
 800865e:	7d23      	ldrb	r3, [r4, #20]
 8008660:	bb63      	cbnz	r3, 80086bc <chMBPostTimeout+0x7c>
 *
 * @iclass
 */
static inline size_t chMBGetFreeCountI(const mailbox_t *mbp) {

  chDbgCheckClassI();
 8008662:	f001 f985 	bl	8009970 <chDbgCheckClassI>
  chDbgCheckClassI();
 8008666:	f001 f983 	bl	8009970 <chDbgCheckClassI>
  return (size_t)(mbp->top - mbp->buffer);
 800866a:	6863      	ldr	r3, [r4, #4]
 800866c:	6822      	ldr	r2, [r4, #0]
 800866e:	1a9b      	subs	r3, r3, r2
    if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8008670:	6922      	ldr	r2, [r4, #16]
 8008672:	ebb2 0fa3 	cmp.w	r2, r3, asr #2
 8008676:	d10a      	bne.n	800868e <chMBPostTimeout+0x4e>
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 8008678:	4629      	mov	r1, r5
 800867a:	4630      	mov	r0, r6
 800867c:	f7ff ff58 	bl	8008530 <chThdEnqueueTimeoutS>
  } while (rdymsg == MSG_OK);
 8008680:	4680      	mov	r8, r0
 8008682:	2800      	cmp	r0, #0
 8008684:	d0eb      	beq.n	800865e <chMBPostTimeout+0x1e>
 8008686:	e01b      	b.n	80086c0 <chMBPostTimeout+0x80>
  chDbgCheck(mbp != NULL);
 8008688:	4817      	ldr	r0, [pc, #92]	; (80086e8 <chMBPostTimeout+0xa8>)
 800868a:	f001 f919 	bl	80098c0 <chSysHalt>
      *mbp->wrptr++ = msg;
 800868e:	68a3      	ldr	r3, [r4, #8]
 8008690:	1d1a      	adds	r2, r3, #4
 8008692:	60a2      	str	r2, [r4, #8]
 8008694:	601f      	str	r7, [r3, #0]
      if (mbp->wrptr >= mbp->top) {
 8008696:	68a2      	ldr	r2, [r4, #8]
 8008698:	6863      	ldr	r3, [r4, #4]
 800869a:	429a      	cmp	r2, r3
        mbp->wrptr = mbp->buffer;
 800869c:	bf24      	itt	cs
 800869e:	6823      	ldrcs	r3, [r4, #0]
 80086a0:	60a3      	strcs	r3, [r4, #8]
      mbp->cnt++;
 80086a2:	6923      	ldr	r3, [r4, #16]
 80086a4:	3301      	adds	r3, #1
 80086a6:	6123      	str	r3, [r4, #16]
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 80086a8:	2100      	movs	r1, #0
 80086aa:	f104 0020 	add.w	r0, r4, #32
 80086ae:	f7ff ff27 	bl	8008500 <chThdDequeueNextI>
      chSchRescheduleS();
 80086b2:	f001 fa85 	bl	8009bc0 <chSchRescheduleS>
      return MSG_OK;
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	e001      	b.n	80086c0 <chMBPostTimeout+0x80>
      return MSG_RESET;
 80086bc:	f06f 0801 	mvn.w	r8, #1
  _dbg_check_unlock();
 80086c0:	f001 fbbe 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80086c4:	4b09      	ldr	r3, [pc, #36]	; (80086ec <chMBPostTimeout+0xac>)
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d004      	beq.n	80086d6 <chMBPostTimeout+0x96>
 80086cc:	699b      	ldr	r3, [r3, #24]
 80086ce:	6899      	ldr	r1, [r3, #8]
 80086d0:	6893      	ldr	r3, [r2, #8]
 80086d2:	4299      	cmp	r1, r3
 80086d4:	d305      	bcc.n	80086e2 <chMBPostTimeout+0xa2>
 80086d6:	2300      	movs	r3, #0
 80086d8:	f383 8811 	msr	BASEPRI, r3
}
 80086dc:	4640      	mov	r0, r8
 80086de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e2:	4803      	ldr	r0, [pc, #12]	; (80086f0 <chMBPostTimeout+0xb0>)
 80086e4:	f001 f8ec 	bl	80098c0 <chSysHalt>
 80086e8:	080173d8 	.word	0x080173d8
 80086ec:	200015dc 	.word	0x200015dc
 80086f0:	0801734c 	.word	0x0801734c
	...

08008700 <chMBFetchTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBFetchTimeout(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8008700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008704:	4604      	mov	r4, r0
 8008706:	4688      	mov	r8, r1
 8008708:	4616      	mov	r6, r2
 800870a:	2320      	movs	r3, #32
 800870c:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8008710:	f001 fbc6 	bl	8009ea0 <_dbg_check_lock>
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
  msg_t rdymsg;

  chDbgCheckClassS();
 8008714:	f001 f8f4 	bl	8009900 <chDbgCheckClassS>
  chDbgCheck((mbp != NULL) && (msgp != NULL));
 8008718:	b194      	cbz	r4, 8008740 <chMBFetchTimeout+0x40>
 800871a:	f1b8 0f00 	cmp.w	r8, #0
 800871e:	d00f      	beq.n	8008740 <chMBFetchTimeout+0x40>

      return MSG_OK;
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 8008720:	f104 0720 	add.w	r7, r4, #32
    if (mbp->reset) {
 8008724:	7d23      	ldrb	r3, [r4, #20]
 8008726:	bb33      	cbnz	r3, 8008776 <chMBFetchTimeout+0x76>
  chDbgCheckClassI();
 8008728:	f001 f922 	bl	8009970 <chDbgCheckClassI>
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
 800872c:	6923      	ldr	r3, [r4, #16]
 800872e:	b953      	cbnz	r3, 8008746 <chMBFetchTimeout+0x46>
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 8008730:	4631      	mov	r1, r6
 8008732:	4638      	mov	r0, r7
 8008734:	f7ff fefc 	bl	8008530 <chThdEnqueueTimeoutS>
  } while (rdymsg == MSG_OK);
 8008738:	4605      	mov	r5, r0
 800873a:	2800      	cmp	r0, #0
 800873c:	d0f2      	beq.n	8008724 <chMBFetchTimeout+0x24>
 800873e:	e01c      	b.n	800877a <chMBFetchTimeout+0x7a>
  chDbgCheck((mbp != NULL) && (msgp != NULL));
 8008740:	4818      	ldr	r0, [pc, #96]	; (80087a4 <chMBFetchTimeout+0xa4>)
 8008742:	f001 f8bd 	bl	80098c0 <chSysHalt>
      *msgp = *mbp->rdptr++;
 8008746:	68e3      	ldr	r3, [r4, #12]
 8008748:	1d1a      	adds	r2, r3, #4
 800874a:	60e2      	str	r2, [r4, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f8c8 3000 	str.w	r3, [r8]
      if (mbp->rdptr >= mbp->top) {
 8008752:	68e2      	ldr	r2, [r4, #12]
 8008754:	6863      	ldr	r3, [r4, #4]
 8008756:	429a      	cmp	r2, r3
        mbp->rdptr = mbp->buffer;
 8008758:	bf24      	itt	cs
 800875a:	6823      	ldrcs	r3, [r4, #0]
 800875c:	60e3      	strcs	r3, [r4, #12]
      mbp->cnt--;
 800875e:	6923      	ldr	r3, [r4, #16]
 8008760:	3b01      	subs	r3, #1
 8008762:	6123      	str	r3, [r4, #16]
      chThdDequeueNextI(&mbp->qw, MSG_OK);
 8008764:	2100      	movs	r1, #0
 8008766:	f104 0018 	add.w	r0, r4, #24
 800876a:	f7ff fec9 	bl	8008500 <chThdDequeueNextI>
      chSchRescheduleS();
 800876e:	f001 fa27 	bl	8009bc0 <chSchRescheduleS>
      return MSG_OK;
 8008772:	2500      	movs	r5, #0
 8008774:	e001      	b.n	800877a <chMBFetchTimeout+0x7a>
      return MSG_RESET;
 8008776:	f06f 0501 	mvn.w	r5, #1
  _dbg_check_unlock();
 800877a:	f001 fb61 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 800877e:	4b0a      	ldr	r3, [pc, #40]	; (80087a8 <chMBFetchTimeout+0xa8>)
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	429a      	cmp	r2, r3
 8008784:	d004      	beq.n	8008790 <chMBFetchTimeout+0x90>
 8008786:	699b      	ldr	r3, [r3, #24]
 8008788:	6899      	ldr	r1, [r3, #8]
 800878a:	6893      	ldr	r3, [r2, #8]
 800878c:	4299      	cmp	r1, r3
 800878e:	d305      	bcc.n	800879c <chMBFetchTimeout+0x9c>
 8008790:	2300      	movs	r3, #0
 8008792:	f383 8811 	msr	BASEPRI, r3
}
 8008796:	4628      	mov	r0, r5
 8008798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800879c:	4803      	ldr	r0, [pc, #12]	; (80087ac <chMBFetchTimeout+0xac>)
 800879e:	f001 f88f 	bl	80098c0 <chSysHalt>
 80087a2:	bf00      	nop
 80087a4:	08017448 	.word	0x08017448
 80087a8:	200015dc 	.word	0x200015dc
 80087ac:	0801734c 	.word	0x0801734c

080087b0 <chRegFindThreadByWorkingArea>:
 * @return              A pointer to the found thread.
 * @retval NULL         if a matching thread has not been found.
 *
 * @api
 */
thread_t *chRegFindThreadByWorkingArea(stkalign_t *wa) {
 80087b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b4:	b083      	sub	sp, #12
 80087b6:	4607      	mov	r7, r0
 80087b8:	2320      	movs	r3, #32
 80087ba:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 80087be:	f001 fb6f 	bl	8009ea0 <_dbg_check_lock>
  tp = ch.rlist.newer;
 80087c2:	4cb8      	ldr	r4, [pc, #736]	; (8008aa4 <chRegFindThreadByWorkingArea+0x2f4>)
 80087c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
  tp->refs++;
 80087c8:	f899 3022 	ldrb.w	r3, [r9, #34]	; 0x22
 80087cc:	3301      	adds	r3, #1
 80087ce:	f889 3022 	strb.w	r3, [r9, #34]	; 0x22
  _dbg_check_unlock();
 80087d2:	f001 fb35 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80087d6:	6823      	ldr	r3, [r4, #0]
 80087d8:	42a3      	cmp	r3, r4
 80087da:	d004      	beq.n	80087e6 <chRegFindThreadByWorkingArea+0x36>
 80087dc:	69a2      	ldr	r2, [r4, #24]
 80087de:	6892      	ldr	r2, [r2, #8]
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d348      	bcc.n	8008878 <chRegFindThreadByWorkingArea+0xc8>
 80087e6:	2300      	movs	r3, #0
 80087e8:	f383 8811 	msr	BASEPRI, r3
 80087ec:	2620      	movs	r6, #32
  if (ntp == (thread_t *)&ch.rlist) {
 80087ee:	4cad      	ldr	r4, [pc, #692]	; (8008aa4 <chRegFindThreadByWorkingArea+0x2f4>)
    ntp = NULL;
 80087f0:	4698      	mov	r8, r3
  thread_t *ctp;

  /* Scanning registry.*/
  ctp = chRegFirstThread();
  do {
    if (chThdGetWorkingAreaX(ctp) == wa) {
 80087f2:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087f6:	42bb      	cmp	r3, r7
 80087f8:	d03a      	beq.n	8008870 <chRegFindThreadByWorkingArea+0xc0>
 80087fa:	f386 8811 	msr	BASEPRI, r6
  _dbg_check_lock();
 80087fe:	f001 fb4f 	bl	8009ea0 <_dbg_check_lock>
  ntp = tp->newer;
 8008802:	f8d9 5010 	ldr.w	r5, [r9, #16]
  if (ntp == (thread_t *)&ch.rlist) {
 8008806:	42a5      	cmp	r5, r4
 8008808:	d03c      	beq.n	8008884 <chRegFindThreadByWorkingArea+0xd4>
    chDbgAssert(ntp->refs < (trefs_t)255, "too many references");
 800880a:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 800880e:	2bff      	cmp	r3, #255	; 0xff
 8008810:	d035      	beq.n	800887e <chRegFindThreadByWorkingArea+0xce>
    ntp->refs++;
 8008812:	3301      	adds	r3, #1
 8008814:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
  _dbg_check_unlock();
 8008818:	f001 fb12 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	42a3      	cmp	r3, r4
 8008820:	d004      	beq.n	800882c <chRegFindThreadByWorkingArea+0x7c>
 8008822:	69a2      	ldr	r2, [r4, #24]
 8008824:	6892      	ldr	r2, [r2, #8]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	429a      	cmp	r2, r3
 800882a:	d32d      	bcc.n	8008888 <chRegFindThreadByWorkingArea+0xd8>
 800882c:	f388 8811 	msr	BASEPRI, r8
 8008830:	f386 8811 	msr	BASEPRI, r6
  _dbg_check_lock();
 8008834:	f001 fb34 	bl	8009ea0 <_dbg_check_lock>
  chDbgAssert(tp->refs > (trefs_t)0, "not referenced");
 8008838:	f899 3022 	ldrb.w	r3, [r9, #34]	; 0x22
 800883c:	b33b      	cbz	r3, 800888e <chRegFindThreadByWorkingArea+0xde>
  tp->refs--;
 800883e:	3b01      	subs	r3, #1
 8008840:	f889 3022 	strb.w	r3, [r9, #34]	; 0x22
  if ((tp->refs == (trefs_t)0) && (tp->state == CH_STATE_FINAL)) {
 8008844:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8008848:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800884c:	2b0f      	cmp	r3, #15
 800884e:	d021      	beq.n	8008894 <chRegFindThreadByWorkingArea+0xe4>
  _dbg_check_unlock();
 8008850:	f001 faf6 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	42a3      	cmp	r3, r4
 8008858:	d005      	beq.n	8008866 <chRegFindThreadByWorkingArea+0xb6>
 800885a:	69a2      	ldr	r2, [r4, #24]
 800885c:	6892      	ldr	r2, [r2, #8]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	429a      	cmp	r2, r3
 8008862:	f0c0 81ce 	bcc.w	8008c02 <chRegFindThreadByWorkingArea+0x452>
 8008866:	f388 8811 	msr	BASEPRI, r8
      return ctp;
    }
    ctp = chRegNextThread(ctp);
 800886a:	46a9      	mov	r9, r5
  } while (ctp != NULL);
 800886c:	2d00      	cmp	r5, #0
 800886e:	d1c0      	bne.n	80087f2 <chRegFindThreadByWorkingArea+0x42>

  return NULL;
}
 8008870:	4648      	mov	r0, r9
 8008872:	b003      	add	sp, #12
 8008874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008878:	488b      	ldr	r0, [pc, #556]	; (8008aa8 <chRegFindThreadByWorkingArea+0x2f8>)
 800887a:	f001 f821 	bl	80098c0 <chSysHalt>
    chDbgAssert(ntp->refs < (trefs_t)255, "too many references");
 800887e:	488b      	ldr	r0, [pc, #556]	; (8008aac <chRegFindThreadByWorkingArea+0x2fc>)
 8008880:	f001 f81e 	bl	80098c0 <chSysHalt>
    ntp = NULL;
 8008884:	4645      	mov	r5, r8
 8008886:	e7c7      	b.n	8008818 <chRegFindThreadByWorkingArea+0x68>
 8008888:	4887      	ldr	r0, [pc, #540]	; (8008aa8 <chRegFindThreadByWorkingArea+0x2f8>)
 800888a:	f001 f819 	bl	80098c0 <chSysHalt>
  chDbgAssert(tp->refs > (trefs_t)0, "not referenced");
 800888e:	4888      	ldr	r0, [pc, #544]	; (8008ab0 <chRegFindThreadByWorkingArea+0x300>)
 8008890:	f001 f816 	bl	80098c0 <chSysHalt>
    REG_REMOVE(tp);
 8008894:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8008898:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800889c:	611a      	str	r2, [r3, #16]
 800889e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088a2:	f8d9 2014 	ldr.w	r2, [r9, #20]
 80088a6:	615a      	str	r2, [r3, #20]
  _dbg_check_unlock();
 80088a8:	f001 faca 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	42a3      	cmp	r3, r4
 80088b0:	d004      	beq.n	80088bc <chRegFindThreadByWorkingArea+0x10c>
 80088b2:	69a2      	ldr	r2, [r4, #24]
 80088b4:	6892      	ldr	r2, [r2, #8]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d336      	bcc.n	800892a <chRegFindThreadByWorkingArea+0x17a>
 80088bc:	f388 8811 	msr	BASEPRI, r8
    switch (tp->flags & CH_FLAG_MODE_MASK) {
 80088c0:	f899 3021 	ldrb.w	r3, [r9, #33]	; 0x21
 80088c4:	f003 0303 	and.w	r3, r3, #3
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d031      	beq.n	8008930 <chRegFindThreadByWorkingArea+0x180>
 80088cc:	2b02      	cmp	r3, #2
 80088ce:	d1cc      	bne.n	800886a <chRegFindThreadByWorkingArea+0xba>
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
 80088d0:	f8d9 a040 	ldr.w	sl, [r9, #64]	; 0x40
  return tp->wabase;
 80088d4:	f8d9 901c 	ldr.w	r9, [r9, #28]
 80088d8:	f386 8811 	msr	BASEPRI, r6
  _dbg_check_lock();
 80088dc:	f001 fae0 	bl	8009ea0 <_dbg_check_lock>
 * @iclass
 */
void chPoolFreeI(memory_pool_t *mp, void *objp) {
  struct pool_header *php = objp;

  chDbgCheckClassI();
 80088e0:	f001 f846 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck((mp != NULL) && (objp != NULL));
 80088e4:	f1ba 0f00 	cmp.w	sl, #0
 80088e8:	f000 8182 	beq.w	8008bf0 <chRegFindThreadByWorkingArea+0x440>
 80088ec:	f1b9 0f00 	cmp.w	r9, #0
 80088f0:	f000 817e 	beq.w	8008bf0 <chRegFindThreadByWorkingArea+0x440>

  chDbgAssert(((size_t)objp & MEM_ALIGN_MASK(mp->align)) == 0U,
 80088f4:	f8da 3008 	ldr.w	r3, [sl, #8]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	ea19 0f03 	tst.w	r9, r3
 80088fe:	f040 817a 	bne.w	8008bf6 <chRegFindThreadByWorkingArea+0x446>
              "unaligned object");

  php->next = mp->next;
 8008902:	f8da 3000 	ldr.w	r3, [sl]
 8008906:	f8c9 3000 	str.w	r3, [r9]
  mp->next = php;
 800890a:	f8ca 9000 	str.w	r9, [sl]
  _dbg_check_unlock();
 800890e:	f001 fa97 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	42a3      	cmp	r3, r4
 8008916:	d005      	beq.n	8008924 <chRegFindThreadByWorkingArea+0x174>
 8008918:	69a2      	ldr	r2, [r4, #24]
 800891a:	6892      	ldr	r2, [r2, #8]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	429a      	cmp	r2, r3
 8008920:	f0c0 816c 	bcc.w	8008bfc <chRegFindThreadByWorkingArea+0x44c>
 8008924:	f388 8811 	msr	BASEPRI, r8
 8008928:	e79f      	b.n	800886a <chRegFindThreadByWorkingArea+0xba>
 800892a:	4862      	ldr	r0, [pc, #392]	; (8008ab4 <chRegFindThreadByWorkingArea+0x304>)
 800892c:	f000 ffc8 	bl	80098c0 <chSysHalt>
 8008930:	f8d9 b01c 	ldr.w	fp, [r9, #28]
 */
void chHeapFree(void *p) {
  heap_header_t *qp, *hp;
  memory_heap_t *heapp;

  chDbgCheck((p != NULL) && MEM_IS_ALIGNED(p, CH_HEAP_ALIGNMENT));
 8008934:	f1bb 0f00 	cmp.w	fp, #0
 8008938:	d002      	beq.n	8008940 <chRegFindThreadByWorkingArea+0x190>
 800893a:	f01b 0f07 	tst.w	fp, #7
 800893e:	d002      	beq.n	8008946 <chRegFindThreadByWorkingArea+0x196>
 8008940:	485d      	ldr	r0, [pc, #372]	; (8008ab8 <chRegFindThreadByWorkingArea+0x308>)
 8008942:	f000 ffbd 	bl	80098c0 <chSysHalt>

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (heap_header_t *)p - 1U;
  /*lint -restore*/
  heapp = H_HEAP(hp);
 8008946:	f85b 3c08 	ldr.w	r3, [fp, #-8]
 800894a:	461a      	mov	r2, r3
 800894c:	9300      	str	r3, [sp, #0]
  qp = &heapp->header;

  /* Size is converted in number of elementary allocation units.*/
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 800894e:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8008952:	3307      	adds	r3, #7
                               CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 8008954:	08db      	lsrs	r3, r3, #3
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 8008956:	f84b 3c04 	str.w	r3, [fp, #-4]

  /* Taking heap mutex/semaphore.*/
  H_LOCK(heapp);
 800895a:	f102 0a0c 	add.w	sl, r2, #12
 800895e:	f386 8811 	msr	BASEPRI, r6
  _dbg_check_lock();
 8008962:	f001 fa9d 	bl	8009ea0 <_dbg_check_lock>
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8008966:	f8d4 9018 	ldr.w	r9, [r4, #24]

  chDbgCheckClassS();
 800896a:	f000 ffc9 	bl	8009900 <chDbgCheckClassS>
  chDbgCheck(mp != NULL);
 800896e:	f1ba 0f00 	cmp.w	sl, #0
 8008972:	d01b      	beq.n	80089ac <chRegFindThreadByWorkingArea+0x1fc>

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8008974:	9b00      	ldr	r3, [sp, #0]
 8008976:	6958      	ldr	r0, [r3, #20]
 8008978:	2800      	cmp	r0, #0
 800897a:	d075      	beq.n	8008a68 <chRegFindThreadByWorkingArea+0x2b8>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->prio < ctp->prio) {
 800897c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008980:	6882      	ldr	r2, [r0, #8]
 8008982:	4293      	cmp	r3, r2
 8008984:	d908      	bls.n	8008998 <chRegFindThreadByWorkingArea+0x1e8>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->prio = ctp->prio;
 8008986:	6083      	str	r3, [r0, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8008988:	f890 3020 	ldrb.w	r3, [r0, #32]
 800898c:	2b06      	cmp	r3, #6
 800898e:	d010      	beq.n	80089b2 <chRegFindThreadByWorkingArea+0x202>
 8008990:	2b07      	cmp	r3, #7
 8008992:	d028      	beq.n	80089e6 <chRegFindThreadByWorkingArea+0x236>
 8008994:	2b00      	cmp	r3, #0
 8008996:	d03e      	beq.n	8008a16 <chRegFindThreadByWorkingArea+0x266>
  thread_t *cp = (thread_t *)tqp;
 8008998:	4653      	mov	r3, sl
    cp = cp->queue.next;
 800899a:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 800899c:	459a      	cmp	sl, r3
 800899e:	d046      	beq.n	8008a2e <chRegFindThreadByWorkingArea+0x27e>
 80089a0:	6899      	ldr	r1, [r3, #8]
 80089a2:	f8d9 2008 	ldr.w	r2, [r9, #8]
 80089a6:	4291      	cmp	r1, r2
 80089a8:	d2f7      	bcs.n	800899a <chRegFindThreadByWorkingArea+0x1ea>
 80089aa:	e041      	b.n	8008a30 <chRegFindThreadByWorkingArea+0x280>
  chDbgCheck(mp != NULL);
 80089ac:	4843      	ldr	r0, [pc, #268]	; (8008abc <chRegFindThreadByWorkingArea+0x30c>)
 80089ae:	f000 ff87 	bl	80098c0 <chSysHalt>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
 80089b2:	6843      	ldr	r3, [r0, #4]
 80089b4:	6802      	ldr	r2, [r0, #0]
 80089b6:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 80089b8:	6803      	ldr	r3, [r0, #0]
 80089ba:	6842      	ldr	r2, [r0, #4]
 80089bc:	605a      	str	r2, [r3, #4]
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 80089be:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  thread_t *cp = (thread_t *)tqp;
 80089c2:	4673      	mov	r3, lr
    cp = cp->queue.next;
 80089c4:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 80089c6:	459e      	cmp	lr, r3
 80089c8:	d00b      	beq.n	80089e2 <chRegFindThreadByWorkingArea+0x232>
 80089ca:	689a      	ldr	r2, [r3, #8]
 80089cc:	6881      	ldr	r1, [r0, #8]
 80089ce:	428a      	cmp	r2, r1
 80089d0:	d2f8      	bcs.n	80089c4 <chRegFindThreadByWorkingArea+0x214>
  tp->queue.next             = cp;
 80089d2:	6003      	str	r3, [r0, #0]
  tp->queue.prev             = cp->queue.prev;
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	6042      	str	r2, [r0, #4]
  tp->queue.prev->queue.next = tp;
 80089d8:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 80089da:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 80089dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80089de:	6898      	ldr	r0, [r3, #8]
 80089e0:	e7cc      	b.n	800897c <chRegFindThreadByWorkingArea+0x1cc>
    cp = cp->queue.next;
 80089e2:	4673      	mov	r3, lr
 80089e4:	e7f5      	b.n	80089d2 <chRegFindThreadByWorkingArea+0x222>
  tp->queue.prev->queue.next = tp->queue.next;
 80089e6:	6843      	ldr	r3, [r0, #4]
 80089e8:	6802      	ldr	r2, [r0, #0]
 80089ea:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 80089ec:	6803      	ldr	r3, [r0, #0]
 80089ee:	6842      	ldr	r2, [r0, #4]
 80089f0:	605a      	str	r2, [r3, #4]
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 80089f2:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  thread_t *cp = (thread_t *)tqp;
 80089f6:	4673      	mov	r3, lr
    cp = cp->queue.next;
 80089f8:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 80089fa:	459e      	cmp	lr, r3
 80089fc:	d009      	beq.n	8008a12 <chRegFindThreadByWorkingArea+0x262>
 80089fe:	689a      	ldr	r2, [r3, #8]
 8008a00:	6881      	ldr	r1, [r0, #8]
 8008a02:	428a      	cmp	r2, r1
 8008a04:	d2f8      	bcs.n	80089f8 <chRegFindThreadByWorkingArea+0x248>
  tp->queue.next             = cp;
 8008a06:	6003      	str	r3, [r0, #0]
  tp->queue.prev             = cp->queue.prev;
 8008a08:	685a      	ldr	r2, [r3, #4]
 8008a0a:	6042      	str	r2, [r0, #4]
  tp->queue.prev->queue.next = tp;
 8008a0c:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8008a0e:	6058      	str	r0, [r3, #4]
 8008a10:	e7c2      	b.n	8008998 <chRegFindThreadByWorkingArea+0x1e8>
    cp = cp->queue.next;
 8008a12:	4673      	mov	r3, lr
 8008a14:	e7f7      	b.n	8008a06 <chRegFindThreadByWorkingArea+0x256>
          break;
#endif
        case CH_STATE_READY:
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->state = CH_STATE_CURRENT;
 8008a16:	2301      	movs	r3, #1
 8008a18:	f880 3020 	strb.w	r3, [r0, #32]
  tp->queue.prev->queue.next = tp->queue.next;
 8008a1c:	6843      	ldr	r3, [r0, #4]
 8008a1e:	6802      	ldr	r2, [r0, #0]
 8008a20:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8008a22:	6803      	ldr	r3, [r0, #0]
 8008a24:	6842      	ldr	r2, [r0, #4]
 8008a26:	605a      	str	r2, [r3, #4]
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(queue_dequeue(tp));
 8008a28:	f001 f8fa 	bl	8009c20 <chSchReadyI>
 8008a2c:	e7b4      	b.n	8008998 <chRegFindThreadByWorkingArea+0x1e8>
    cp = cp->queue.next;
 8008a2e:	4653      	mov	r3, sl
  tp->queue.next             = cp;
 8008a30:	f8c9 3000 	str.w	r3, [r9]
  tp->queue.prev             = cp->queue.prev;
 8008a34:	685a      	ldr	r2, [r3, #4]
 8008a36:	f8c9 2004 	str.w	r2, [r9, #4]
  tp->queue.prev->queue.next = tp;
 8008a3a:	f8c2 9000 	str.w	r9, [r2]
  cp->queue.prev             = tp;
 8008a3e:	f8c3 9004 	str.w	r9, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->queue);
      ctp->u.wtmtxp = mp;
 8008a42:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 8008a46:	2006      	movs	r0, #6
 8008a48:	f000 ff6a 	bl	8009920 <chSchGoSleepS>

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->owner == ctp, "not owner");
 8008a4c:	9b00      	ldr	r3, [sp, #0]
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	4599      	cmp	r9, r3
 8008a52:	d002      	beq.n	8008a5a <chRegFindThreadByWorkingArea+0x2aa>
 8008a54:	4819      	ldr	r0, [pc, #100]	; (8008abc <chRegFindThreadByWorkingArea+0x30c>)
 8008a56:	f000 ff33 	bl	80098c0 <chSysHalt>
      chDbgAssert(ctp->mtxlist == mp, "not owned");
 8008a5a:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
 8008a5e:	459a      	cmp	sl, r3
 8008a60:	d00a      	beq.n	8008a78 <chRegFindThreadByWorkingArea+0x2c8>
 8008a62:	4816      	ldr	r0, [pc, #88]	; (8008abc <chRegFindThreadByWorkingArea+0x30c>)
 8008a64:	f000 ff2c 	bl	80098c0 <chSysHalt>
    chDbgAssert(mp->cnt == (cnt_t)0, "counter is not zero");

    mp->cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = ctp;
 8008a68:	9a00      	ldr	r2, [sp, #0]
 8008a6a:	f8c2 9014 	str.w	r9, [r2, #20]
    mp->next = ctp->mtxlist;
 8008a6e:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
 8008a72:	6193      	str	r3, [r2, #24]
    ctp->mtxlist = mp;
 8008a74:	f8c9 a038 	str.w	sl, [r9, #56]	; 0x38
  _dbg_check_unlock();
 8008a78:	f001 f9e2 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8008a7c:	6823      	ldr	r3, [r4, #0]
 8008a7e:	42a3      	cmp	r3, r4
 8008a80:	d004      	beq.n	8008a8c <chRegFindThreadByWorkingArea+0x2dc>
 8008a82:	69a2      	ldr	r2, [r4, #24]
 8008a84:	6892      	ldr	r2, [r2, #8]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d307      	bcc.n	8008a9c <chRegFindThreadByWorkingArea+0x2ec>
  hp = (heap_header_t *)p - 1U;
 8008a8c:	f1ab 0208 	sub.w	r2, fp, #8
  qp = &heapp->header;
 8008a90:	9b00      	ldr	r3, [sp, #0]
 8008a92:	1d18      	adds	r0, r3, #4
 8008a94:	f388 8811 	msr	BASEPRI, r8
 8008a98:	4603      	mov	r3, r0
 8008a9a:	e01c      	b.n	8008ad6 <chRegFindThreadByWorkingArea+0x326>
 8008a9c:	4808      	ldr	r0, [pc, #32]	; (8008ac0 <chRegFindThreadByWorkingArea+0x310>)
 8008a9e:	f000 ff0f 	bl	80098c0 <chSysHalt>
 8008aa2:	bf00      	nop
 8008aa4:	200015dc 	.word	0x200015dc
 8008aa8:	08017390 	.word	0x08017390
 8008aac:	08017484 	.word	0x08017484
 8008ab0:	08017438 	.word	0x08017438
 8008ab4:	08017334 	.word	0x08017334
 8008ab8:	08017410 	.word	0x08017410
 8008abc:	080173ac 	.word	0x080173ac
 8008ac0:	08017340 	.word	0x08017340

  while (true) {
    chDbgAssert((hp < qp) || (hp >= H_LIMIT(qp)), "within free block");

    if (((qp == &heapp->header) || (hp > qp)) &&
 8008ac4:	4298      	cmp	r0, r3
 8008ac6:	d001      	beq.n	8008acc <chRegFindThreadByWorkingArea+0x31c>
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d903      	bls.n	8008ad4 <chRegFindThreadByWorkingArea+0x324>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 8008acc:	6819      	ldr	r1, [r3, #0]
    if (((qp == &heapp->header) || (hp > qp)) &&
 8008ace:	b169      	cbz	r1, 8008aec <chRegFindThreadByWorkingArea+0x33c>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 8008ad0:	428a      	cmp	r2, r1
 8008ad2:	d30b      	bcc.n	8008aec <chRegFindThreadByWorkingArea+0x33c>
        H_PAGES(qp) += H_PAGES(hp) + 1U;
        H_NEXT(qp) = H_NEXT(hp);
      }
      break;
    }
    qp = H_NEXT(qp);
 8008ad4:	681b      	ldr	r3, [r3, #0]
    chDbgAssert((hp < qp) || (hp >= H_LIMIT(qp)), "within free block");
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d3f4      	bcc.n	8008ac4 <chRegFindThreadByWorkingArea+0x314>
 8008ada:	6859      	ldr	r1, [r3, #4]
 8008adc:	3101      	adds	r1, #1
 8008ade:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008ae2:	428a      	cmp	r2, r1
 8008ae4:	d2ee      	bcs.n	8008ac4 <chRegFindThreadByWorkingArea+0x314>
 8008ae6:	4848      	ldr	r0, [pc, #288]	; (8008c08 <chRegFindThreadByWorkingArea+0x458>)
 8008ae8:	f000 feea 	bl	80098c0 <chSysHalt>
      H_NEXT(hp) = H_NEXT(qp);
 8008aec:	f84b 1c08 	str.w	r1, [fp, #-8]
      H_NEXT(qp) = hp;
 8008af0:	601a      	str	r2, [r3, #0]
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 8008af2:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 8008af6:	3101      	adds	r1, #1
 8008af8:	eb02 0ec1 	add.w	lr, r2, r1, lsl #3
 8008afc:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8008b00:	4586      	cmp	lr, r0
 8008b02:	d014      	beq.n	8008b2e <chRegFindThreadByWorkingArea+0x37e>
      if ((H_LIMIT(qp) == hp)) {
 8008b04:	6858      	ldr	r0, [r3, #4]
 8008b06:	1c41      	adds	r1, r0, #1
 8008b08:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008b0c:	428a      	cmp	r2, r1
 8008b0e:	d018      	beq.n	8008b42 <chRegFindThreadByWorkingArea+0x392>
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
  thread_t *ctp = currp;
 8008b10:	f8d4 b018 	ldr.w	fp, [r4, #24]
 8008b14:	f386 8811 	msr	BASEPRI, r6
  _dbg_check_lock();
 8008b18:	f001 f9c2 	bl	8009ea0 <_dbg_check_lock>

  chDbgCheck(mp != NULL);

  chSysLock();

  chDbgAssert(ctp->mtxlist != NULL, "owned mutexes list empty");
 8008b1c:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8008b20:	b1c3      	cbz	r3, 8008b54 <chRegFindThreadByWorkingArea+0x3a4>
  chDbgAssert(ctp->mtxlist->owner == ctp, "ownership failure");
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	4593      	cmp	fp, r2
 8008b26:	d018      	beq.n	8008b5a <chRegFindThreadByWorkingArea+0x3aa>
 8008b28:	4838      	ldr	r0, [pc, #224]	; (8008c0c <chRegFindThreadByWorkingArea+0x45c>)
 8008b2a:	f000 fec9 	bl	80098c0 <chSysHalt>
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 8008b2e:	f8de 0004 	ldr.w	r0, [lr, #4]
 8008b32:	4408      	add	r0, r1
 8008b34:	f84b 0c04 	str.w	r0, [fp, #-4]
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 8008b38:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
 8008b3c:	f84b 1c08 	str.w	r1, [fp, #-8]
 8008b40:	e7e0      	b.n	8008b04 <chRegFindThreadByWorkingArea+0x354>
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 8008b42:	f85b 2c04 	ldr.w	r2, [fp, #-4]
 8008b46:	3201      	adds	r2, #1
 8008b48:	4402      	add	r2, r0
 8008b4a:	605a      	str	r2, [r3, #4]
        H_NEXT(qp) = H_NEXT(hp);
 8008b4c:	f85b 2c08 	ldr.w	r2, [fp, #-8]
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	e7dd      	b.n	8008b10 <chRegFindThreadByWorkingArea+0x360>
  chDbgAssert(ctp->mtxlist != NULL, "owned mutexes list empty");
 8008b54:	482d      	ldr	r0, [pc, #180]	; (8008c0c <chRegFindThreadByWorkingArea+0x45c>)
 8008b56:	f000 feb3 	bl	80098c0 <chSysHalt>
  chDbgAssert(mp->cnt >= (cnt_t)1, "counter is not positive");

  if (--mp->cnt == (cnt_t)0) {
#endif

    chDbgAssert(ctp->mtxlist == mp, "not next in list");
 8008b5a:	459a      	cmp	sl, r3
 8008b5c:	d002      	beq.n	8008b64 <chRegFindThreadByWorkingArea+0x3b4>
 8008b5e:	482b      	ldr	r0, [pc, #172]	; (8008c0c <chRegFindThreadByWorkingArea+0x45c>)
 8008b60:	f000 feae 	bl	80098c0 <chSysHalt>

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->mtxlist = mp->next;
 8008b64:	9b00      	ldr	r3, [sp, #0]
 8008b66:	f8d3 9018 	ldr.w	r9, [r3, #24]
 8008b6a:	f8cb 9038 	str.w	r9, [fp, #56]	; 0x38
 * @deprecated
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {

  chDbgCheckClassS();
 8008b6e:	f000 fec7 	bl	8009900 <chDbgCheckClassS>

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8008b72:	9b00      	ldr	r3, [sp, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	459a      	cmp	sl, r3
 8008b78:	d033      	beq.n	8008be2 <chRegFindThreadByWorkingArea+0x432>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->realprio;
 8008b7a:	f8db 303c 	ldr.w	r3, [fp, #60]	; 0x3c
 8008b7e:	9301      	str	r3, [sp, #4]
 8008b80:	e00d      	b.n	8008b9e <chRegFindThreadByWorkingArea+0x3ee>
 8008b82:	f000 febd 	bl	8009900 <chDbgCheckClassS>
  return (bool)(tqp->next != (const thread_t *)tqp);
 8008b86:	f8d9 3000 	ldr.w	r3, [r9]
      lmp = ctp->mtxlist;
      while (lmp != NULL) {
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8008b8a:	4599      	cmp	r9, r3
 8008b8c:	d005      	beq.n	8008b9a <chRegFindThreadByWorkingArea+0x3ea>
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	9a01      	ldr	r2, [sp, #4]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	bf38      	it	cc
 8008b96:	461a      	movcc	r2, r3
 8008b98:	9201      	str	r2, [sp, #4]
            (lmp->queue.next->prio > newprio)) {
          newprio = lmp->queue.next->prio;
        }
        lmp = lmp->next;
 8008b9a:	f8d9 900c 	ldr.w	r9, [r9, #12]
      while (lmp != NULL) {
 8008b9e:	f1b9 0f00 	cmp.w	r9, #0
 8008ba2:	d1ee      	bne.n	8008b82 <chRegFindThreadByWorkingArea+0x3d2>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->prio = newprio;
 8008ba4:	9b01      	ldr	r3, [sp, #4]
 8008ba6:	f8cb 3008 	str.w	r3, [fp, #8]
  thread_t *tp = tqp->next;
 8008baa:	9900      	ldr	r1, [sp, #0]
 8008bac:	68c8      	ldr	r0, [r1, #12]
  tqp->next             = tp->queue.next;
 8008bae:	6803      	ldr	r3, [r0, #0]
 8008bb0:	60cb      	str	r3, [r1, #12]
  tqp->next->queue.prev = (thread_t *)tqp;
 8008bb2:	f8c3 a004 	str.w	sl, [r3, #4]
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->queue);
      mp->owner = tp;
 8008bb6:	6148      	str	r0, [r1, #20]
      mp->next = tp->mtxlist;
 8008bb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008bba:	618b      	str	r3, [r1, #24]
      tp->mtxlist = mp;
 8008bbc:	f8c0 a038 	str.w	sl, [r0, #56]	; 0x38

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8008bc0:	f001 f82e 	bl	8009c20 <chSchReadyI>
      chSchRescheduleS();
 8008bc4:	f000 fffc 	bl	8009bc0 <chSchRescheduleS>
  _dbg_check_unlock();
 8008bc8:	f001 f93a 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8008bcc:	6823      	ldr	r3, [r4, #0]
 8008bce:	42a3      	cmp	r3, r4
 8008bd0:	d00b      	beq.n	8008bea <chRegFindThreadByWorkingArea+0x43a>
 8008bd2:	69a2      	ldr	r2, [r4, #24]
 8008bd4:	6892      	ldr	r2, [r2, #8]
 8008bd6:	689b      	ldr	r3, [r3, #8]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d206      	bcs.n	8008bea <chRegFindThreadByWorkingArea+0x43a>
 8008bdc:	480c      	ldr	r0, [pc, #48]	; (8008c10 <chRegFindThreadByWorkingArea+0x460>)
 8008bde:	f000 fe6f 	bl	80098c0 <chSysHalt>
    }
    else {
      mp->owner = NULL;
 8008be2:	9b00      	ldr	r3, [sp, #0]
 8008be4:	f8c3 8014 	str.w	r8, [r3, #20]
 8008be8:	e7ee      	b.n	8008bc8 <chRegFindThreadByWorkingArea+0x418>
 8008bea:	f388 8811 	msr	BASEPRI, r8
 8008bee:	e63c      	b.n	800886a <chRegFindThreadByWorkingArea+0xba>
  chDbgCheck((mp != NULL) && (objp != NULL));
 8008bf0:	4808      	ldr	r0, [pc, #32]	; (8008c14 <chRegFindThreadByWorkingArea+0x464>)
 8008bf2:	f000 fe65 	bl	80098c0 <chSysHalt>
  chDbgAssert(((size_t)objp & MEM_ALIGN_MASK(mp->align)) == 0U,
 8008bf6:	4807      	ldr	r0, [pc, #28]	; (8008c14 <chRegFindThreadByWorkingArea+0x464>)
 8008bf8:	f000 fe62 	bl	80098c0 <chSysHalt>
 8008bfc:	4806      	ldr	r0, [pc, #24]	; (8008c18 <chRegFindThreadByWorkingArea+0x468>)
 8008bfe:	f000 fe5f 	bl	80098c0 <chSysHalt>
 8008c02:	4806      	ldr	r0, [pc, #24]	; (8008c1c <chRegFindThreadByWorkingArea+0x46c>)
 8008c04:	f000 fe5c 	bl	80098c0 <chSysHalt>
 8008c08:	08017410 	.word	0x08017410
 8008c0c:	0801741c 	.word	0x0801741c
 8008c10:	08017340 	.word	0x08017340
 8008c14:	080173ec 	.word	0x080173ec
 8008c18:	08017364 	.word	0x08017364
 8008c1c:	08017334 	.word	0x08017334

08008c20 <chThdSleep>:
void chThdSleep(sysinterval_t time) {
 8008c20:	b510      	push	{r4, lr}
 8008c22:	4604      	mov	r4, r0
 8008c24:	2320      	movs	r3, #32
 8008c26:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8008c2a:	f001 f939 	bl	8009ea0 <_dbg_check_lock>
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8008c2e:	b194      	cbz	r4, 8008c56 <chThdSleep+0x36>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8008c30:	4621      	mov	r1, r4
 8008c32:	2008      	movs	r0, #8
 8008c34:	f000 feb4 	bl	80099a0 <chSchGoSleepTimeoutS>
  _dbg_check_unlock();
 8008c38:	f001 f902 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8008c3c:	4b09      	ldr	r3, [pc, #36]	; (8008c64 <chThdSleep+0x44>)
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d004      	beq.n	8008c4e <chThdSleep+0x2e>
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	6899      	ldr	r1, [r3, #8]
 8008c48:	6893      	ldr	r3, [r2, #8]
 8008c4a:	4299      	cmp	r1, r3
 8008c4c:	d306      	bcc.n	8008c5c <chThdSleep+0x3c>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	f383 8811 	msr	BASEPRI, r3
 8008c54:	bd10      	pop	{r4, pc}
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8008c56:	4804      	ldr	r0, [pc, #16]	; (8008c68 <chThdSleep+0x48>)
 8008c58:	f000 fe32 	bl	80098c0 <chSysHalt>
 8008c5c:	4803      	ldr	r0, [pc, #12]	; (8008c6c <chThdSleep+0x4c>)
 8008c5e:	f000 fe2f 	bl	80098c0 <chSysHalt>
 8008c62:	bf00      	nop
 8008c64:	200015dc 	.word	0x200015dc
 8008c68:	08017370 	.word	0x08017370
 8008c6c:	08017334 	.word	0x08017334

08008c70 <notify2.lto_priv.15>:
  USART2->CR1 |= USART_CR1_TXEIE;
 8008c70:	4a02      	ldr	r2, [pc, #8]	; (8008c7c <notify2.lto_priv.15+0xc>)
 8008c72:	6813      	ldr	r3, [r2, #0]
 8008c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	4770      	bx	lr
 8008c7c:	40004400 	.word	0x40004400

08008c80 <notify1.lto_priv.14>:
  USART1->CR1 |= USART_CR1_TXEIE;
 8008c80:	4a02      	ldr	r2, [pc, #8]	; (8008c8c <notify1.lto_priv.14+0xc>)
 8008c82:	6813      	ldr	r3, [r2, #0]
 8008c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	4770      	bx	lr
 8008c8c:	40013800 	.word	0x40013800

08008c90 <serve_interrupt>:
static void serve_interrupt(SerialDriver *sdp) {
 8008c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c94:	4604      	mov	r4, r0
  USART_TypeDef *u = sdp->usart;
 8008c96:	6d46      	ldr	r6, [r0, #84]	; 0x54
  uint32_t cr1 = u->CR1;
 8008c98:	6837      	ldr	r7, [r6, #0]
  isr = u->ISR;
 8008c9a:	69f5      	ldr	r5, [r6, #28]
  u->ICR = isr;
 8008c9c:	6235      	str	r5, [r6, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8008c9e:	f015 0f0f 	tst.w	r5, #15
 8008ca2:	d111      	bne.n	8008cc8 <serve_interrupt+0x38>
  if (isr & USART_ISR_LBDF) {
 8008ca4:	f415 7f80 	tst.w	r5, #256	; 0x100
 8008ca8:	d134      	bne.n	8008d14 <serve_interrupt+0x84>
  if (isr & USART_ISR_RXNE) {
 8008caa:	f015 0f20 	tst.w	r5, #32
 8008cae:	d141      	bne.n	8008d34 <serve_interrupt+0xa4>
  if ((cr1 & USART_CR1_TXEIE) && (isr & USART_ISR_TXE)) {
 8008cb0:	f017 0f80 	tst.w	r7, #128	; 0x80
 8008cb4:	d002      	beq.n	8008cbc <serve_interrupt+0x2c>
 8008cb6:	f015 0f80 	tst.w	r5, #128	; 0x80
 8008cba:	d17b      	bne.n	8008db4 <serve_interrupt+0x124>
  if (isr & USART_ISR_TC) {
 8008cbc:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008cc0:	f040 80ad 	bne.w	8008e1e <serve_interrupt+0x18e>
 8008cc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (isr & USART_ISR_ORE)
 8008cc8:	f005 0308 	and.w	r3, r5, #8
    sts |= SD_OVERRUN_ERROR;
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	bf0c      	ite	eq
 8008cd0:	f04f 0800 	moveq.w	r8, #0
 8008cd4:	f04f 0880 	movne.w	r8, #128	; 0x80
  if (isr & USART_ISR_PE)
 8008cd8:	f015 0f01 	tst.w	r5, #1
    sts |= SD_PARITY_ERROR;
 8008cdc:	bf18      	it	ne
 8008cde:	f048 0820 	orrne.w	r8, r8, #32
  if (isr & USART_ISR_FE)
 8008ce2:	f015 0f02 	tst.w	r5, #2
    sts |= SD_FRAMING_ERROR;
 8008ce6:	bf18      	it	ne
 8008ce8:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
  if (isr & USART_ISR_NE)
 8008cec:	f015 0f04 	tst.w	r5, #4
    sts |= SD_NOISE_ERROR;
 8008cf0:	bf18      	it	ne
 8008cf2:	f448 7880 	orrne.w	r8, r8, #256	; 0x100
 8008cf6:	2320      	movs	r3, #32
 8008cf8:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008cfc:	f001 f850 	bl	8009da0 <_dbg_check_lock_from_isr>
  chEvtBroadcastFlagsI(esp, flags);
 8008d00:	4641      	mov	r1, r8
 8008d02:	1d20      	adds	r0, r4, #4
 8008d04:	f7ff fb4c 	bl	80083a0 <chEvtBroadcastFlagsI>
  _dbg_check_unlock_from_isr();
 8008d08:	f001 f832 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	f383 8811 	msr	BASEPRI, r3
 8008d12:	e7c7      	b.n	8008ca4 <serve_interrupt+0x14>
 8008d14:	2320      	movs	r3, #32
 8008d16:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008d1a:	f001 f841 	bl	8009da0 <_dbg_check_lock_from_isr>
 8008d1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008d22:	1d20      	adds	r0, r4, #4
 8008d24:	f7ff fb3c 	bl	80083a0 <chEvtBroadcastFlagsI>
  _dbg_check_unlock_from_isr();
 8008d28:	f001 f822 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	f383 8811 	msr	BASEPRI, r3
 8008d32:	e7ba      	b.n	8008caa <serve_interrupt+0x1a>
 8008d34:	2320      	movs	r3, #32
 8008d36:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008d3a:	f001 f831 	bl	8009da0 <_dbg_check_lock_from_isr>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8008d3e:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
 8008d40:	f894 805c 	ldrb.w	r8, [r4, #92]	; 0x5c
 8008d44:	ea08 0803 	and.w	r8, r8, r3
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
 8008d48:	f000 fe12 	bl	8009970 <chDbgCheckClassI>
  osalDbgCheck(sdp != NULL);
 8008d4c:	b1f4      	cbz	r4, 8008d8c <serve_interrupt+0xfc>

  if (iqIsEmptyI(&sdp->iqueue))
 8008d4e:	6963      	ldr	r3, [r4, #20]
 8008d50:	b1fb      	cbz	r3, 8008d92 <serve_interrupt+0x102>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8008d52:	f104 090c 	add.w	r9, r4, #12
  osalDbgCheckClassI();
 8008d56:	f000 fe0b 	bl	8009970 <chDbgCheckClassI>
  if (!iqIsFullI(iqp)) {
 8008d5a:	6a23      	ldr	r3, [r4, #32]
 8008d5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d01c      	beq.n	8008d9c <serve_interrupt+0x10c>
    iqp->q_counter++;
 8008d62:	6962      	ldr	r2, [r4, #20]
 8008d64:	3201      	adds	r2, #1
 8008d66:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8008d68:	1c5a      	adds	r2, r3, #1
 8008d6a:	6222      	str	r2, [r4, #32]
 8008d6c:	f883 8000 	strb.w	r8, [r3]
    if (iqp->q_wrptr >= iqp->q_top) {
 8008d70:	6a22      	ldr	r2, [r4, #32]
 8008d72:	69e3      	ldr	r3, [r4, #28]
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d21a      	bcs.n	8008dae <serve_interrupt+0x11e>
  chThdDequeueNextI(tqp, msg);
 8008d78:	2100      	movs	r1, #0
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	f7ff fbc0 	bl	8008500 <chThdDequeueNextI>
  _dbg_check_unlock_from_isr();
 8008d80:	f000 fff6 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008d84:	2300      	movs	r3, #0
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	e791      	b.n	8008cb0 <serve_interrupt+0x20>
  osalDbgCheck(sdp != NULL);
 8008d8c:	4831      	ldr	r0, [pc, #196]	; (8008e54 <serve_interrupt+0x1c4>)
 8008d8e:	f000 fd97 	bl	80098c0 <chSysHalt>
  chEvtBroadcastFlagsI(esp, flags);
 8008d92:	2104      	movs	r1, #4
 8008d94:	1860      	adds	r0, r4, r1
 8008d96:	f7ff fb03 	bl	80083a0 <chEvtBroadcastFlagsI>
 8008d9a:	e7da      	b.n	8008d52 <serve_interrupt+0xc2>
  if (!iqIsFullI(iqp)) {
 8008d9c:	6962      	ldr	r2, [r4, #20]
 8008d9e:	2a00      	cmp	r2, #0
 8008da0:	d0df      	beq.n	8008d62 <serve_interrupt+0xd2>
 8008da2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008da6:	1d20      	adds	r0, r4, #4
 8008da8:	f7ff fafa 	bl	80083a0 <chEvtBroadcastFlagsI>
 8008dac:	e7e8      	b.n	8008d80 <serve_interrupt+0xf0>
      iqp->q_wrptr = iqp->q_buffer;
 8008dae:	69a3      	ldr	r3, [r4, #24]
 8008db0:	6223      	str	r3, [r4, #32]
 8008db2:	e7e1      	b.n	8008d78 <serve_interrupt+0xe8>
 8008db4:	2320      	movs	r3, #32
 8008db6:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008dba:	f000 fff1 	bl	8009da0 <_dbg_check_lock_from_isr>
    b = oqGetI(&sdp->oqueue);
 8008dbe:	f104 0930 	add.w	r9, r4, #48	; 0x30
  osalDbgCheckClassI();
 8008dc2:	f000 fdd5 	bl	8009970 <chDbgCheckClassI>
  if (!oqIsEmptyI(oqp)) {
 8008dc6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008dc8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d017      	beq.n	8008dfe <serve_interrupt+0x16e>
    oqp->q_counter++;
 8008dce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008dd0:	3201      	adds	r2, #1
 8008dd2:	63a2      	str	r2, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
 8008dd4:	1c5a      	adds	r2, r3, #1
 8008dd6:	64a2      	str	r2, [r4, #72]	; 0x48
 8008dd8:	f893 8000 	ldrb.w	r8, [r3]
    if (oqp->q_rdptr >= oqp->q_top) {
 8008ddc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d21a      	bcs.n	8008e18 <serve_interrupt+0x188>
  chThdDequeueNextI(tqp, msg);
 8008de2:	2100      	movs	r1, #0
 8008de4:	4648      	mov	r0, r9
 8008de6:	f7ff fb8b 	bl	8008500 <chThdDequeueNextI>
      u->TDR = b;
 8008dea:	fa1f f888 	uxth.w	r8, r8
 8008dee:	f8a6 8028 	strh.w	r8, [r6, #40]	; 0x28
  _dbg_check_unlock_from_isr();
 8008df2:	f000 ffbd 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008df6:	2300      	movs	r3, #0
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	e75e      	b.n	8008cbc <serve_interrupt+0x2c>
  if (!oqIsEmptyI(oqp)) {
 8008dfe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e00:	2a00      	cmp	r2, #0
 8008e02:	d0e4      	beq.n	8008dce <serve_interrupt+0x13e>
  chEvtBroadcastFlagsI(esp, flags);
 8008e04:	2108      	movs	r1, #8
 8008e06:	1d20      	adds	r0, r4, #4
 8008e08:	f7ff faca 	bl	80083a0 <chEvtBroadcastFlagsI>
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
 8008e0c:	f027 03c0 	bic.w	r3, r7, #192	; 0xc0
 8008e10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e14:	6033      	str	r3, [r6, #0]
 8008e16:	e7ec      	b.n	8008df2 <serve_interrupt+0x162>
      oqp->q_rdptr = oqp->q_buffer;
 8008e18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e1a:	64a3      	str	r3, [r4, #72]	; 0x48
 8008e1c:	e7e1      	b.n	8008de2 <serve_interrupt+0x152>
 8008e1e:	2320      	movs	r3, #32
 8008e20:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008e24:	f000 ffbc 	bl	8009da0 <_dbg_check_lock_from_isr>
    if (oqIsEmptyI(&sdp->oqueue))
 8008e28:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008e2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d009      	beq.n	8008e44 <serve_interrupt+0x1b4>
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8008e30:	f027 0740 	bic.w	r7, r7, #64	; 0x40
 8008e34:	6037      	str	r7, [r6, #0]
  _dbg_check_unlock_from_isr();
 8008e36:	f000 ff9b 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	f383 8811 	msr	BASEPRI, r3
 8008e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (oqIsEmptyI(&sdp->oqueue))
 8008e44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d0f2      	beq.n	8008e30 <serve_interrupt+0x1a0>
 8008e4a:	2110      	movs	r1, #16
 8008e4c:	1d20      	adds	r0, r4, #4
 8008e4e:	f7ff faa7 	bl	80083a0 <chEvtBroadcastFlagsI>
 8008e52:	e7ed      	b.n	8008e30 <serve_interrupt+0x1a0>
 8008e54:	08017594 	.word	0x08017594
	...

08008e60 <spi_lld_serve_tx_interrupt.lto_priv.77>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8008e60:	f011 0f08 	tst.w	r1, #8
 8008e64:	d100      	bne.n	8008e68 <spi_lld_serve_tx_interrupt.lto_priv.77+0x8>
 8008e66:	4770      	bx	lr
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8008e68:	b508      	push	{r3, lr}
  chSysHalt(reason);
 8008e6a:	4801      	ldr	r0, [pc, #4]	; (8008e70 <spi_lld_serve_tx_interrupt.lto_priv.77+0x10>)
 8008e6c:	f000 fd28 	bl	80098c0 <chSysHalt>
 8008e70:	080175e4 	.word	0x080175e4
	...

08008e80 <spi_lld_serve_rx_interrupt.lto_priv.76>:
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8008e80:	b510      	push	{r4, lr}
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8008e82:	f011 0f08 	tst.w	r1, #8
 8008e86:	d10b      	bne.n	8008ea0 <spi_lld_serve_rx_interrupt.lto_priv.76+0x20>
 8008e88:	4604      	mov	r4, r0
  if (spip->config->circular) {
 8008e8a:	6843      	ldr	r3, [r0, #4]
 8008e8c:	781a      	ldrb	r2, [r3, #0]
 8008e8e:	b1ba      	cbz	r2, 8008ec0 <spi_lld_serve_rx_interrupt.lto_priv.76+0x40>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8008e90:	f011 0f04 	tst.w	r1, #4
 8008e94:	d007      	beq.n	8008ea6 <spi_lld_serve_rx_interrupt.lto_priv.76+0x26>
      _spi_isr_code_half1(spip);
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d042      	beq.n	8008f22 <spi_lld_serve_rx_interrupt.lto_priv.76+0xa2>
 8008e9c:	4798      	blx	r3
 8008e9e:	bd10      	pop	{r4, pc}
 8008ea0:	4823      	ldr	r0, [pc, #140]	; (8008f30 <spi_lld_serve_rx_interrupt.lto_priv.76+0xb0>)
 8008ea2:	f000 fd0d 	bl	80098c0 <chSysHalt>
      _spi_isr_code_half2(spip);
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	2a00      	cmp	r2, #0
 8008eaa:	d03a      	beq.n	8008f22 <spi_lld_serve_rx_interrupt.lto_priv.76+0xa2>
 8008eac:	2204      	movs	r2, #4
 8008eae:	7002      	strb	r2, [r0, #0]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	4798      	blx	r3
 8008eb4:	7823      	ldrb	r3, [r4, #0]
 8008eb6:	2b04      	cmp	r3, #4
 8008eb8:	d133      	bne.n	8008f22 <spi_lld_serve_rx_interrupt.lto_priv.76+0xa2>
 8008eba:	2303      	movs	r3, #3
 8008ebc:	7023      	strb	r3, [r4, #0]
 8008ebe:	bd10      	pop	{r4, pc}
    dmaStreamDisable(spip->dmatx);
 8008ec0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	6813      	ldr	r3, [r2, #0]
 8008ec6:	f023 030f 	bic.w	r3, r3, #15
 8008eca:	6013      	str	r3, [r2, #0]
 8008ecc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008ece:	6819      	ldr	r1, [r3, #0]
 8008ed0:	7c1a      	ldrb	r2, [r3, #16]
 8008ed2:	230e      	movs	r3, #14
 8008ed4:	fa03 f202 	lsl.w	r2, r3, r2
 8008ed8:	604a      	str	r2, [r1, #4]
    dmaStreamDisable(spip->dmarx);
 8008eda:	6a02      	ldr	r2, [r0, #32]
 8008edc:	6851      	ldr	r1, [r2, #4]
 8008ede:	680a      	ldr	r2, [r1, #0]
 8008ee0:	f022 020f 	bic.w	r2, r2, #15
 8008ee4:	600a      	str	r2, [r1, #0]
 8008ee6:	6a02      	ldr	r2, [r0, #32]
 8008ee8:	6811      	ldr	r1, [r2, #0]
 8008eea:	7c12      	ldrb	r2, [r2, #16]
 8008eec:	4093      	lsls	r3, r2
 8008eee:	604b      	str	r3, [r1, #4]
    _spi_isr_code(spip);
 8008ef0:	6843      	ldr	r3, [r0, #4]
 8008ef2:	685a      	ldr	r2, [r3, #4]
 8008ef4:	b1ca      	cbz	r2, 8008f2a <spi_lld_serve_rx_interrupt.lto_priv.76+0xaa>
 8008ef6:	2204      	movs	r2, #4
 8008ef8:	7002      	strb	r2, [r0, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	4798      	blx	r3
 8008efe:	7823      	ldrb	r3, [r4, #0]
 8008f00:	2b04      	cmp	r3, #4
 8008f02:	d00f      	beq.n	8008f24 <spi_lld_serve_rx_interrupt.lto_priv.76+0xa4>
 8008f04:	2320      	movs	r3, #32
 8008f06:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008f0a:	f000 ff49 	bl	8009da0 <_dbg_check_lock_from_isr>
  chThdResumeI(trp, msg);
 8008f0e:	2100      	movs	r1, #0
 8008f10:	f104 0008 	add.w	r0, r4, #8
 8008f14:	f7ff fb24 	bl	8008560 <chThdResumeI>
  _dbg_check_unlock_from_isr();
 8008f18:	f000 ff2a 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	bd10      	pop	{r4, pc}
 8008f24:	2302      	movs	r3, #2
 8008f26:	7023      	strb	r3, [r4, #0]
 8008f28:	e7ec      	b.n	8008f04 <spi_lld_serve_rx_interrupt.lto_priv.76+0x84>
 8008f2a:	2302      	movs	r3, #2
 8008f2c:	7003      	strb	r3, [r0, #0]
 8008f2e:	e7e9      	b.n	8008f04 <spi_lld_serve_rx_interrupt.lto_priv.76+0x84>
 8008f30:	080175e4 	.word	0x080175e4
	...

08008f40 <gpio_init.lto_priv.61>:
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8008f40:	684b      	ldr	r3, [r1, #4]
 8008f42:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8008f44:	688b      	ldr	r3, [r1, #8]
 8008f46:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8008f48:	68cb      	ldr	r3, [r1, #12]
 8008f4a:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 8008f4c:	690b      	ldr	r3, [r1, #16]
 8008f4e:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8008f50:	694b      	ldr	r3, [r1, #20]
 8008f52:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8008f54:	698b      	ldr	r3, [r1, #24]
 8008f56:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8008f58:	680b      	ldr	r3, [r1, #0]
 8008f5a:	6003      	str	r3, [r0, #0]
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop

08008f60 <VectorD8>:
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8008f60:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8008f62:	4c08      	ldr	r4, [pc, #32]	; (8008f84 <VectorD8+0x24>)
 8008f64:	4620      	mov	r0, r4
 8008f66:	f000 fc8b 	bl	8009880 <_trace_isr_enter>
 8008f6a:	f000 fee1 	bl	8009d30 <_dbg_check_enter_isr>
  serve_interrupt(&SD2);
 8008f6e:	4806      	ldr	r0, [pc, #24]	; (8008f88 <VectorD8+0x28>)
 8008f70:	f7ff fe8e 	bl	8008c90 <serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8008f74:	f000 febc 	bl	8009cf0 <_dbg_check_leave_isr>
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f000 fc61 	bl	8009840 <_trace_isr_leave>
 8008f7e:	f7ff f9c7 	bl	8008310 <_port_irq_epilogue>
 8008f82:	bd10      	pop	{r4, pc}
 8008f84:	08017534 	.word	0x08017534
 8008f88:	20001478 	.word	0x20001478
 8008f8c:	00000000 	.word	0x00000000

08008f90 <VectorD4>:
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8008f90:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8008f92:	4c08      	ldr	r4, [pc, #32]	; (8008fb4 <VectorD4+0x24>)
 8008f94:	4620      	mov	r0, r4
 8008f96:	f000 fc73 	bl	8009880 <_trace_isr_enter>
 8008f9a:	f000 fec9 	bl	8009d30 <_dbg_check_enter_isr>
  serve_interrupt(&SD1);
 8008f9e:	4806      	ldr	r0, [pc, #24]	; (8008fb8 <VectorD4+0x28>)
 8008fa0:	f7ff fe76 	bl	8008c90 <serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8008fa4:	f000 fea4 	bl	8009cf0 <_dbg_check_leave_isr>
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 fc49 	bl	8009840 <_trace_isr_leave>
 8008fae:	f7ff f9af 	bl	8008310 <_port_irq_epilogue>
 8008fb2:	bd10      	pop	{r4, pc}
 8008fb4:	08017528 	.word	0x08017528
 8008fb8:	20001418 	.word	0x20001418
 8008fbc:	00000000 	.word	0x00000000

08008fc0 <VectorB0>:
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8008fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  OSAL_IRQ_PROLOGUE();
 8008fc4:	483c      	ldr	r0, [pc, #240]	; (80090b8 <VectorB0+0xf8>)
 8008fc6:	f000 fc5b 	bl	8009880 <_trace_isr_enter>
 8008fca:	f000 feb1 	bl	8009d30 <_dbg_check_enter_isr>
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8008fce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	f013 0f02 	tst.w	r3, #2
 8008fd8:	d108      	bne.n	8008fec <VectorB0+0x2c>
  OSAL_IRQ_EPILOGUE();
 8008fda:	f000 fe89 	bl	8009cf0 <_dbg_check_leave_isr>
 8008fde:	4836      	ldr	r0, [pc, #216]	; (80090b8 <VectorB0+0xf8>)
 8008fe0:	f000 fc2e 	bl	8009840 <_trace_isr_leave>
 8008fe4:	f7ff f994 	bl	8008310 <_port_irq_epilogue>
 8008fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    STM32_ST_TIM->SR = 0U;
 8008fec:	2200      	movs	r2, #0
 8008fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ff2:	611a      	str	r2, [r3, #16]
 8008ff4:	2320      	movs	r3, #32
 8008ff6:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8008ffa:	f000 fed1 	bl	8009da0 <_dbg_check_lock_from_isr>
  chDbgCheckClassI();
 8008ffe:	f000 fcb7 	bl	8009970 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();
 8009002:	f000 fcb5 	bl	8009970 <chDbgCheckClassI>
  virtual_timer_t *vtp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  vtp = ch.vtlist.next;
 8009006:	4b2d      	ldr	r3, [pc, #180]	; (80090bc <VectorB0+0xfc>)
 8009008:	69dc      	ldr	r4, [r3, #28]
  return (systime_t)STM32_ST_TIM->CNT;
 800900a:	f04f 4980 	mov.w	r9, #1073741824	; 0x40000000
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 800900e:	461d      	mov	r5, r3

      /* The "last time" becomes this timer's expiration time.*/
      ch.vtlist.lasttime += vtp->delta;
      nowdelta -= vtp->delta;

      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8009010:	f103 081c 	add.w	r8, r3, #28
 8009014:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8009018:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800901a:	1b9e      	subs	r6, r3, r6
    if (nowdelta < vtp->delta) {
 800901c:	68a2      	ldr	r2, [r4, #8]
 800901e:	4296      	cmp	r6, r2
 8009020:	d323      	bcc.n	800906a <VectorB0+0xaa>
      ch.vtlist.next = vtp->next;
      fn = vtp->func;
      vtp->func = NULL;
 8009022:	2700      	movs	r7, #0
      ch.vtlist.lasttime += vtp->delta;
 8009024:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009026:	68a2      	ldr	r2, [r4, #8]
 8009028:	4413      	add	r3, r2
 800902a:	62ab      	str	r3, [r5, #40]	; 0x28
      nowdelta -= vtp->delta;
 800902c:	68a3      	ldr	r3, [r4, #8]
 800902e:	1af6      	subs	r6, r6, r3
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	f8c3 8004 	str.w	r8, [r3, #4]
      ch.vtlist.next = vtp->next;
 8009036:	6823      	ldr	r3, [r4, #0]
 8009038:	61eb      	str	r3, [r5, #28]
      fn = vtp->func;
 800903a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
      vtp->func = NULL;
 800903e:	60e7      	str	r7, [r4, #12]

      /* if the list becomes empty then the timer is stopped.*/
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 8009040:	69eb      	ldr	r3, [r5, #28]
 8009042:	4543      	cmp	r3, r8
  STM32_ST_TIM->DIER = 0;
 8009044:	bf08      	it	eq
 8009046:	f8c9 700c 	streq.w	r7, [r9, #12]
  _dbg_check_unlock_from_isr();
 800904a:	f000 fe91 	bl	8009d70 <_dbg_check_unlock_from_isr>
 800904e:	f387 8811 	msr	BASEPRI, r7
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
 8009052:	6920      	ldr	r0, [r4, #16]
 8009054:	47d0      	blx	sl
 8009056:	2320      	movs	r3, #32
 8009058:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 800905c:	f000 fea0 	bl	8009da0 <_dbg_check_lock_from_isr>
      chSysLockFromISR();

      /* Next element in the list.*/
      vtp = ch.vtlist.next;
 8009060:	69ec      	ldr	r4, [r5, #28]
    }
    while (vtp->delta <= nowdelta);
 8009062:	68a3      	ldr	r3, [r4, #8]
 8009064:	429e      	cmp	r6, r3
 8009066:	d2dd      	bcs.n	8009024 <VectorB0+0x64>
 8009068:	e7d4      	b.n	8009014 <VectorB0+0x54>
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 800906a:	4914      	ldr	r1, [pc, #80]	; (80090bc <VectorB0+0xfc>)
 800906c:	f851 2f1c 	ldr.w	r2, [r1, #28]!
 8009070:	428a      	cmp	r2, r1
 8009072:	d017      	beq.n	80090a4 <VectorB0+0xe4>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  ch.vtlist.lasttime += nowdelta;
 8009074:	4d11      	ldr	r5, [pc, #68]	; (80090bc <VectorB0+0xfc>)
 8009076:	62ab      	str	r3, [r5, #40]	; 0x28
  ch.vtlist.next->delta -= nowdelta;
 8009078:	6891      	ldr	r1, [r2, #8]
 800907a:	1b89      	subs	r1, r1, r6
 800907c:	6091      	str	r1, [r2, #8]
 800907e:	68a4      	ldr	r4, [r4, #8]
 8009080:	1ae4      	subs	r4, r4, r3
 8009082:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8009084:	4414      	add	r4, r2
  return systime + (systime_t)interval;
 8009086:	2c02      	cmp	r4, #2
 8009088:	bf2c      	ite	cs
 800908a:	191c      	addcs	r4, r3, r4
 800908c:	1c9c      	addcc	r4, r3, #2
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 800908e:	4620      	mov	r0, r4
 8009090:	f7fc fee6 	bl	8005e60 <stSetAlarm>
    delta = (sysinterval_t)TIME_MAX_SYSTIME;
  }
#endif
  port_timer_set_alarm(chTimeAddX(now, delta));

  chDbgAssert(chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX()) <=
 8009094:	6aab      	ldr	r3, [r5, #40]	; 0x28
  return (systime_t)STM32_ST_TIM->CNT;
 8009096:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800909a:	6a52      	ldr	r2, [r2, #36]	; 0x24
  return (sysinterval_t)((systime_t)(end - start));
 800909c:	1ad2      	subs	r2, r2, r3
 800909e:	1ae3      	subs	r3, r4, r3
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d805      	bhi.n	80090b0 <VectorB0+0xf0>
  _dbg_check_unlock_from_isr();
 80090a4:	f000 fe64 	bl	8009d70 <_dbg_check_unlock_from_isr>
 80090a8:	2300      	movs	r3, #0
 80090aa:	f383 8811 	msr	BASEPRI, r3
 80090ae:	e794      	b.n	8008fda <VectorB0+0x1a>
 80090b0:	4803      	ldr	r0, [pc, #12]	; (80090c0 <VectorB0+0x100>)
 80090b2:	f000 fc05 	bl	80098c0 <chSysHalt>
 80090b6:	bf00      	nop
 80090b8:	080174d4 	.word	0x080174d4
 80090bc:	200015dc 	.word	0x200015dc
 80090c0:	080174c8 	.word	0x080174c8
	...

080090d0 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 80090d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 80090d4:	f002 0a03 	and.w	sl, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 80090d8:	f3c2 0980 	ubfx	r9, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 80090dc:	f3c2 08c1 	ubfx	r8, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 80090e0:	f3c2 1c41 	ubfx	ip, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 80090e4:	f3c2 12c3 	ubfx	r2, r2, #7, #4
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 80090e8:	46d6      	mov	lr, sl
  uint32_t bit     = 0;
 80090ea:	2700      	movs	r7, #0
 80090ec:	e022      	b.n	8009134 <_pal_lld_setgroupmode+0x64>
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 80090ee:	2f07      	cmp	r7, #7
 80090f0:	d80a      	bhi.n	8009108 <_pal_lld_setgroupmode+0x38>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80090f2:	6a06      	ldr	r6, [r0, #32]
 80090f4:	ea26 0404 	bic.w	r4, r6, r4
 80090f8:	4325      	orrs	r5, r4
 80090fa:	6205      	str	r5, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
        port->MODER   = (port->MODER & ~m2) | moder;
 80090fc:	6804      	ldr	r4, [r0, #0]
 80090fe:	4023      	ands	r3, r4
 8009100:	ea43 030e 	orr.w	r3, r3, lr
 8009104:	6003      	str	r3, [r0, #0]
 8009106:	e00a      	b.n	800911e <_pal_lld_setgroupmode+0x4e>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8009108:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800910a:	ea26 0404 	bic.w	r4, r6, r4
 800910e:	4325      	orrs	r5, r4
 8009110:	6245      	str	r5, [r0, #36]	; 0x24
 8009112:	e7f3      	b.n	80090fc <_pal_lld_setgroupmode+0x2c>
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
        if (bit < 8)
          port->AFRL = (port->AFRL & ~m4) | altrmask;
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8009114:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009116:	ea23 0404 	bic.w	r4, r3, r4
 800911a:	4325      	orrs	r5, r4
 800911c:	6245      	str	r5, [r0, #36]	; 0x24
      }
    }
    mask >>= 1;
    if (!mask)
 800911e:	0849      	lsrs	r1, r1, #1
 8009120:	d03b      	beq.n	800919a <_pal_lld_setgroupmode+0xca>
      return;
    otyper <<= 1;
 8009122:	ea4f 0949 	mov.w	r9, r9, lsl #1
    ospeedr <<= 2;
 8009126:	ea4f 0888 	mov.w	r8, r8, lsl #2
    pupdr <<= 2;
 800912a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    moder <<= 2;
 800912e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 8009132:	3701      	adds	r7, #1
    if ((mask & 1) != 0) {
 8009134:	f011 0f01 	tst.w	r1, #1
 8009138:	d0f1      	beq.n	800911e <_pal_lld_setgroupmode+0x4e>
      altrmask = altr << ((bit & 7) * 4);
 800913a:	f007 0407 	and.w	r4, r7, #7
 800913e:	00a4      	lsls	r4, r4, #2
 8009140:	fa02 f504 	lsl.w	r5, r2, r4
      m4 = 15 << ((bit & 7) * 4);
 8009144:	230f      	movs	r3, #15
 8009146:	fa03 f404 	lsl.w	r4, r3, r4
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800914a:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
 800914c:	2601      	movs	r6, #1
 800914e:	40be      	lsls	r6, r7
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8009150:	ea23 0306 	bic.w	r3, r3, r6
 8009154:	ea43 0309 	orr.w	r3, r3, r9
 8009158:	6043      	str	r3, [r0, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800915a:	6886      	ldr	r6, [r0, #8]
      m2 = 3 << (bit * 2);
 800915c:	007b      	lsls	r3, r7, #1
 800915e:	f04f 0b03 	mov.w	fp, #3
 8009162:	fa0b f303 	lsl.w	r3, fp, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8009166:	43db      	mvns	r3, r3
 8009168:	401e      	ands	r6, r3
 800916a:	ea46 0608 	orr.w	r6, r6, r8
 800916e:	6086      	str	r6, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8009170:	68c6      	ldr	r6, [r0, #12]
 8009172:	401e      	ands	r6, r3
 8009174:	ea46 060c 	orr.w	r6, r6, ip
 8009178:	60c6      	str	r6, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 800917a:	f1ba 0f02 	cmp.w	sl, #2
 800917e:	d0b6      	beq.n	80090ee <_pal_lld_setgroupmode+0x1e>
        port->MODER   = (port->MODER & ~m2) | moder;
 8009180:	6806      	ldr	r6, [r0, #0]
 8009182:	4033      	ands	r3, r6
 8009184:	ea43 030e 	orr.w	r3, r3, lr
 8009188:	6003      	str	r3, [r0, #0]
        if (bit < 8)
 800918a:	2f07      	cmp	r7, #7
 800918c:	d8c2      	bhi.n	8009114 <_pal_lld_setgroupmode+0x44>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 800918e:	6a03      	ldr	r3, [r0, #32]
 8009190:	ea23 0404 	bic.w	r4, r3, r4
 8009194:	4325      	orrs	r5, r4
 8009196:	6205      	str	r5, [r0, #32]
 8009198:	e7c1      	b.n	800911e <_pal_lld_setgroupmode+0x4e>
 800919a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919e:	bf00      	nop

080091a0 <dmaStreamRelease>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @special
 */
void dmaStreamRelease(const stm32_dma_stream_t *dmastp) {
 80091a0:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheck(dmastp != NULL);
 80091a2:	2800      	cmp	r0, #0
 80091a4:	d030      	beq.n	8009208 <dmaStreamRelease+0x68>
 80091a6:	4604      	mov	r4, r0

  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.streams_mask & (1 << dmastp->selfindex)) != 0U,
 80091a8:	4b22      	ldr	r3, [pc, #136]	; (8009234 <dmaStreamRelease+0x94>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	7c40      	ldrb	r0, [r0, #17]
 80091ae:	2101      	movs	r1, #1
 80091b0:	4081      	lsls	r1, r0
 80091b2:	4219      	tst	r1, r3
 80091b4:	d02b      	beq.n	800920e <dmaStreamRelease+0x6e>
                "not allocated");

  /* Marks the stream as not allocated.*/
  dma.streams_mask &= ~(1U << dmastp->selfindex);
 80091b6:	2201      	movs	r2, #1
 80091b8:	4082      	lsls	r2, r0
 80091ba:	43d2      	mvns	r2, r2
 80091bc:	4013      	ands	r3, r2
 80091be:	491d      	ldr	r1, [pc, #116]	; (8009234 <dmaStreamRelease+0x94>)
 80091c0:	600b      	str	r3, [r1, #0]
  dma.isr_mask &= ~(1U << dmastp->selfindex);
 80091c2:	6848      	ldr	r0, [r1, #4]
 80091c4:	4002      	ands	r2, r0
 80091c6:	604a      	str	r2, [r1, #4]

  /* Disables the associated IRQ vector if it is no more in use.*/
  if ((dma.streams_mask & dmastp->cmask) == 0U) {
 80091c8:	68a2      	ldr	r2, [r4, #8]
 80091ca:	4213      	tst	r3, r2
 80091cc:	d022      	beq.n	8009214 <dmaStreamRelease+0x74>
    nvicDisableVector(dmastp->vector);
  }

  /* Removes the DMA handler.*/
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = NULL;
 80091ce:	4a1a      	ldr	r2, [pc, #104]	; (8009238 <dmaStreamRelease+0x98>)
 80091d0:	7c60      	ldrb	r0, [r4, #17]
 80091d2:	2100      	movs	r1, #0
 80091d4:	f842 1030 	str.w	r1, [r2, r0, lsl #3]
  _stm32_dma_isr_redir[dmastp->selfindex].dma_param = NULL;
 80091d8:	7c60      	ldrb	r0, [r4, #17]
 80091da:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80091de:	6051      	str	r1, [r2, #4]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80091e0:	f013 0f7f 	tst.w	r3, #127	; 0x7f
 80091e4:	d107      	bne.n	80091f6 <dmaStreamRelease+0x56>
    rccDisableDMA1();
 80091e6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80091ea:	f501 3104 	add.w	r1, r1, #135168	; 0x21000
 80091ee:	694a      	ldr	r2, [r1, #20]
 80091f0:	f022 0201 	bic.w	r2, r2, #1
 80091f4:	614a      	str	r2, [r1, #20]
  }
#if STM32_DMA2_NUM_CHANNELS > 0
  if ((dma.streams_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80091f6:	f413 6f78 	tst.w	r3, #3968	; 0xf80
 80091fa:	d104      	bne.n	8009206 <dmaStreamRelease+0x66>
    rccDisableDMA2();
 80091fc:	4a0f      	ldr	r2, [pc, #60]	; (800923c <dmaStreamRelease+0x9c>)
 80091fe:	6953      	ldr	r3, [r2, #20]
 8009200:	f023 0302 	bic.w	r3, r3, #2
 8009204:	6153      	str	r3, [r2, #20]
 8009206:	bd38      	pop	{r3, r4, r5, pc}
  osalDbgCheck(dmastp != NULL);
 8009208:	480d      	ldr	r0, [pc, #52]	; (8009240 <dmaStreamRelease+0xa0>)
 800920a:	f000 fb59 	bl	80098c0 <chSysHalt>
  osalDbgAssert((dma.streams_mask & (1 << dmastp->selfindex)) != 0U,
 800920e:	480c      	ldr	r0, [pc, #48]	; (8009240 <dmaStreamRelease+0xa0>)
 8009210:	f000 fb56 	bl	80098c0 <chSysHalt>
    nvicDisableVector(dmastp->vector);
 8009214:	7ca1      	ldrb	r1, [r4, #18]
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 8009216:	0948      	lsrs	r0, r1, #5
 8009218:	f001 021f 	and.w	r2, r1, #31
 800921c:	2501      	movs	r5, #1
 800921e:	4095      	lsls	r5, r2
 8009220:	4a08      	ldr	r2, [pc, #32]	; (8009244 <dmaStreamRelease+0xa4>)
 8009222:	3020      	adds	r0, #32
 8009224:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 8009228:	440a      	add	r2, r1
 800922a:	2100      	movs	r1, #0
 800922c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 8009230:	e7cd      	b.n	80091ce <dmaStreamRelease+0x2e>
 8009232:	bf00      	nop
 8009234:	20002034 	.word	0x20002034
 8009238:	20001574 	.word	0x20001574
 800923c:	40021000 	.word	0x40021000
 8009240:	080175d0 	.word	0x080175d0
 8009244:	e000e100 	.word	0xe000e100
	...

08009250 <dmaStreamAllocate>:
                       void *param) {
 8009250:	b570      	push	{r4, r5, r6, lr}
  osalDbgCheck(dmastp != NULL);
 8009252:	2800      	cmp	r0, #0
 8009254:	d041      	beq.n	80092da <dmaStreamAllocate+0x8a>
 8009256:	4604      	mov	r4, r0
  if ((dma.streams_mask & (1U << dmastp->selfindex)) != 0U)
 8009258:	4824      	ldr	r0, [pc, #144]	; (80092ec <dmaStreamAllocate+0x9c>)
 800925a:	6805      	ldr	r5, [r0, #0]
 800925c:	7c66      	ldrb	r6, [r4, #17]
 800925e:	2001      	movs	r0, #1
 8009260:	40b0      	lsls	r0, r6
 8009262:	4228      	tst	r0, r5
 8009264:	d140      	bne.n	80092e8 <dmaStreamAllocate+0x98>
  _stm32_dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8009266:	4822      	ldr	r0, [pc, #136]	; (80092f0 <dmaStreamAllocate+0xa0>)
 8009268:	f840 2036 	str.w	r2, [r0, r6, lsl #3]
  _stm32_dma_isr_redir[dmastp->selfindex].dma_param = param;
 800926c:	7c66      	ldrb	r6, [r4, #17]
 800926e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8009272:	6043      	str	r3, [r0, #4]
  if ((dma.streams_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8009274:	f015 0f7f 	tst.w	r5, #127	; 0x7f
 8009278:	d104      	bne.n	8009284 <dmaStreamAllocate+0x34>
    rccEnableDMA1(true);
 800927a:	481e      	ldr	r0, [pc, #120]	; (80092f4 <dmaStreamAllocate+0xa4>)
 800927c:	6943      	ldr	r3, [r0, #20]
 800927e:	f043 0301 	orr.w	r3, r3, #1
 8009282:	6143      	str	r3, [r0, #20]
  if ((dma.streams_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 8009284:	f415 6f78 	tst.w	r5, #3968	; 0xf80
 8009288:	d104      	bne.n	8009294 <dmaStreamAllocate+0x44>
    rccEnableDMA2(true);
 800928a:	481a      	ldr	r0, [pc, #104]	; (80092f4 <dmaStreamAllocate+0xa4>)
 800928c:	6943      	ldr	r3, [r0, #20]
 800928e:	f043 0302 	orr.w	r3, r3, #2
 8009292:	6143      	str	r3, [r0, #20]
  dmaStreamDisable(dmastp);
 8009294:	6860      	ldr	r0, [r4, #4]
 8009296:	6803      	ldr	r3, [r0, #0]
 8009298:	f023 030f 	bic.w	r3, r3, #15
 800929c:	6003      	str	r3, [r0, #0]
 800929e:	6820      	ldr	r0, [r4, #0]
 80092a0:	7c25      	ldrb	r5, [r4, #16]
 80092a2:	230e      	movs	r3, #14
 80092a4:	40ab      	lsls	r3, r5
 80092a6:	6043      	str	r3, [r0, #4]
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80092a8:	6863      	ldr	r3, [r4, #4]
 80092aa:	2000      	movs	r0, #0
 80092ac:	6018      	str	r0, [r3, #0]
  if (func != NULL) {
 80092ae:	b15a      	cbz	r2, 80092c8 <dmaStreamAllocate+0x78>
    if ((dma.isr_mask & dmastp->cmask) == 0U) {
 80092b0:	4b0e      	ldr	r3, [pc, #56]	; (80092ec <dmaStreamAllocate+0x9c>)
 80092b2:	685a      	ldr	r2, [r3, #4]
 80092b4:	68a3      	ldr	r3, [r4, #8]
 80092b6:	421a      	tst	r2, r3
 80092b8:	d012      	beq.n	80092e0 <dmaStreamAllocate+0x90>
    dma.isr_mask |= (1U << dmastp->selfindex);
 80092ba:	4a0c      	ldr	r2, [pc, #48]	; (80092ec <dmaStreamAllocate+0x9c>)
 80092bc:	7c61      	ldrb	r1, [r4, #17]
 80092be:	2301      	movs	r3, #1
 80092c0:	408b      	lsls	r3, r1
 80092c2:	6851      	ldr	r1, [r2, #4]
 80092c4:	430b      	orrs	r3, r1
 80092c6:	6053      	str	r3, [r2, #4]
  dma.streams_mask |= (1U << dmastp->selfindex);
 80092c8:	4a08      	ldr	r2, [pc, #32]	; (80092ec <dmaStreamAllocate+0x9c>)
 80092ca:	7c61      	ldrb	r1, [r4, #17]
 80092cc:	2301      	movs	r3, #1
 80092ce:	408b      	lsls	r3, r1
 80092d0:	6811      	ldr	r1, [r2, #0]
 80092d2:	430b      	orrs	r3, r1
 80092d4:	6013      	str	r3, [r2, #0]
  return false;
 80092d6:	2000      	movs	r0, #0
 80092d8:	bd70      	pop	{r4, r5, r6, pc}
  osalDbgCheck(dmastp != NULL);
 80092da:	4807      	ldr	r0, [pc, #28]	; (80092f8 <dmaStreamAllocate+0xa8>)
 80092dc:	f000 faf0 	bl	80098c0 <chSysHalt>
      nvicEnableVector(dmastp->vector, priority);
 80092e0:	7ca0      	ldrb	r0, [r4, #18]
 80092e2:	f7fc fd95 	bl	8005e10 <nvicEnableVector>
 80092e6:	e7e8      	b.n	80092ba <dmaStreamAllocate+0x6a>
    return true;
 80092e8:	2001      	movs	r0, #1
}
 80092ea:	bd70      	pop	{r4, r5, r6, pc}
 80092ec:	20002034 	.word	0x20002034
 80092f0:	20001574 	.word	0x20001574
 80092f4:	40021000 	.word	0x40021000
 80092f8:	080175bc 	.word	0x080175bc
 80092fc:	00000000 	.word	0x00000000

08009300 <Vector130>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8009300:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009302:	480f      	ldr	r0, [pc, #60]	; (8009340 <Vector130+0x40>)
 8009304:	f000 fabc 	bl	8009880 <_trace_isr_enter>
 8009308:	f000 fd12 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA2_STREAM5);
 800930c:	4b0d      	ldr	r3, [pc, #52]	; (8009344 <Vector130+0x44>)
 800930e:	6819      	ldr	r1, [r3, #0]
 8009310:	0c09      	lsrs	r1, r1, #16
 8009312:	f001 010e 	and.w	r1, r1, #14
 8009316:	3358      	adds	r3, #88	; 0x58
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4219      	tst	r1, r3
 800931c:	d008      	beq.n	8009330 <Vector130+0x30>
 800931e:	040b      	lsls	r3, r1, #16
 8009320:	4a08      	ldr	r2, [pc, #32]	; (8009344 <Vector130+0x44>)
 8009322:	6053      	str	r3, [r2, #4]
 8009324:	4b08      	ldr	r3, [pc, #32]	; (8009348 <Vector130+0x48>)
 8009326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009328:	b113      	cbz	r3, 8009330 <Vector130+0x30>
 800932a:	4a07      	ldr	r2, [pc, #28]	; (8009348 <Vector130+0x48>)
 800932c:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 800932e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009330:	f000 fcde 	bl	8009cf0 <_dbg_check_leave_isr>
 8009334:	4802      	ldr	r0, [pc, #8]	; (8009340 <Vector130+0x40>)
 8009336:	f000 fa83 	bl	8009840 <_trace_isr_leave>
 800933a:	f7fe ffe9 	bl	8008310 <_port_irq_epilogue>
 800933e:	bd08      	pop	{r3, pc}
 8009340:	080175b0 	.word	0x080175b0
 8009344:	40020400 	.word	0x40020400
 8009348:	20001574 	.word	0x20001574
 800934c:	00000000 	.word	0x00000000

08009350 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8009350:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009352:	480f      	ldr	r0, [pc, #60]	; (8009390 <Vector12C+0x40>)
 8009354:	f000 fa94 	bl	8009880 <_trace_isr_enter>
 8009358:	f000 fcea 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA2_STREAM4);
 800935c:	4b0d      	ldr	r3, [pc, #52]	; (8009394 <Vector12C+0x44>)
 800935e:	6819      	ldr	r1, [r3, #0]
 8009360:	0b09      	lsrs	r1, r1, #12
 8009362:	f001 010e 	and.w	r1, r1, #14
 8009366:	3344      	adds	r3, #68	; 0x44
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	4219      	tst	r1, r3
 800936c:	d008      	beq.n	8009380 <Vector12C+0x30>
 800936e:	030b      	lsls	r3, r1, #12
 8009370:	4a08      	ldr	r2, [pc, #32]	; (8009394 <Vector12C+0x44>)
 8009372:	6053      	str	r3, [r2, #4]
 8009374:	4b08      	ldr	r3, [pc, #32]	; (8009398 <Vector12C+0x48>)
 8009376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009378:	b113      	cbz	r3, 8009380 <Vector12C+0x30>
 800937a:	4a07      	ldr	r2, [pc, #28]	; (8009398 <Vector12C+0x48>)
 800937c:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800937e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009380:	f000 fcb6 	bl	8009cf0 <_dbg_check_leave_isr>
 8009384:	4802      	ldr	r0, [pc, #8]	; (8009390 <Vector12C+0x40>)
 8009386:	f000 fa5b 	bl	8009840 <_trace_isr_leave>
 800938a:	f7fe ffc1 	bl	8008310 <_port_irq_epilogue>
 800938e:	bd08      	pop	{r3, pc}
 8009390:	080175a4 	.word	0x080175a4
 8009394:	40020400 	.word	0x40020400
 8009398:	20001574 	.word	0x20001574
 800939c:	00000000 	.word	0x00000000

080093a0 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80093a0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80093a2:	480f      	ldr	r0, [pc, #60]	; (80093e0 <Vector128+0x40>)
 80093a4:	f000 fa6c 	bl	8009880 <_trace_isr_enter>
 80093a8:	f000 fcc2 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA2_STREAM3);
 80093ac:	4b0d      	ldr	r3, [pc, #52]	; (80093e4 <Vector128+0x44>)
 80093ae:	6819      	ldr	r1, [r3, #0]
 80093b0:	0a09      	lsrs	r1, r1, #8
 80093b2:	f001 010e 	and.w	r1, r1, #14
 80093b6:	3330      	adds	r3, #48	; 0x30
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4219      	tst	r1, r3
 80093bc:	d008      	beq.n	80093d0 <Vector128+0x30>
 80093be:	020b      	lsls	r3, r1, #8
 80093c0:	4a08      	ldr	r2, [pc, #32]	; (80093e4 <Vector128+0x44>)
 80093c2:	6053      	str	r3, [r2, #4]
 80093c4:	4b08      	ldr	r3, [pc, #32]	; (80093e8 <Vector128+0x48>)
 80093c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093c8:	b113      	cbz	r3, 80093d0 <Vector128+0x30>
 80093ca:	4a07      	ldr	r2, [pc, #28]	; (80093e8 <Vector128+0x48>)
 80093cc:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 80093ce:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 80093d0:	f000 fc8e 	bl	8009cf0 <_dbg_check_leave_isr>
 80093d4:	4802      	ldr	r0, [pc, #8]	; (80093e0 <Vector128+0x40>)
 80093d6:	f000 fa33 	bl	8009840 <_trace_isr_leave>
 80093da:	f7fe ff99 	bl	8008310 <_port_irq_epilogue>
 80093de:	bd08      	pop	{r3, pc}
 80093e0:	08017588 	.word	0x08017588
 80093e4:	40020400 	.word	0x40020400
 80093e8:	20001574 	.word	0x20001574
 80093ec:	00000000 	.word	0x00000000

080093f0 <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80093f0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80093f2:	480f      	ldr	r0, [pc, #60]	; (8009430 <Vector124+0x40>)
 80093f4:	f000 fa44 	bl	8009880 <_trace_isr_enter>
 80093f8:	f000 fc9a 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA2_STREAM2);
 80093fc:	4b0d      	ldr	r3, [pc, #52]	; (8009434 <Vector124+0x44>)
 80093fe:	6819      	ldr	r1, [r3, #0]
 8009400:	0909      	lsrs	r1, r1, #4
 8009402:	f001 010e 	and.w	r1, r1, #14
 8009406:	331c      	adds	r3, #28
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4219      	tst	r1, r3
 800940c:	d008      	beq.n	8009420 <Vector124+0x30>
 800940e:	010b      	lsls	r3, r1, #4
 8009410:	4a08      	ldr	r2, [pc, #32]	; (8009434 <Vector124+0x44>)
 8009412:	6053      	str	r3, [r2, #4]
 8009414:	4b08      	ldr	r3, [pc, #32]	; (8009438 <Vector124+0x48>)
 8009416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009418:	b113      	cbz	r3, 8009420 <Vector124+0x30>
 800941a:	4a07      	ldr	r2, [pc, #28]	; (8009438 <Vector124+0x48>)
 800941c:	6c50      	ldr	r0, [r2, #68]	; 0x44
 800941e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009420:	f000 fc66 	bl	8009cf0 <_dbg_check_leave_isr>
 8009424:	4802      	ldr	r0, [pc, #8]	; (8009430 <Vector124+0x40>)
 8009426:	f000 fa0b 	bl	8009840 <_trace_isr_leave>
 800942a:	f7fe ff71 	bl	8008310 <_port_irq_epilogue>
 800942e:	bd08      	pop	{r3, pc}
 8009430:	08017570 	.word	0x08017570
 8009434:	40020400 	.word	0x40020400
 8009438:	20001574 	.word	0x20001574
 800943c:	00000000 	.word	0x00000000

08009440 <Vector120>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8009440:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009442:	480e      	ldr	r0, [pc, #56]	; (800947c <Vector120+0x3c>)
 8009444:	f000 fa1c 	bl	8009880 <_trace_isr_enter>
 8009448:	f000 fc72 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA2_STREAM1);
 800944c:	4b0c      	ldr	r3, [pc, #48]	; (8009480 <Vector120+0x40>)
 800944e:	6819      	ldr	r1, [r3, #0]
 8009450:	f001 010e 	and.w	r1, r1, #14
 8009454:	3308      	adds	r3, #8
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4219      	tst	r1, r3
 800945a:	d007      	beq.n	800946c <Vector120+0x2c>
 800945c:	4b08      	ldr	r3, [pc, #32]	; (8009480 <Vector120+0x40>)
 800945e:	6059      	str	r1, [r3, #4]
 8009460:	4b08      	ldr	r3, [pc, #32]	; (8009484 <Vector120+0x44>)
 8009462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009464:	b113      	cbz	r3, 800946c <Vector120+0x2c>
 8009466:	4a07      	ldr	r2, [pc, #28]	; (8009484 <Vector120+0x44>)
 8009468:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 800946a:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 800946c:	f000 fc40 	bl	8009cf0 <_dbg_check_leave_isr>
 8009470:	4802      	ldr	r0, [pc, #8]	; (800947c <Vector120+0x3c>)
 8009472:	f000 f9e5 	bl	8009840 <_trace_isr_leave>
 8009476:	f7fe ff4b 	bl	8008310 <_port_irq_epilogue>
 800947a:	bd08      	pop	{r3, pc}
 800947c:	08017558 	.word	0x08017558
 8009480:	40020400 	.word	0x40020400
 8009484:	20001574 	.word	0x20001574
	...

08009490 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8009490:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009492:	480f      	ldr	r0, [pc, #60]	; (80094d0 <Vector84+0x40>)
 8009494:	f000 f9f4 	bl	8009880 <_trace_isr_enter>
 8009498:	f000 fc4a 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM7);
 800949c:	4b0d      	ldr	r3, [pc, #52]	; (80094d4 <Vector84+0x44>)
 800949e:	6819      	ldr	r1, [r3, #0]
 80094a0:	0e09      	lsrs	r1, r1, #24
 80094a2:	f001 010e 	and.w	r1, r1, #14
 80094a6:	3380      	adds	r3, #128	; 0x80
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4219      	tst	r1, r3
 80094ac:	d008      	beq.n	80094c0 <Vector84+0x30>
 80094ae:	060b      	lsls	r3, r1, #24
 80094b0:	4a08      	ldr	r2, [pc, #32]	; (80094d4 <Vector84+0x44>)
 80094b2:	6053      	str	r3, [r2, #4]
 80094b4:	4b08      	ldr	r3, [pc, #32]	; (80094d8 <Vector84+0x48>)
 80094b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b8:	b113      	cbz	r3, 80094c0 <Vector84+0x30>
 80094ba:	4a07      	ldr	r2, [pc, #28]	; (80094d8 <Vector84+0x48>)
 80094bc:	6b50      	ldr	r0, [r2, #52]	; 0x34
 80094be:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 80094c0:	f000 fc16 	bl	8009cf0 <_dbg_check_leave_isr>
 80094c4:	4802      	ldr	r0, [pc, #8]	; (80094d0 <Vector84+0x40>)
 80094c6:	f000 f9bb 	bl	8009840 <_trace_isr_leave>
 80094ca:	f7fe ff21 	bl	8008310 <_port_irq_epilogue>
 80094ce:	bd08      	pop	{r3, pc}
 80094d0:	08017540 	.word	0x08017540
 80094d4:	40020000 	.word	0x40020000
 80094d8:	20001574 	.word	0x20001574
 80094dc:	00000000 	.word	0x00000000

080094e0 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80094e0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80094e2:	480f      	ldr	r0, [pc, #60]	; (8009520 <Vector80+0x40>)
 80094e4:	f000 f9cc 	bl	8009880 <_trace_isr_enter>
 80094e8:	f000 fc22 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM6);
 80094ec:	4b0d      	ldr	r3, [pc, #52]	; (8009524 <Vector80+0x44>)
 80094ee:	6819      	ldr	r1, [r3, #0]
 80094f0:	0d09      	lsrs	r1, r1, #20
 80094f2:	f001 010e 	and.w	r1, r1, #14
 80094f6:	336c      	adds	r3, #108	; 0x6c
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4219      	tst	r1, r3
 80094fc:	d008      	beq.n	8009510 <Vector80+0x30>
 80094fe:	050b      	lsls	r3, r1, #20
 8009500:	4a08      	ldr	r2, [pc, #32]	; (8009524 <Vector80+0x44>)
 8009502:	6053      	str	r3, [r2, #4]
 8009504:	4b08      	ldr	r3, [pc, #32]	; (8009528 <Vector80+0x48>)
 8009506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009508:	b113      	cbz	r3, 8009510 <Vector80+0x30>
 800950a:	4a07      	ldr	r2, [pc, #28]	; (8009528 <Vector80+0x48>)
 800950c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 800950e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009510:	f000 fbee 	bl	8009cf0 <_dbg_check_leave_isr>
 8009514:	4802      	ldr	r0, [pc, #8]	; (8009520 <Vector80+0x40>)
 8009516:	f000 f993 	bl	8009840 <_trace_isr_leave>
 800951a:	f7fe fef9 	bl	8008310 <_port_irq_epilogue>
 800951e:	bd08      	pop	{r3, pc}
 8009520:	0801751c 	.word	0x0801751c
 8009524:	40020000 	.word	0x40020000
 8009528:	20001574 	.word	0x20001574
 800952c:	00000000 	.word	0x00000000

08009530 <Vector7C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8009530:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009532:	480f      	ldr	r0, [pc, #60]	; (8009570 <Vector7C+0x40>)
 8009534:	f000 f9a4 	bl	8009880 <_trace_isr_enter>
 8009538:	f000 fbfa 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM5);
 800953c:	4b0d      	ldr	r3, [pc, #52]	; (8009574 <Vector7C+0x44>)
 800953e:	6819      	ldr	r1, [r3, #0]
 8009540:	0c09      	lsrs	r1, r1, #16
 8009542:	f001 010e 	and.w	r1, r1, #14
 8009546:	3358      	adds	r3, #88	; 0x58
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4219      	tst	r1, r3
 800954c:	d008      	beq.n	8009560 <Vector7C+0x30>
 800954e:	040b      	lsls	r3, r1, #16
 8009550:	4a08      	ldr	r2, [pc, #32]	; (8009574 <Vector7C+0x44>)
 8009552:	6053      	str	r3, [r2, #4]
 8009554:	4b08      	ldr	r3, [pc, #32]	; (8009578 <Vector7C+0x48>)
 8009556:	6a1b      	ldr	r3, [r3, #32]
 8009558:	b113      	cbz	r3, 8009560 <Vector7C+0x30>
 800955a:	4a07      	ldr	r2, [pc, #28]	; (8009578 <Vector7C+0x48>)
 800955c:	6a50      	ldr	r0, [r2, #36]	; 0x24
 800955e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009560:	f000 fbc6 	bl	8009cf0 <_dbg_check_leave_isr>
 8009564:	4802      	ldr	r0, [pc, #8]	; (8009570 <Vector7C+0x40>)
 8009566:	f000 f96b 	bl	8009840 <_trace_isr_leave>
 800956a:	f7fe fed1 	bl	8008310 <_port_irq_epilogue>
 800956e:	bd08      	pop	{r3, pc}
 8009570:	08017510 	.word	0x08017510
 8009574:	40020000 	.word	0x40020000
 8009578:	20001574 	.word	0x20001574
 800957c:	00000000 	.word	0x00000000

08009580 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8009580:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009582:	480f      	ldr	r0, [pc, #60]	; (80095c0 <Vector78+0x40>)
 8009584:	f000 f97c 	bl	8009880 <_trace_isr_enter>
 8009588:	f000 fbd2 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM4);
 800958c:	4b0d      	ldr	r3, [pc, #52]	; (80095c4 <Vector78+0x44>)
 800958e:	6819      	ldr	r1, [r3, #0]
 8009590:	0b09      	lsrs	r1, r1, #12
 8009592:	f001 010e 	and.w	r1, r1, #14
 8009596:	3344      	adds	r3, #68	; 0x44
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4219      	tst	r1, r3
 800959c:	d008      	beq.n	80095b0 <Vector78+0x30>
 800959e:	030b      	lsls	r3, r1, #12
 80095a0:	4a08      	ldr	r2, [pc, #32]	; (80095c4 <Vector78+0x44>)
 80095a2:	6053      	str	r3, [r2, #4]
 80095a4:	4b08      	ldr	r3, [pc, #32]	; (80095c8 <Vector78+0x48>)
 80095a6:	699b      	ldr	r3, [r3, #24]
 80095a8:	b113      	cbz	r3, 80095b0 <Vector78+0x30>
 80095aa:	4a07      	ldr	r2, [pc, #28]	; (80095c8 <Vector78+0x48>)
 80095ac:	69d0      	ldr	r0, [r2, #28]
 80095ae:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 80095b0:	f000 fb9e 	bl	8009cf0 <_dbg_check_leave_isr>
 80095b4:	4802      	ldr	r0, [pc, #8]	; (80095c0 <Vector78+0x40>)
 80095b6:	f000 f943 	bl	8009840 <_trace_isr_leave>
 80095ba:	f7fe fea9 	bl	8008310 <_port_irq_epilogue>
 80095be:	bd08      	pop	{r3, pc}
 80095c0:	08017504 	.word	0x08017504
 80095c4:	40020000 	.word	0x40020000
 80095c8:	20001574 	.word	0x20001574
 80095cc:	00000000 	.word	0x00000000

080095d0 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80095d0:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80095d2:	480f      	ldr	r0, [pc, #60]	; (8009610 <Vector74+0x40>)
 80095d4:	f000 f954 	bl	8009880 <_trace_isr_enter>
 80095d8:	f000 fbaa 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM3);
 80095dc:	4b0d      	ldr	r3, [pc, #52]	; (8009614 <Vector74+0x44>)
 80095de:	6819      	ldr	r1, [r3, #0]
 80095e0:	0a09      	lsrs	r1, r1, #8
 80095e2:	f001 010e 	and.w	r1, r1, #14
 80095e6:	3330      	adds	r3, #48	; 0x30
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4219      	tst	r1, r3
 80095ec:	d008      	beq.n	8009600 <Vector74+0x30>
 80095ee:	020b      	lsls	r3, r1, #8
 80095f0:	4a08      	ldr	r2, [pc, #32]	; (8009614 <Vector74+0x44>)
 80095f2:	6053      	str	r3, [r2, #4]
 80095f4:	4b08      	ldr	r3, [pc, #32]	; (8009618 <Vector74+0x48>)
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	b113      	cbz	r3, 8009600 <Vector74+0x30>
 80095fa:	4a07      	ldr	r2, [pc, #28]	; (8009618 <Vector74+0x48>)
 80095fc:	6950      	ldr	r0, [r2, #20]
 80095fe:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009600:	f000 fb76 	bl	8009cf0 <_dbg_check_leave_isr>
 8009604:	4802      	ldr	r0, [pc, #8]	; (8009610 <Vector74+0x40>)
 8009606:	f000 f91b 	bl	8009840 <_trace_isr_leave>
 800960a:	f7fe fe81 	bl	8008310 <_port_irq_epilogue>
 800960e:	bd08      	pop	{r3, pc}
 8009610:	080174f8 	.word	0x080174f8
 8009614:	40020000 	.word	0x40020000
 8009618:	20001574 	.word	0x20001574
 800961c:	00000000 	.word	0x00000000

08009620 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8009620:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009622:	480f      	ldr	r0, [pc, #60]	; (8009660 <Vector70+0x40>)
 8009624:	f000 f92c 	bl	8009880 <_trace_isr_enter>
 8009628:	f000 fb82 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM2);
 800962c:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <Vector70+0x44>)
 800962e:	6819      	ldr	r1, [r3, #0]
 8009630:	0909      	lsrs	r1, r1, #4
 8009632:	f001 010e 	and.w	r1, r1, #14
 8009636:	331c      	adds	r3, #28
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4219      	tst	r1, r3
 800963c:	d008      	beq.n	8009650 <Vector70+0x30>
 800963e:	010b      	lsls	r3, r1, #4
 8009640:	4a08      	ldr	r2, [pc, #32]	; (8009664 <Vector70+0x44>)
 8009642:	6053      	str	r3, [r2, #4]
 8009644:	4b08      	ldr	r3, [pc, #32]	; (8009668 <Vector70+0x48>)
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	b113      	cbz	r3, 8009650 <Vector70+0x30>
 800964a:	4a07      	ldr	r2, [pc, #28]	; (8009668 <Vector70+0x48>)
 800964c:	68d0      	ldr	r0, [r2, #12]
 800964e:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 8009650:	f000 fb4e 	bl	8009cf0 <_dbg_check_leave_isr>
 8009654:	4802      	ldr	r0, [pc, #8]	; (8009660 <Vector70+0x40>)
 8009656:	f000 f8f3 	bl	8009840 <_trace_isr_leave>
 800965a:	f7fe fe59 	bl	8008310 <_port_irq_epilogue>
 800965e:	bd08      	pop	{r3, pc}
 8009660:	080174ec 	.word	0x080174ec
 8009664:	40020000 	.word	0x40020000
 8009668:	20001574 	.word	0x20001574
 800966c:	00000000 	.word	0x00000000

08009670 <Vector6C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8009670:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8009672:	480e      	ldr	r0, [pc, #56]	; (80096ac <Vector6C+0x3c>)
 8009674:	f000 f904 	bl	8009880 <_trace_isr_enter>
 8009678:	f000 fb5a 	bl	8009d30 <_dbg_check_enter_isr>
  dmaServeInterrupt(STM32_DMA1_STREAM1);
 800967c:	4b0c      	ldr	r3, [pc, #48]	; (80096b0 <Vector6C+0x40>)
 800967e:	6819      	ldr	r1, [r3, #0]
 8009680:	f001 010e 	and.w	r1, r1, #14
 8009684:	3308      	adds	r3, #8
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4219      	tst	r1, r3
 800968a:	d007      	beq.n	800969c <Vector6C+0x2c>
 800968c:	4b08      	ldr	r3, [pc, #32]	; (80096b0 <Vector6C+0x40>)
 800968e:	6059      	str	r1, [r3, #4]
 8009690:	4b08      	ldr	r3, [pc, #32]	; (80096b4 <Vector6C+0x44>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	b113      	cbz	r3, 800969c <Vector6C+0x2c>
 8009696:	4a07      	ldr	r2, [pc, #28]	; (80096b4 <Vector6C+0x44>)
 8009698:	6850      	ldr	r0, [r2, #4]
 800969a:	4798      	blx	r3
  OSAL_IRQ_EPILOGUE();
 800969c:	f000 fb28 	bl	8009cf0 <_dbg_check_leave_isr>
 80096a0:	4802      	ldr	r0, [pc, #8]	; (80096ac <Vector6C+0x3c>)
 80096a2:	f000 f8cd 	bl	8009840 <_trace_isr_leave>
 80096a6:	f7fe fe33 	bl	8008310 <_port_irq_epilogue>
 80096aa:	bd08      	pop	{r3, pc}
 80096ac:	080174e0 	.word	0x080174e0
 80096b0:	40020000 	.word	0x40020000
 80096b4:	20001574 	.word	0x20001574
	...

080096c0 <adc_lld_stop_conversion>:
void adc_lld_stop_conversion(ADCDriver *adcp) {
 80096c0:	b508      	push	{r3, lr}
  dmaStreamDisable(adcp->dmastp);
 80096c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80096c4:	6859      	ldr	r1, [r3, #4]
 80096c6:	680b      	ldr	r3, [r1, #0]
 80096c8:	f023 030f 	bic.w	r3, r3, #15
 80096cc:	600b      	str	r3, [r1, #0]
 80096ce:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	7c19      	ldrb	r1, [r3, #16]
 80096d4:	230e      	movs	r3, #14
 80096d6:	408b      	lsls	r3, r1
 80096d8:	6053      	str	r3, [r2, #4]
  adc_lld_stop_adc(adcp);
 80096da:	f7fc fb89 	bl	8005df0 <adc_lld_stop_adc.lto_priv.27>
 80096de:	bd08      	pop	{r3, pc}

080096e0 <Vector134>:
OSAL_IRQ_HANDLER(STM32_ADC4_HANDLER) {
 80096e0:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80096e2:	4c0a      	ldr	r4, [pc, #40]	; (800970c <Vector134+0x2c>)
 80096e4:	4620      	mov	r0, r4
 80096e6:	f000 f8cb 	bl	8009880 <_trace_isr_enter>
 80096ea:	f000 fb21 	bl	8009d30 <_dbg_check_enter_isr>
  isr  = ADC4->ISR;
 80096ee:	4b08      	ldr	r3, [pc, #32]	; (8009710 <Vector134+0x30>)
 80096f0:	6819      	ldr	r1, [r3, #0]
  ADC4->ISR = isr;
 80096f2:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD4, isr);
 80096f4:	4807      	ldr	r0, [pc, #28]	; (8009714 <Vector134+0x34>)
 80096f6:	f7fc fabb 	bl	8005c70 <adc_lld_serve_interrupt.lto_priv.67>
  OSAL_IRQ_EPILOGUE();
 80096fa:	f000 faf9 	bl	8009cf0 <_dbg_check_leave_isr>
 80096fe:	4620      	mov	r0, r4
 8009700:	f000 f89e 	bl	8009840 <_trace_isr_leave>
 8009704:	f7fe fe04 	bl	8008310 <_port_irq_epilogue>
 8009708:	bd10      	pop	{r4, pc}
 800970a:	bf00      	nop
 800970c:	0801757c 	.word	0x0801757c
 8009710:	50000500 	.word	0x50000500
 8009714:	200012c8 	.word	0x200012c8
	...

08009720 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 8009720:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8009722:	4c0a      	ldr	r4, [pc, #40]	; (800974c <VectorFC+0x2c>)
 8009724:	4620      	mov	r0, r4
 8009726:	f000 f8ab 	bl	8009880 <_trace_isr_enter>
 800972a:	f000 fb01 	bl	8009d30 <_dbg_check_enter_isr>
  isr  = ADC3->ISR;
 800972e:	4b08      	ldr	r3, [pc, #32]	; (8009750 <VectorFC+0x30>)
 8009730:	6819      	ldr	r1, [r3, #0]
  ADC3->ISR = isr;
 8009732:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD3, isr);
 8009734:	4807      	ldr	r0, [pc, #28]	; (8009754 <VectorFC+0x34>)
 8009736:	f7fc fa9b 	bl	8005c70 <adc_lld_serve_interrupt.lto_priv.67>
  OSAL_IRQ_EPILOGUE();
 800973a:	f000 fad9 	bl	8009cf0 <_dbg_check_leave_isr>
 800973e:	4620      	mov	r0, r4
 8009740:	f000 f87e 	bl	8009840 <_trace_isr_leave>
 8009744:	f7fe fde4 	bl	8008310 <_port_irq_epilogue>
 8009748:	bd10      	pop	{r4, pc}
 800974a:	bf00      	nop
 800974c:	08017564 	.word	0x08017564
 8009750:	50000400 	.word	0x50000400
 8009754:	20001290 	.word	0x20001290
	...

08009760 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC1_HANDLER) {
 8009760:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8009762:	4c0d      	ldr	r4, [pc, #52]	; (8009798 <Vector88+0x38>)
 8009764:	4620      	mov	r0, r4
 8009766:	f000 f88b 	bl	8009880 <_trace_isr_enter>
 800976a:	f000 fae1 	bl	8009d30 <_dbg_check_enter_isr>
  isr  = ADC1->ISR;
 800976e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8009772:	6819      	ldr	r1, [r3, #0]
  ADC1->ISR = isr;
 8009774:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD1, isr);
 8009776:	4809      	ldr	r0, [pc, #36]	; (800979c <Vector88+0x3c>)
 8009778:	f7fc fa7a 	bl	8005c70 <adc_lld_serve_interrupt.lto_priv.67>
  isr  = ADC2->ISR;
 800977c:	4b08      	ldr	r3, [pc, #32]	; (80097a0 <Vector88+0x40>)
 800977e:	6819      	ldr	r1, [r3, #0]
  ADC2->ISR = isr;
 8009780:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD2, isr);
 8009782:	4808      	ldr	r0, [pc, #32]	; (80097a4 <Vector88+0x44>)
 8009784:	f7fc fa74 	bl	8005c70 <adc_lld_serve_interrupt.lto_priv.67>
  OSAL_IRQ_EPILOGUE();
 8009788:	f000 fab2 	bl	8009cf0 <_dbg_check_leave_isr>
 800978c:	4620      	mov	r0, r4
 800978e:	f000 f857 	bl	8009840 <_trace_isr_leave>
 8009792:	f7fe fdbd 	bl	8008310 <_port_irq_epilogue>
 8009796:	bd10      	pop	{r4, pc}
 8009798:	0801754c 	.word	0x0801754c
 800979c:	20001220 	.word	0x20001220
 80097a0:	50000100 	.word	0x50000100
 80097a4:	20001258 	.word	0x20001258
	...

080097b0 <trace_next>:
  ch.dbg.trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80097b0:	4b0c      	ldr	r3, [pc, #48]	; (80097e4 <trace_next+0x34>)
 80097b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80097b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80097b8:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80097ba:	6051      	str	r1, [r2, #4]
  ch.dbg.trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80097bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80097be:	490a      	ldr	r1, [pc, #40]	; (80097e8 <trace_next+0x38>)
 80097c0:	6848      	ldr	r0, [r1, #4]
 80097c2:	6811      	ldr	r1, [r2, #0]
 80097c4:	f360 211f 	bfi	r1, r0, #8, #24
 80097c8:	6011      	str	r1, [r2, #0]
  if (++ch.dbg.trace_buffer.ptr >=
 80097ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80097cc:	3210      	adds	r2, #16
 80097ce:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 80097d2:	429a      	cmp	r2, r3
 80097d4:	bf32      	itee	cc
 80097d6:	f5a3 6304 	subcc.w	r3, r3, #2112	; 0x840
    ch.dbg.trace_buffer.ptr = &ch.dbg.trace_buffer.buffer[0];
 80097da:	4b02      	ldrcs	r3, [pc, #8]	; (80097e4 <trace_next+0x34>)
 80097dc:	f103 0240 	addcs.w	r2, r3, #64	; 0x40
 80097e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80097e2:	4770      	bx	lr
 80097e4:	200015dc 	.word	0x200015dc
 80097e8:	e0001000 	.word	0xe0001000
 80097ec:	00000000 	.word	0x00000000

080097f0 <_trace_switch>:
 */
void _trace_switch(thread_t *ntp, thread_t *otp) {

  (void)ntp;

  if ((ch.dbg.trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 80097f0:	4b0e      	ldr	r3, [pc, #56]	; (800982c <_trace_switch+0x3c>)
 80097f2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80097f4:	f013 0f01 	tst.w	r3, #1
 80097f8:	d000      	beq.n	80097fc <_trace_switch+0xc>
 80097fa:	4770      	bx	lr
void _trace_switch(thread_t *ntp, thread_t *otp) {
 80097fc:	b510      	push	{r4, lr}
    ch.dbg.trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80097fe:	4b0b      	ldr	r3, [pc, #44]	; (800982c <_trace_switch+0x3c>)
 8009800:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009802:	7810      	ldrb	r0, [r2, #0]
 8009804:	2401      	movs	r4, #1
 8009806:	f364 0002 	bfi	r0, r4, #0, #3
 800980a:	7010      	strb	r0, [r2, #0]
    ch.dbg.trace_buffer.ptr->state       = (uint8_t)otp->state;
 800980c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800980e:	7810      	ldrb	r0, [r2, #0]
 8009810:	f891 4020 	ldrb.w	r4, [r1, #32]
 8009814:	f364 00c7 	bfi	r0, r4, #3, #5
 8009818:	7010      	strb	r0, [r2, #0]
    ch.dbg.trace_buffer.ptr->u.sw.ntp    = currp;
 800981a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800981c:	6998      	ldr	r0, [r3, #24]
 800981e:	6090      	str	r0, [r2, #8]
    ch.dbg.trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8009820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009822:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8009824:	60da      	str	r2, [r3, #12]
    trace_next();
 8009826:	f7ff ffc3 	bl	80097b0 <trace_next>
 800982a:	bd10      	pop	{r4, pc}
 800982c:	200015dc 	.word	0x200015dc

08009830 <_idle_thread.lto_priv.17>:
static void _idle_thread(void *p) {
 8009830:	e7fe      	b.n	8009830 <_idle_thread.lto_priv.17>
 8009832:	bf00      	nop
	...

08009840 <_trace_isr_leave>:
 *
 * @notapi
 */
void _trace_isr_leave(const char *isr) {

  if ((ch.dbg.trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8009840:	4b0e      	ldr	r3, [pc, #56]	; (800987c <_trace_isr_leave+0x3c>)
 8009842:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8009844:	f013 0f02 	tst.w	r3, #2
 8009848:	d000      	beq.n	800984c <_trace_isr_leave+0xc>
 800984a:	4770      	bx	lr
void _trace_isr_leave(const char *isr) {
 800984c:	b510      	push	{r4, lr}
 800984e:	2320      	movs	r3, #32
 8009850:	f383 8811 	msr	BASEPRI, r3
    port_lock_from_isr();
    ch.dbg.trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8009854:	4b09      	ldr	r3, [pc, #36]	; (800987c <_trace_isr_leave+0x3c>)
 8009856:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009858:	7811      	ldrb	r1, [r2, #0]
 800985a:	2403      	movs	r4, #3
 800985c:	f364 0102 	bfi	r1, r4, #0, #3
 8009860:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->state       = 0U;
 8009862:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009864:	7811      	ldrb	r1, [r2, #0]
 8009866:	f36f 01c7 	bfc	r1, #3, #5
 800986a:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->u.isr.name  = isr;
 800986c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800986e:	6098      	str	r0, [r3, #8]
    trace_next();
 8009870:	f7ff ff9e 	bl	80097b0 <trace_next>
 8009874:	2300      	movs	r3, #0
 8009876:	f383 8811 	msr	BASEPRI, r3
 800987a:	bd10      	pop	{r4, pc}
 800987c:	200015dc 	.word	0x200015dc

08009880 <_trace_isr_enter>:
  if ((ch.dbg.trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8009880:	4b0e      	ldr	r3, [pc, #56]	; (80098bc <_trace_isr_enter+0x3c>)
 8009882:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8009884:	f013 0f02 	tst.w	r3, #2
 8009888:	d000      	beq.n	800988c <_trace_isr_enter+0xc>
 800988a:	4770      	bx	lr
void _trace_isr_enter(const char *isr) {
 800988c:	b510      	push	{r4, lr}
 800988e:	2320      	movs	r3, #32
 8009890:	f383 8811 	msr	BASEPRI, r3
    ch.dbg.trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8009894:	4b09      	ldr	r3, [pc, #36]	; (80098bc <_trace_isr_enter+0x3c>)
 8009896:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009898:	7811      	ldrb	r1, [r2, #0]
 800989a:	2402      	movs	r4, #2
 800989c:	f364 0102 	bfi	r1, r4, #0, #3
 80098a0:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->state       = 0U;
 80098a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098a4:	7811      	ldrb	r1, [r2, #0]
 80098a6:	f36f 01c7 	bfc	r1, #3, #5
 80098aa:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->u.isr.name  = isr;
 80098ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098ae:	6098      	str	r0, [r3, #8]
    trace_next();
 80098b0:	f7ff ff7e 	bl	80097b0 <trace_next>
 80098b4:	2300      	movs	r3, #0
 80098b6:	f383 8811 	msr	BASEPRI, r3
 80098ba:	bd10      	pop	{r4, pc}
 80098bc:	200015dc 	.word	0x200015dc

080098c0 <chSysHalt>:
void chSysHalt(const char *reason) {
 80098c0:	b508      	push	{r3, lr}
 80098c2:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 80098c4:	b672      	cpsid	i
 *
 * @notapi
 */
void _trace_halt(const char *reason) {

  if ((ch.dbg.trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 80098c6:	4b0c      	ldr	r3, [pc, #48]	; (80098f8 <chSysHalt+0x38>)
 80098c8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80098ca:	f013 0f04 	tst.w	r3, #4
 80098ce:	d002      	beq.n	80098d6 <chSysHalt+0x16>
  ch.dbg.panic_msg = reason;
 80098d0:	4b09      	ldr	r3, [pc, #36]	; (80098f8 <chSysHalt+0x38>)
 80098d2:	62dc      	str	r4, [r3, #44]	; 0x2c
 80098d4:	e7fe      	b.n	80098d4 <chSysHalt+0x14>
    ch.dbg.trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80098d6:	4b08      	ldr	r3, [pc, #32]	; (80098f8 <chSysHalt+0x38>)
 80098d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098da:	7811      	ldrb	r1, [r2, #0]
 80098dc:	2004      	movs	r0, #4
 80098de:	f360 0102 	bfi	r1, r0, #0, #3
 80098e2:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->state         = 0;
 80098e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098e6:	7811      	ldrb	r1, [r2, #0]
 80098e8:	f36f 01c7 	bfc	r1, #3, #5
 80098ec:	7011      	strb	r1, [r2, #0]
    ch.dbg.trace_buffer.ptr->u.halt.reason = reason;
 80098ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098f0:	609c      	str	r4, [r3, #8]
    trace_next();
 80098f2:	f7ff ff5d 	bl	80097b0 <trace_next>
 80098f6:	e7eb      	b.n	80098d0 <chSysHalt+0x10>
 80098f8:	200015dc 	.word	0x200015dc
 80098fc:	00000000 	.word	0x00000000

08009900 <chDbgCheckClassS>:
 *          an S-class API function. A panic is generated if the state is
 *          not compatible.
 *
 * @api
 */
void chDbgCheckClassS(void) {
 8009900:	b508      	push	{r3, lr}

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8009902:	4b05      	ldr	r3, [pc, #20]	; (8009918 <chDbgCheckClassS+0x18>)
 8009904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009906:	b923      	cbnz	r3, 8009912 <chDbgCheckClassS+0x12>
 8009908:	4b03      	ldr	r3, [pc, #12]	; (8009918 <chDbgCheckClassS+0x18>)
 800990a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800990c:	2b00      	cmp	r3, #0
 800990e:	dd00      	ble.n	8009912 <chDbgCheckClassS+0x12>
 8009910:	bd08      	pop	{r3, pc}
    chSysHalt("SV#11");
 8009912:	4802      	ldr	r0, [pc, #8]	; (800991c <chDbgCheckClassS+0x1c>)
 8009914:	f7ff ffd4 	bl	80098c0 <chSysHalt>
 8009918:	200015dc 	.word	0x200015dc
 800991c:	08017694 	.word	0x08017694

08009920 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	4606      	mov	r6, r0
  thread_t *otp = currp;
 8009924:	4c0f      	ldr	r4, [pc, #60]	; (8009964 <chSchGoSleepS+0x44>)
 8009926:	69a5      	ldr	r5, [r4, #24]
  chDbgCheckClassS();
 8009928:	f7ff ffea 	bl	8009900 <chDbgCheckClassS>
  otp->state = newstate;
 800992c:	f885 6020 	strb.w	r6, [r5, #32]
  thread_t *tp = tqp->next;
 8009930:	6820      	ldr	r0, [r4, #0]
  tqp->next             = tp->queue.next;
 8009932:	6803      	ldr	r3, [r0, #0]
 8009934:	6023      	str	r3, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8009936:	605c      	str	r4, [r3, #4]
  currp = queue_fifo_remove(&ch.rlist.queue);
 8009938:	61a0      	str	r0, [r4, #24]
  currp->state = CH_STATE_CURRENT;
 800993a:	2301      	movs	r3, #1
 800993c:	f880 3020 	strb.w	r3, [r0, #32]
  chSysSwitch(currp, otp);
 8009940:	4629      	mov	r1, r5
 8009942:	f7ff ff55 	bl	80097f0 <_trace_switch>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8009946:	f3ef 8309 	mrs	r3, PSP
 800994a:	3b64      	subs	r3, #100	; 0x64
 800994c:	69ea      	ldr	r2, [r5, #28]
 800994e:	429a      	cmp	r2, r3
 8009950:	d805      	bhi.n	800995e <chSchGoSleepS+0x3e>
 8009952:	4629      	mov	r1, r5
 8009954:	4b03      	ldr	r3, [pc, #12]	; (8009964 <chSchGoSleepS+0x44>)
 8009956:	6998      	ldr	r0, [r3, #24]
 8009958:	f7f6 fcb6 	bl	80002c8 <_port_switch>
 800995c:	bd70      	pop	{r4, r5, r6, pc}
 800995e:	4802      	ldr	r0, [pc, #8]	; (8009968 <chSchGoSleepS+0x48>)
 8009960:	f7ff ffae 	bl	80098c0 <chSysHalt>
 8009964:	200015dc 	.word	0x200015dc
 8009968:	0801769c 	.word	0x0801769c
 800996c:	00000000 	.word	0x00000000

08009970 <chDbgCheckClassI>:
void chDbgCheckClassI(void) {
 8009970:	b508      	push	{r3, lr}
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8009972:	4b06      	ldr	r3, [pc, #24]	; (800998c <chDbgCheckClassI+0x1c>)
 8009974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009976:	2b00      	cmp	r3, #0
 8009978:	db04      	blt.n	8009984 <chDbgCheckClassI+0x14>
 800997a:	4b04      	ldr	r3, [pc, #16]	; (800998c <chDbgCheckClassI+0x1c>)
 800997c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800997e:	2b00      	cmp	r3, #0
 8009980:	dd00      	ble.n	8009984 <chDbgCheckClassI+0x14>
 8009982:	bd08      	pop	{r3, pc}
    chSysHalt("SV#10");
 8009984:	4802      	ldr	r0, [pc, #8]	; (8009990 <chDbgCheckClassI+0x20>)
 8009986:	f7ff ff9b 	bl	80098c0 <chSysHalt>
 800998a:	bf00      	nop
 800998c:	200015dc 	.word	0x200015dc
 8009990:	0801768c 	.word	0x0801768c
	...

080099a0 <chSchGoSleepTimeoutS>:
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80099a0:	b570      	push	{r4, r5, r6, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	4606      	mov	r6, r0
 80099a6:	460d      	mov	r5, r1
  chDbgCheckClassS();
 80099a8:	f7ff ffaa 	bl	8009900 <chDbgCheckClassS>
  if (TIME_INFINITE != timeout) {
 80099ac:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80099b0:	f000 80a1 	beq.w	8009af6 <chSchGoSleepTimeoutS+0x156>
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
  virtual_timer_t *p;
  sysinterval_t delta;

  chDbgCheckClassI();
 80099b4:	f7ff ffdc 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 80099b8:	b915      	cbnz	r5, 80099c0 <chSchGoSleepTimeoutS+0x20>
 80099ba:	4853      	ldr	r0, [pc, #332]	; (8009b08 <chSchGoSleepTimeoutS+0x168>)
 80099bc:	f7ff ff80 	bl	80098c0 <chSysHalt>
    chVTDoSetI(&vt, timeout, wakeup, currp);
 80099c0:	4b52      	ldr	r3, [pc, #328]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)

  vtp->par = par;
 80099c2:	699a      	ldr	r2, [r3, #24]
 80099c4:	9205      	str	r2, [sp, #20]
  vtp->func = vtfunc;
 80099c6:	4a52      	ldr	r2, [pc, #328]	; (8009b10 <chSchGoSleepTimeoutS+0x170>)
 80099c8:	9204      	str	r2, [sp, #16]
 80099ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80099ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80099d0:	2d02      	cmp	r5, #2
 80099d2:	bf38      	it	cc
 80099d4:	2502      	movcc	r5, #2
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80099d6:	f853 4f1c 	ldr.w	r4, [r3, #28]!
 80099da:	429c      	cmp	r4, r3
 80099dc:	d017      	beq.n	8009a0e <chSchGoSleepTimeoutS+0x6e>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = chTimeDiffX(ch.vtlist.lasttime, now) + delay;
 80099de:	4b4b      	ldr	r3, [pc, #300]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 80099e0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80099e2:	1a13      	subs	r3, r2, r0

    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
 80099e4:	195d      	adds	r5, r3, r5
 80099e6:	d32d      	bcc.n	8009a44 <chSchGoSleepTimeoutS+0xa4>
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->delta;
 80099e8:	68a3      	ldr	r3, [r4, #8]
 80099ea:	1aed      	subs	r5, r5, r3
      p = p->next;
 80099ec:	6824      	ldr	r4, [r4, #0]
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
 80099ee:	68a3      	ldr	r3, [r4, #8]
 80099f0:	429d      	cmp	r5, r3
 80099f2:	d92e      	bls.n	8009a52 <chSchGoSleepTimeoutS+0xb2>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(p != vtp, "timer already armed");
 80099f4:	aa01      	add	r2, sp, #4
 80099f6:	4294      	cmp	r4, r2
 80099f8:	d006      	beq.n	8009a08 <chSchGoSleepTimeoutS+0x68>

    delta -= p->delta;
 80099fa:	1aed      	subs	r5, r5, r3
    p = p->next;
 80099fc:	6824      	ldr	r4, [r4, #0]
  while (p->delta < delta) {
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	429d      	cmp	r5, r3
 8009a02:	d926      	bls.n	8009a52 <chSchGoSleepTimeoutS+0xb2>
    chDbgAssert(p != vtp, "timer already armed");
 8009a04:	4294      	cmp	r4, r2
 8009a06:	d1f8      	bne.n	80099fa <chSchGoSleepTimeoutS+0x5a>
 8009a08:	483f      	ldr	r0, [pc, #252]	; (8009b08 <chSchGoSleepTimeoutS+0x168>)
 8009a0a:	f7ff ff59 	bl	80098c0 <chSysHalt>
      ch.vtlist.lasttime = now;
 8009a0e:	4b3f      	ldr	r3, [pc, #252]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009a10:	629a      	str	r2, [r3, #40]	; 0x28
      ch.vtlist.next = vtp;
 8009a12:	a901      	add	r1, sp, #4
 8009a14:	61d9      	str	r1, [r3, #28]
      ch.vtlist.prev = vtp;
 8009a16:	6219      	str	r1, [r3, #32]
      vtp->next = (virtual_timer_t *)&ch.vtlist;
 8009a18:	331c      	adds	r3, #28
 8009a1a:	9301      	str	r3, [sp, #4]
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 8009a1c:	9302      	str	r3, [sp, #8]
      vtp->delta = delay;
 8009a1e:	9503      	str	r5, [sp, #12]
  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8009a20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a24:	68db      	ldr	r3, [r3, #12]
  osalDbgAssert(stIsAlarmActive() == false, "already active");
 8009a26:	f013 0f02 	tst.w	r3, #2
 8009a2a:	d108      	bne.n	8009a3e <chSchGoSleepTimeoutS+0x9e>
  return systime + (systime_t)interval;
 8009a2c:	4415      	add	r5, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8009a2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a32:	635d      	str	r5, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8009a34:	2200      	movs	r2, #0
 8009a36:	611a      	str	r2, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8009a38:	2202      	movs	r2, #2
 8009a3a:	60da      	str	r2, [r3, #12]
 8009a3c:	e017      	b.n	8009a6e <chSchGoSleepTimeoutS+0xce>
 8009a3e:	4835      	ldr	r0, [pc, #212]	; (8009b14 <chSchGoSleepTimeoutS+0x174>)
 8009a40:	f7ff ff3e 	bl	80098c0 <chSysHalt>
    else if (delta < p->delta) {
 8009a44:	68a3      	ldr	r3, [r4, #8]
 8009a46:	429d      	cmp	r5, r3
 8009a48:	d2d1      	bcs.n	80099ee <chSchGoSleepTimeoutS+0x4e>
 8009a4a:	4428      	add	r0, r5
 8009a4c:	f7fc fa08 	bl	8005e60 <stSetAlarm>
 8009a50:	e7cd      	b.n	80099ee <chSchGoSleepTimeoutS+0x4e>
  }

  /* The timer is inserted in the delta list.*/
  vtp->next = p;
 8009a52:	9401      	str	r4, [sp, #4]
  vtp->prev = vtp->next->prev;
 8009a54:	6862      	ldr	r2, [r4, #4]
 8009a56:	9202      	str	r2, [sp, #8]
  vtp->prev->next = vtp;
 8009a58:	ab01      	add	r3, sp, #4
 8009a5a:	6013      	str	r3, [r2, #0]
  p->prev = vtp;
 8009a5c:	6063      	str	r3, [r4, #4]
  vtp->delta = delta;
 8009a5e:	9503      	str	r5, [sp, #12]

  /* Calculate new delta for the following entry.*/
  p->delta -= delta;
 8009a60:	68a3      	ldr	r3, [r4, #8]
 8009a62:	1b5d      	subs	r5, r3, r5
 8009a64:	60a5      	str	r5, [r4, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (sysinterval_t)-1;
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a6a:	4b28      	ldr	r3, [pc, #160]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009a6c:	625a      	str	r2, [r3, #36]	; 0x24
    chSchGoSleepS(newstate);
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f7ff ff56 	bl	8009920 <chSchGoSleepS>
  chDbgCheckClassI();
 8009a74:	f7ff ff7c 	bl	8009970 <chDbgCheckClassI>
    if (chVTIsArmedI(&vt)) {
 8009a78:	9b04      	ldr	r3, [sp, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d03e      	beq.n	8009afc <chSchGoSleepTimeoutS+0x15c>
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 8009a7e:	f7ff ff77 	bl	8009970 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.next != vtp) {
 8009a82:	4b22      	ldr	r3, [pc, #136]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009a84:	69da      	ldr	r2, [r3, #28]
 8009a86:	ab01      	add	r3, sp, #4
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d00f      	beq.n	8009aac <chSchGoSleepTimeoutS+0x10c>
    /* Removing the element from the delta list.*/
    vtp->prev->next = vtp->next;
 8009a8c:	9a01      	ldr	r2, [sp, #4]
 8009a8e:	9b02      	ldr	r3, [sp, #8]
 8009a90:	601a      	str	r2, [r3, #0]
    vtp->next->prev = vtp->prev;
 8009a92:	9b01      	ldr	r3, [sp, #4]
 8009a94:	9a02      	ldr	r2, [sp, #8]
 8009a96:	605a      	str	r2, [r3, #4]
    vtp->func = NULL;
 8009a98:	2200      	movs	r2, #0
 8009a9a:	9204      	str	r2, [sp, #16]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8009a9c:	4a1e      	ldr	r2, [pc, #120]	; (8009b18 <chSchGoSleepTimeoutS+0x178>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d02c      	beq.n	8009afc <chSchGoSleepTimeoutS+0x15c>
      vtp->next->delta += vtp->delta;
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	9903      	ldr	r1, [sp, #12]
 8009aa6:	440a      	add	r2, r1
 8009aa8:	609a      	str	r2, [r3, #8]
 8009aaa:	e027      	b.n	8009afc <chSchGoSleepTimeoutS+0x15c>

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.next = vtp->next;
 8009aac:	9901      	ldr	r1, [sp, #4]
 8009aae:	4a17      	ldr	r2, [pc, #92]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009ab0:	4613      	mov	r3, r2
 8009ab2:	f843 1f1c 	str.w	r1, [r3, #28]!
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
 8009ab6:	604b      	str	r3, [r1, #4]
  vtp->func = NULL;
 8009ab8:	2100      	movs	r1, #0
 8009aba:	9104      	str	r1, [sp, #16]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8009abc:	69d2      	ldr	r2, [r2, #28]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d015      	beq.n	8009aee <chSchGoSleepTimeoutS+0x14e>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.next->delta += vtp->delta;
 8009ac2:	6893      	ldr	r3, [r2, #8]
 8009ac4:	9903      	ldr	r1, [sp, #12]
 8009ac6:	440b      	add	r3, r1
 8009ac8:	6093      	str	r3, [r2, #8]
/*  if (ch.vtlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX());
 8009aca:	4a10      	ldr	r2, [pc, #64]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009acc:	6a90      	ldr	r0, [r2, #40]	; 0x28
  return (systime_t)STM32_ST_TIM->CNT;
 8009ace:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  return (sysinterval_t)((systime_t)(end - start));
 8009ad4:	1a1b      	subs	r3, r3, r0

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.next->delta) {
 8009ad6:	69d2      	ldr	r2, [r2, #28]
 8009ad8:	6892      	ldr	r2, [r2, #8]
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d20e      	bcs.n	8009afc <chSchGoSleepTimeoutS+0x15c>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.next->delta - nowdelta;
 8009ade:	1ad1      	subs	r1, r2, r3

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 8009ae0:	2901      	cmp	r1, #1
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8009ae2:	bf98      	it	ls
 8009ae4:	1c9a      	addls	r2, r3, #2
 8009ae6:	4410      	add	r0, r2
 8009ae8:	f7fc f9ba 	bl	8005e60 <stSetAlarm>
 8009aec:	e006      	b.n	8009afc <chSchGoSleepTimeoutS+0x15c>
  STM32_ST_TIM->DIER = 0;
 8009aee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009af2:	60d9      	str	r1, [r3, #12]
 8009af4:	e002      	b.n	8009afc <chSchGoSleepTimeoutS+0x15c>
    chSchGoSleepS(newstate);
 8009af6:	4630      	mov	r0, r6
 8009af8:	f7ff ff12 	bl	8009920 <chSchGoSleepS>
  return currp->u.rdymsg;
 8009afc:	4b03      	ldr	r3, [pc, #12]	; (8009b0c <chSchGoSleepTimeoutS+0x16c>)
 8009afe:	699b      	ldr	r3, [r3, #24]
}
 8009b00:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009b02:	b006      	add	sp, #24
 8009b04:	bd70      	pop	{r4, r5, r6, pc}
 8009b06:	bf00      	nop
 8009b08:	080175fc 	.word	0x080175fc
 8009b0c:	200015dc 	.word	0x200015dc
 8009b10:	08009dd1 	.word	0x08009dd1
 8009b14:	0801764c 	.word	0x0801764c
 8009b18:	200015f8 	.word	0x200015f8
 8009b1c:	00000000 	.word	0x00000000

08009b20 <chSchReadyAheadI>:
thread_t *chSchReadyAheadI(thread_t *tp) {
 8009b20:	b510      	push	{r4, lr}
 8009b22:	4604      	mov	r4, r0
  chDbgCheckClassI();
 8009b24:	f7ff ff24 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 8009b28:	b1a4      	cbz	r4, 8009b54 <chSchReadyAheadI+0x34>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8009b2a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8009b2e:	b1a3      	cbz	r3, 8009b5a <chSchReadyAheadI+0x3a>
 8009b30:	2b0f      	cmp	r3, #15
 8009b32:	d012      	beq.n	8009b5a <chSchReadyAheadI+0x3a>
  tp->state = CH_STATE_READY;
 8009b34:	2300      	movs	r3, #0
 8009b36:	f884 3020 	strb.w	r3, [r4, #32]
  } while (cp->prio > tp->prio);
 8009b3a:	68a1      	ldr	r1, [r4, #8]
  cp = (thread_t *)&ch.rlist.queue;
 8009b3c:	4b08      	ldr	r3, [pc, #32]	; (8009b60 <chSchReadyAheadI+0x40>)
    cp = cp->queue.next;
 8009b3e:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
 8009b40:	689a      	ldr	r2, [r3, #8]
 8009b42:	428a      	cmp	r2, r1
 8009b44:	d8fb      	bhi.n	8009b3e <chSchReadyAheadI+0x1e>
  tp->queue.next             = cp;
 8009b46:	6023      	str	r3, [r4, #0]
  tp->queue.prev             = cp->queue.prev;
 8009b48:	685a      	ldr	r2, [r3, #4]
 8009b4a:	6062      	str	r2, [r4, #4]
  tp->queue.prev->queue.next = tp;
 8009b4c:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8009b4e:	605c      	str	r4, [r3, #4]
}
 8009b50:	4620      	mov	r0, r4
 8009b52:	bd10      	pop	{r4, pc}
  chDbgCheck(tp != NULL);
 8009b54:	4803      	ldr	r0, [pc, #12]	; (8009b64 <chSchReadyAheadI+0x44>)
 8009b56:	f7ff feb3 	bl	80098c0 <chSysHalt>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8009b5a:	4802      	ldr	r0, [pc, #8]	; (8009b64 <chSchReadyAheadI+0x44>)
 8009b5c:	f7ff feb0 	bl	80098c0 <chSysHalt>
 8009b60:	200015dc 	.word	0x200015dc
 8009b64:	08017608 	.word	0x08017608
	...

08009b70 <chSchDoReschedule>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoReschedule(void) {
 8009b70:	b538      	push	{r3, r4, r5, lr}
  thread_t *otp = currp;
 8009b72:	4c10      	ldr	r4, [pc, #64]	; (8009bb4 <chSchDoReschedule+0x44>)
 8009b74:	69a0      	ldr	r0, [r4, #24]
  thread_t *tp = tqp->next;
 8009b76:	6823      	ldr	r3, [r4, #0]
  tqp->next             = tp->queue.next;
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	6022      	str	r2, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8009b7c:	6054      	str	r4, [r2, #4]

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
 8009b7e:	61a3      	str	r3, [r4, #24]
  currp->state = CH_STATE_CURRENT;
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 2020 	strb.w	r2, [r3, #32]
    otp = chSchReadyAheadI(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = chSchReadyAheadI(otp);
 8009b86:	f7ff ffcb 	bl	8009b20 <chSchReadyAheadI>
 8009b8a:	4605      	mov	r5, r0
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
 8009b8c:	4601      	mov	r1, r0
 8009b8e:	69a0      	ldr	r0, [r4, #24]
 8009b90:	f7ff fe2e 	bl	80097f0 <_trace_switch>
 8009b94:	f3ef 8309 	mrs	r3, PSP
 8009b98:	3b64      	subs	r3, #100	; 0x64
 8009b9a:	69ea      	ldr	r2, [r5, #28]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d805      	bhi.n	8009bac <chSchDoReschedule+0x3c>
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	4b04      	ldr	r3, [pc, #16]	; (8009bb4 <chSchDoReschedule+0x44>)
 8009ba4:	6998      	ldr	r0, [r3, #24]
 8009ba6:	f7f6 fb8f 	bl	80002c8 <_port_switch>
 8009baa:	bd38      	pop	{r3, r4, r5, pc}
 8009bac:	4802      	ldr	r0, [pc, #8]	; (8009bb8 <chSchDoReschedule+0x48>)
 8009bae:	f7ff fe87 	bl	80098c0 <chSysHalt>
 8009bb2:	bf00      	nop
 8009bb4:	200015dc 	.word	0x200015dc
 8009bb8:	0801769c 	.word	0x0801769c
 8009bbc:	00000000 	.word	0x00000000

08009bc0 <chSchRescheduleS>:
void chSchRescheduleS(void) {
 8009bc0:	b538      	push	{r3, r4, r5, lr}
  chDbgCheckClassS();
 8009bc2:	f7ff fe9d 	bl	8009900 <chDbgCheckClassS>
 *
 * @iclass
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();
 8009bc6:	f7ff fed3 	bl	8009970 <chDbgCheckClassI>

  return firstprio(&ch.rlist.queue) > currp->prio;
 8009bca:	4a13      	ldr	r2, [pc, #76]	; (8009c18 <chSchRescheduleS+0x58>)
 8009bcc:	6813      	ldr	r3, [r2, #0]
 8009bce:	6990      	ldr	r0, [r2, #24]
  if (chSchIsRescRequiredI()) {
 8009bd0:	6899      	ldr	r1, [r3, #8]
 8009bd2:	6882      	ldr	r2, [r0, #8]
 8009bd4:	4291      	cmp	r1, r2
 8009bd6:	d800      	bhi.n	8009bda <chSchRescheduleS+0x1a>
 8009bd8:	bd38      	pop	{r3, r4, r5, pc}
  tqp->next             = tp->queue.next;
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	4c0e      	ldr	r4, [pc, #56]	; (8009c18 <chSchRescheduleS+0x58>)
 8009bde:	6022      	str	r2, [r4, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8009be0:	6054      	str	r4, [r2, #4]
  currp = queue_fifo_remove(&ch.rlist.queue);
 8009be2:	61a3      	str	r3, [r4, #24]
  currp->state = CH_STATE_CURRENT;
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 2020 	strb.w	r2, [r3, #32]
  otp = chSchReadyAheadI(otp);
 8009bea:	f7ff ff99 	bl	8009b20 <chSchReadyAheadI>
 8009bee:	4605      	mov	r5, r0
  chSysSwitch(currp, otp);
 8009bf0:	4601      	mov	r1, r0
 8009bf2:	69a0      	ldr	r0, [r4, #24]
 8009bf4:	f7ff fdfc 	bl	80097f0 <_trace_switch>
 8009bf8:	f3ef 8309 	mrs	r3, PSP
 8009bfc:	3b64      	subs	r3, #100	; 0x64
 8009bfe:	69ea      	ldr	r2, [r5, #28]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d805      	bhi.n	8009c10 <chSchRescheduleS+0x50>
 8009c04:	4629      	mov	r1, r5
 8009c06:	4b04      	ldr	r3, [pc, #16]	; (8009c18 <chSchRescheduleS+0x58>)
 8009c08:	6998      	ldr	r0, [r3, #24]
 8009c0a:	f7f6 fb5d 	bl	80002c8 <_port_switch>
 8009c0e:	e7e3      	b.n	8009bd8 <chSchRescheduleS+0x18>
 8009c10:	4802      	ldr	r0, [pc, #8]	; (8009c1c <chSchRescheduleS+0x5c>)
 8009c12:	f7ff fe55 	bl	80098c0 <chSysHalt>
 8009c16:	bf00      	nop
 8009c18:	200015dc 	.word	0x200015dc
 8009c1c:	0801769c 	.word	0x0801769c

08009c20 <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
 8009c20:	b510      	push	{r4, lr}
 8009c22:	4604      	mov	r4, r0
  chDbgCheckClassI();
 8009c24:	f7ff fea4 	bl	8009970 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 8009c28:	b1a4      	cbz	r4, 8009c54 <chSchReadyI+0x34>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8009c2a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8009c2e:	b1a3      	cbz	r3, 8009c5a <chSchReadyI+0x3a>
 8009c30:	2b0f      	cmp	r3, #15
 8009c32:	d012      	beq.n	8009c5a <chSchReadyI+0x3a>
  tp->state = CH_STATE_READY;
 8009c34:	2300      	movs	r3, #0
 8009c36:	f884 3020 	strb.w	r3, [r4, #32]
  } while (cp->prio >= tp->prio);
 8009c3a:	68a1      	ldr	r1, [r4, #8]
  cp = (thread_t *)&ch.rlist.queue;
 8009c3c:	4b08      	ldr	r3, [pc, #32]	; (8009c60 <chSchReadyI+0x40>)
    cp = cp->queue.next;
 8009c3e:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8009c40:	689a      	ldr	r2, [r3, #8]
 8009c42:	428a      	cmp	r2, r1
 8009c44:	d2fb      	bcs.n	8009c3e <chSchReadyI+0x1e>
  tp->queue.next             = cp;
 8009c46:	6023      	str	r3, [r4, #0]
  tp->queue.prev             = cp->queue.prev;
 8009c48:	685a      	ldr	r2, [r3, #4]
 8009c4a:	6062      	str	r2, [r4, #4]
  tp->queue.prev->queue.next = tp;
 8009c4c:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8009c4e:	605c      	str	r4, [r3, #4]
}
 8009c50:	4620      	mov	r0, r4
 8009c52:	bd10      	pop	{r4, pc}
  chDbgCheck(tp != NULL);
 8009c54:	4803      	ldr	r0, [pc, #12]	; (8009c64 <chSchReadyI+0x44>)
 8009c56:	f7ff fe33 	bl	80098c0 <chSysHalt>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8009c5a:	4802      	ldr	r0, [pc, #8]	; (8009c64 <chSchReadyI+0x44>)
 8009c5c:	f7ff fe30 	bl	80098c0 <chSysHalt>
 8009c60:	200015dc 	.word	0x200015dc
 8009c64:	080175f0 	.word	0x080175f0
	...

08009c70 <chSchWakeupS>:
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	4604      	mov	r4, r0
 8009c74:	460f      	mov	r7, r1
  thread_t *otp = currp;
 8009c76:	4d19      	ldr	r5, [pc, #100]	; (8009cdc <chSchWakeupS+0x6c>)
 8009c78:	69ae      	ldr	r6, [r5, #24]
  chDbgCheckClassS();
 8009c7a:	f7ff fe41 	bl	8009900 <chDbgCheckClassS>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8009c7e:	682b      	ldr	r3, [r5, #0]
 8009c80:	42ab      	cmp	r3, r5
 8009c82:	d003      	beq.n	8009c8c <chSchWakeupS+0x1c>
 8009c84:	68b2      	ldr	r2, [r6, #8]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d31c      	bcc.n	8009cc6 <chSchWakeupS+0x56>
  ntp->u.rdymsg = msg;
 8009c8c:	6267      	str	r7, [r4, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
 8009c8e:	68a2      	ldr	r2, [r4, #8]
 8009c90:	68b3      	ldr	r3, [r6, #8]
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d91a      	bls.n	8009ccc <chSchWakeupS+0x5c>
    otp = chSchReadyI(otp);
 8009c96:	4630      	mov	r0, r6
 8009c98:	f7ff ffc2 	bl	8009c20 <chSchReadyI>
 8009c9c:	4605      	mov	r5, r0
    currp = ntp;
 8009c9e:	4b0f      	ldr	r3, [pc, #60]	; (8009cdc <chSchWakeupS+0x6c>)
 8009ca0:	619c      	str	r4, [r3, #24]
    ntp->state = CH_STATE_CURRENT;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	f884 3020 	strb.w	r3, [r4, #32]
    chSysSwitch(ntp, otp);
 8009ca8:	4601      	mov	r1, r0
 8009caa:	4620      	mov	r0, r4
 8009cac:	f7ff fda0 	bl	80097f0 <_trace_switch>
 8009cb0:	f3ef 8309 	mrs	r3, PSP
 8009cb4:	3b64      	subs	r3, #100	; 0x64
 8009cb6:	69ea      	ldr	r2, [r5, #28]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d80b      	bhi.n	8009cd4 <chSchWakeupS+0x64>
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f7f6 fb02 	bl	80002c8 <_port_switch>
 8009cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8009cc6:	4806      	ldr	r0, [pc, #24]	; (8009ce0 <chSchWakeupS+0x70>)
 8009cc8:	f7ff fdfa 	bl	80098c0 <chSysHalt>
    (void) chSchReadyI(ntp);
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f7ff ffa7 	bl	8009c20 <chSchReadyI>
 8009cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysSwitch(ntp, otp);
 8009cd4:	4803      	ldr	r0, [pc, #12]	; (8009ce4 <chSchWakeupS+0x74>)
 8009cd6:	f7ff fdf3 	bl	80098c0 <chSysHalt>
 8009cda:	bf00      	nop
 8009cdc:	200015dc 	.word	0x200015dc
 8009ce0:	08017630 	.word	0x08017630
 8009ce4:	0801769c 	.word	0x0801769c
	...

08009cf0 <_dbg_check_leave_isr>:
void _dbg_check_leave_isr(void) {
 8009cf0:	b508      	push	{r3, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009cf2:	2320      	movs	r3, #32
 8009cf4:	f383 8811 	msr	BASEPRI, r3
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8009cf8:	4b08      	ldr	r3, [pc, #32]	; (8009d1c <_dbg_check_leave_isr+0x2c>)
 8009cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dd02      	ble.n	8009d06 <_dbg_check_leave_isr+0x16>
 8009d00:	4a06      	ldr	r2, [pc, #24]	; (8009d1c <_dbg_check_leave_isr+0x2c>)
 8009d02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009d04:	b112      	cbz	r2, 8009d0c <_dbg_check_leave_isr+0x1c>
    chSysHalt("SV#9");
 8009d06:	4806      	ldr	r0, [pc, #24]	; (8009d20 <_dbg_check_leave_isr+0x30>)
 8009d08:	f7ff fdda 	bl	80098c0 <chSysHalt>
  ch.dbg.isr_cnt--;
 8009d0c:	3b01      	subs	r3, #1
 8009d0e:	4a03      	ldr	r2, [pc, #12]	; (8009d1c <_dbg_check_leave_isr+0x2c>)
 8009d10:	6313      	str	r3, [r2, #48]	; 0x30
 8009d12:	2300      	movs	r3, #0
 8009d14:	f383 8811 	msr	BASEPRI, r3
 8009d18:	bd08      	pop	{r3, pc}
 8009d1a:	bf00      	nop
 8009d1c:	200015dc 	.word	0x200015dc
 8009d20:	08017664 	.word	0x08017664
	...

08009d30 <_dbg_check_enter_isr>:
void _dbg_check_enter_isr(void) {
 8009d30:	b508      	push	{r3, lr}
 8009d32:	2320      	movs	r3, #32
 8009d34:	f383 8811 	msr	BASEPRI, r3
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8009d38:	4b08      	ldr	r3, [pc, #32]	; (8009d5c <_dbg_check_enter_isr+0x2c>)
 8009d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	db02      	blt.n	8009d46 <_dbg_check_enter_isr+0x16>
 8009d40:	4a06      	ldr	r2, [pc, #24]	; (8009d5c <_dbg_check_enter_isr+0x2c>)
 8009d42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009d44:	b112      	cbz	r2, 8009d4c <_dbg_check_enter_isr+0x1c>
    chSysHalt("SV#8");
 8009d46:	4806      	ldr	r0, [pc, #24]	; (8009d60 <_dbg_check_enter_isr+0x30>)
 8009d48:	f7ff fdba 	bl	80098c0 <chSysHalt>
  ch.dbg.isr_cnt++;
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	4a03      	ldr	r2, [pc, #12]	; (8009d5c <_dbg_check_enter_isr+0x2c>)
 8009d50:	6313      	str	r3, [r2, #48]	; 0x30
 8009d52:	2300      	movs	r3, #0
 8009d54:	f383 8811 	msr	BASEPRI, r3
 8009d58:	bd08      	pop	{r3, pc}
 8009d5a:	bf00      	nop
 8009d5c:	200015dc 	.word	0x200015dc
 8009d60:	0801765c 	.word	0x0801765c
	...

08009d70 <_dbg_check_unlock_from_isr>:
void _dbg_check_unlock_from_isr(void) {
 8009d70:	b508      	push	{r3, lr}
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8009d72:	4b07      	ldr	r3, [pc, #28]	; (8009d90 <_dbg_check_unlock_from_isr+0x20>)
 8009d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	dd07      	ble.n	8009d8a <_dbg_check_unlock_from_isr+0x1a>
 8009d7a:	4b05      	ldr	r3, [pc, #20]	; (8009d90 <_dbg_check_unlock_from_isr+0x20>)
 8009d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	dd03      	ble.n	8009d8a <_dbg_check_unlock_from_isr+0x1a>
  _dbg_leave_lock();
 8009d82:	2200      	movs	r2, #0
 8009d84:	4b02      	ldr	r3, [pc, #8]	; (8009d90 <_dbg_check_unlock_from_isr+0x20>)
 8009d86:	635a      	str	r2, [r3, #52]	; 0x34
 8009d88:	bd08      	pop	{r3, pc}
    chSysHalt("SV#7");
 8009d8a:	4802      	ldr	r0, [pc, #8]	; (8009d94 <_dbg_check_unlock_from_isr+0x24>)
 8009d8c:	f7ff fd98 	bl	80098c0 <chSysHalt>
 8009d90:	200015dc 	.word	0x200015dc
 8009d94:	08017684 	.word	0x08017684
	...

08009da0 <_dbg_check_lock_from_isr>:
void _dbg_check_lock_from_isr(void) {
 8009da0:	b508      	push	{r3, lr}
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8009da2:	4b07      	ldr	r3, [pc, #28]	; (8009dc0 <_dbg_check_lock_from_isr+0x20>)
 8009da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	dd02      	ble.n	8009db0 <_dbg_check_lock_from_isr+0x10>
 8009daa:	4b05      	ldr	r3, [pc, #20]	; (8009dc0 <_dbg_check_lock_from_isr+0x20>)
 8009dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dae:	b113      	cbz	r3, 8009db6 <_dbg_check_lock_from_isr+0x16>
    chSysHalt("SV#6");
 8009db0:	4804      	ldr	r0, [pc, #16]	; (8009dc4 <_dbg_check_lock_from_isr+0x24>)
 8009db2:	f7ff fd85 	bl	80098c0 <chSysHalt>
  _dbg_enter_lock();
 8009db6:	2201      	movs	r2, #1
 8009db8:	4b01      	ldr	r3, [pc, #4]	; (8009dc0 <_dbg_check_lock_from_isr+0x20>)
 8009dba:	635a      	str	r2, [r3, #52]	; 0x34
 8009dbc:	bd08      	pop	{r3, pc}
 8009dbe:	bf00      	nop
 8009dc0:	200015dc 	.word	0x200015dc
 8009dc4:	08017674 	.word	0x08017674
	...

08009dd0 <wakeup>:
static void wakeup(void *p) {
 8009dd0:	b538      	push	{r3, r4, r5, lr}
 8009dd2:	4604      	mov	r4, r0
 8009dd4:	2320      	movs	r3, #32
 8009dd6:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock_from_isr();
 8009dda:	f7ff ffe1 	bl	8009da0 <_dbg_check_lock_from_isr>
  switch (tp->state) {
 8009dde:	f894 3020 	ldrb.w	r3, [r4, #32]
 8009de2:	2b07      	cmp	r3, #7
 8009de4:	d81b      	bhi.n	8009e1e <wakeup+0x4e>
 8009de6:	e8df f003 	tbb	[pc, r3]
 8009dea:	1a04      	.short	0x1a04
 8009dec:	0e140a1a 	.word	0x0e140a1a
 8009df0:	141a      	.short	0x141a
  _dbg_check_unlock_from_isr();
 8009df2:	f7ff ffbd 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8009df6:	2300      	movs	r3, #0
 8009df8:	f383 8811 	msr	BASEPRI, r3
 8009dfc:	bd38      	pop	{r3, r4, r5, pc}
    *tp->u.wttrp = NULL;
 8009dfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e00:	2200      	movs	r2, #0
 8009e02:	601a      	str	r2, [r3, #0]
 8009e04:	e00b      	b.n	8009e1e <wakeup+0x4e>
    chSemFastSignalI(tp->u.wtsemp);
 8009e06:	6a65      	ldr	r5, [r4, #36]	; 0x24
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();
 8009e08:	f7ff fdb2 	bl	8009970 <chDbgCheckClassI>

  sp->cnt++;
 8009e0c:	68ab      	ldr	r3, [r5, #8]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	60ab      	str	r3, [r5, #8]
  tp->queue.prev->queue.next = tp->queue.next;
 8009e12:	6863      	ldr	r3, [r4, #4]
 8009e14:	6822      	ldr	r2, [r4, #0]
 8009e16:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8009e18:	6823      	ldr	r3, [r4, #0]
 8009e1a:	6862      	ldr	r2, [r4, #4]
 8009e1c:	605a      	str	r2, [r3, #4]
  tp->u.rdymsg = MSG_TIMEOUT;
 8009e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e22:	6263      	str	r3, [r4, #36]	; 0x24
  (void) chSchReadyI(tp);
 8009e24:	4620      	mov	r0, r4
 8009e26:	f7ff fefb 	bl	8009c20 <chSchReadyI>
 8009e2a:	f7ff ffa1 	bl	8009d70 <_dbg_check_unlock_from_isr>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	f383 8811 	msr	BASEPRI, r3
 8009e34:	bd38      	pop	{r3, r4, r5, pc}
 8009e36:	bf00      	nop
	...

08009e40 <_dbg_check_unlock>:
void _dbg_check_unlock(void) {
 8009e40:	b508      	push	{r3, lr}
  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8009e42:	4b07      	ldr	r3, [pc, #28]	; (8009e60 <_dbg_check_unlock+0x20>)
 8009e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e46:	b93b      	cbnz	r3, 8009e58 <_dbg_check_unlock+0x18>
 8009e48:	4b05      	ldr	r3, [pc, #20]	; (8009e60 <_dbg_check_unlock+0x20>)
 8009e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	dd03      	ble.n	8009e58 <_dbg_check_unlock+0x18>
  _dbg_leave_lock();
 8009e50:	2200      	movs	r2, #0
 8009e52:	4b03      	ldr	r3, [pc, #12]	; (8009e60 <_dbg_check_unlock+0x20>)
 8009e54:	635a      	str	r2, [r3, #52]	; 0x34
 8009e56:	bd08      	pop	{r3, pc}
    chSysHalt("SV#5");
 8009e58:	4802      	ldr	r0, [pc, #8]	; (8009e64 <_dbg_check_unlock+0x24>)
 8009e5a:	f7ff fd31 	bl	80098c0 <chSysHalt>
 8009e5e:	bf00      	nop
 8009e60:	200015dc 	.word	0x200015dc
 8009e64:	0801767c 	.word	0x0801767c
	...

08009e70 <chSysUnlock.lto_priv.10>:
static inline void chSysUnlock(void) {
 8009e70:	b508      	push	{r3, lr}
  _dbg_check_unlock();
 8009e72:	f7ff ffe5 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 8009e76:	4b08      	ldr	r3, [pc, #32]	; (8009e98 <chSysUnlock.lto_priv.10+0x28>)
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d004      	beq.n	8009e88 <chSysUnlock.lto_priv.10+0x18>
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	6899      	ldr	r1, [r3, #8]
 8009e82:	6893      	ldr	r3, [r2, #8]
 8009e84:	4299      	cmp	r1, r3
 8009e86:	d303      	bcc.n	8009e90 <chSysUnlock.lto_priv.10+0x20>
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	bd08      	pop	{r3, pc}
 8009e90:	4802      	ldr	r0, [pc, #8]	; (8009e9c <chSysUnlock.lto_priv.10+0x2c>)
 8009e92:	f7ff fd15 	bl	80098c0 <chSysHalt>
 8009e96:	bf00      	nop
 8009e98:	200015dc 	.word	0x200015dc
 8009e9c:	08017334 	.word	0x08017334

08009ea0 <_dbg_check_lock>:
void _dbg_check_lock(void) {
 8009ea0:	b508      	push	{r3, lr}
  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8009ea2:	4b06      	ldr	r3, [pc, #24]	; (8009ebc <_dbg_check_lock+0x1c>)
 8009ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea6:	b913      	cbnz	r3, 8009eae <_dbg_check_lock+0xe>
 8009ea8:	4b04      	ldr	r3, [pc, #16]	; (8009ebc <_dbg_check_lock+0x1c>)
 8009eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eac:	b113      	cbz	r3, 8009eb4 <_dbg_check_lock+0x14>
    chSysHalt("SV#4");
 8009eae:	4804      	ldr	r0, [pc, #16]	; (8009ec0 <_dbg_check_lock+0x20>)
 8009eb0:	f7ff fd06 	bl	80098c0 <chSysHalt>
  _dbg_enter_lock();
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	4b01      	ldr	r3, [pc, #4]	; (8009ebc <_dbg_check_lock+0x1c>)
 8009eb8:	635a      	str	r2, [r3, #52]	; 0x34
 8009eba:	bd08      	pop	{r3, pc}
 8009ebc:	200015dc 	.word	0x200015dc
 8009ec0:	0801766c 	.word	0x0801766c
	...

08009ed0 <chThdExit>:
void chThdExit(msg_t msg) {
 8009ed0:	b508      	push	{r3, lr}
 8009ed2:	4605      	mov	r5, r0
 8009ed4:	2320      	movs	r3, #32
 8009ed6:	f383 8811 	msr	BASEPRI, r3
  _dbg_check_lock();
 8009eda:	f7ff ffe1 	bl	8009ea0 <_dbg_check_lock>
  thread_t *tp = currp;
 8009ede:	4b11      	ldr	r3, [pc, #68]	; (8009f24 <chThdExit+0x54>)
 8009ee0:	699c      	ldr	r4, [r3, #24]
  tp->u.exitcode = msg;
 8009ee2:	6265      	str	r5, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
 8009ee4:	f104 0528 	add.w	r5, r4, #40	; 0x28
  return (bool)(tlp->next != (thread_t *)tlp);
 8009ee8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8009eea:	4285      	cmp	r5, r0
 8009eec:	d006      	beq.n	8009efc <chThdExit+0x2c>
  tlp->next = tp->queue.next;
 8009eee:	6803      	ldr	r3, [r0, #0]
 8009ef0:	62a3      	str	r3, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
 8009ef2:	f7ff fe95 	bl	8009c20 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
 8009ef6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 8009ef8:	42a8      	cmp	r0, r5
 8009efa:	d1f8      	bne.n	8009eee <chThdExit+0x1e>
  if ((tp->refs == (trefs_t)0) &&
 8009efc:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8009f00:	b953      	cbnz	r3, 8009f18 <chThdExit+0x48>
 8009f02:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8009f06:	f013 0f03 	tst.w	r3, #3
 8009f0a:	d105      	bne.n	8009f18 <chThdExit+0x48>
    REG_REMOVE(tp);
 8009f0c:	6963      	ldr	r3, [r4, #20]
 8009f0e:	6922      	ldr	r2, [r4, #16]
 8009f10:	611a      	str	r2, [r3, #16]
 8009f12:	6923      	ldr	r3, [r4, #16]
 8009f14:	6962      	ldr	r2, [r4, #20]
 8009f16:	615a      	str	r2, [r3, #20]
  chSchGoSleepS(CH_STATE_FINAL);
 8009f18:	200f      	movs	r0, #15
 8009f1a:	f7ff fd01 	bl	8009920 <chSchGoSleepS>
  chDbgAssert(false, "zombies apocalypse");
 8009f1e:	4802      	ldr	r0, [pc, #8]	; (8009f28 <chThdExit+0x58>)
 8009f20:	f7ff fcce 	bl	80098c0 <chSysHalt>
 8009f24:	200015dc 	.word	0x200015dc
 8009f28:	08017640 	.word	0x08017640
 8009f2c:	00000000 	.word	0x00000000

08009f30 <chThdCreateStatic>:
                            tprio_t prio, tfunc_t pf, void *arg) {
 8009f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  chDbgCheck((wsp != NULL) &&
 8009f32:	b1a8      	cbz	r0, 8009f60 <chThdCreateStatic+0x30>
 8009f34:	460d      	mov	r5, r1
 8009f36:	4616      	mov	r6, r2
 8009f38:	461f      	mov	r7, r3
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	f010 0f07 	tst.w	r0, #7
 8009f40:	d10e      	bne.n	8009f60 <chThdCreateStatic+0x30>
 8009f42:	f5b1 7fa8 	cmp.w	r1, #336	; 0x150
 8009f46:	d30b      	bcc.n	8009f60 <chThdCreateStatic+0x30>
 8009f48:	f011 0f07 	tst.w	r1, #7
 8009f4c:	d108      	bne.n	8009f60 <chThdCreateStatic+0x30>
 8009f4e:	2aff      	cmp	r2, #255	; 0xff
 8009f50:	d806      	bhi.n	8009f60 <chThdCreateStatic+0x30>
 8009f52:	b12b      	cbz	r3, 8009f60 <chThdCreateStatic+0x30>
  chDbgAssert(chRegFindThreadByWorkingArea(wsp) == NULL,
 8009f54:	f7fe fc2c 	bl	80087b0 <chRegFindThreadByWorkingArea>
 8009f58:	b128      	cbz	r0, 8009f66 <chThdCreateStatic+0x36>
 8009f5a:	4822      	ldr	r0, [pc, #136]	; (8009fe4 <chThdCreateStatic+0xb4>)
 8009f5c:	f7ff fcb0 	bl	80098c0 <chSysHalt>
  chDbgCheck((wsp != NULL) &&
 8009f60:	4820      	ldr	r0, [pc, #128]	; (8009fe4 <chThdCreateStatic+0xb4>)
 8009f62:	f7ff fcad 	bl	80098c0 <chSysHalt>
  _thread_memfill((uint8_t *)wsp,
 8009f66:	1962      	adds	r2, r4, r5
 8009f68:	4623      	mov	r3, r4
    *startp++ = v;
 8009f6a:	2155      	movs	r1, #85	; 0x55
 8009f6c:	e001      	b.n	8009f72 <chThdCreateStatic+0x42>
 8009f6e:	f803 1b01 	strb.w	r1, [r3], #1
  while (startp < endp) {
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d8fb      	bhi.n	8009f6e <chThdCreateStatic+0x3e>
 8009f76:	2320      	movs	r3, #32
 8009f78:	f383 8811 	msr	BASEPRI, r3
 8009f7c:	f7ff ff90 	bl	8009ea0 <_dbg_check_lock>
  tp = (thread_t *)((uint8_t *)wsp + size -
 8009f80:	3d48      	subs	r5, #72	; 0x48
 8009f82:	4425      	add	r5, r4
  tp->wabase = (stkalign_t *)wsp;
 8009f84:	61ec      	str	r4, [r5, #28]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8009f86:	f1a5 0364 	sub.w	r3, r5, #100	; 0x64
 8009f8a:	60eb      	str	r3, [r5, #12]
 8009f8c:	f845 7c24 	str.w	r7, [r5, #-36]
 8009f90:	9b06      	ldr	r3, [sp, #24]
 8009f92:	f845 3c20 	str.w	r3, [r5, #-32]
 8009f96:	4b14      	ldr	r3, [pc, #80]	; (8009fe8 <chThdCreateStatic+0xb8>)
 8009f98:	f845 3c04 	str.w	r3, [r5, #-4]
  tp->prio      = prio;
 8009f9c:	60ae      	str	r6, [r5, #8]
  tp->state     = CH_STATE_WTSTART;
 8009f9e:	2302      	movs	r3, #2
 8009fa0:	f885 3020 	strb.w	r3, [r5, #32]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8009fa4:	2100      	movs	r1, #0
 8009fa6:	f885 1021 	strb.w	r1, [r5, #33]	; 0x21
  tp->realprio  = prio;
 8009faa:	63ee      	str	r6, [r5, #60]	; 0x3c
  tp->mtxlist   = NULL;
 8009fac:	63a9      	str	r1, [r5, #56]	; 0x38
  tp->epending  = (eventmask_t)0;
 8009fae:	6369      	str	r1, [r5, #52]	; 0x34
  tp->refs      = (trefs_t)1;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
  tp->name      = name;
 8009fb6:	4b0d      	ldr	r3, [pc, #52]	; (8009fec <chThdCreateStatic+0xbc>)
 8009fb8:	61ab      	str	r3, [r5, #24]
  REG_INSERT(tp);
 8009fba:	4b0d      	ldr	r3, [pc, #52]	; (8009ff0 <chThdCreateStatic+0xc0>)
 8009fbc:	612b      	str	r3, [r5, #16]
 8009fbe:	695a      	ldr	r2, [r3, #20]
 8009fc0:	616a      	str	r2, [r5, #20]
 8009fc2:	6115      	str	r5, [r2, #16]
 8009fc4:	615d      	str	r5, [r3, #20]
  list_init(&tp->waiting);
 8009fc6:	f105 0328 	add.w	r3, r5, #40	; 0x28
  tlp->next = (thread_t *)tlp;
 8009fca:	62ab      	str	r3, [r5, #40]	; 0x28
  queue_init(&tp->msgqueue);
 8009fcc:	f105 032c 	add.w	r3, r5, #44	; 0x2c
  tqp->next = (thread_t *)tqp;
 8009fd0:	62eb      	str	r3, [r5, #44]	; 0x2c
  tqp->prev = (thread_t *)tqp;
 8009fd2:	632b      	str	r3, [r5, #48]	; 0x30
  chSchWakeupS(tp, MSG_OK);
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	f7ff fe4b 	bl	8009c70 <chSchWakeupS>
  chSysUnlock();
 8009fda:	f7ff ff49 	bl	8009e70 <chSysUnlock.lto_priv.10>
}
 8009fde:	4628      	mov	r0, r5
 8009fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	0801761c 	.word	0x0801761c
 8009fe8:	080002e1 	.word	0x080002e1
 8009fec:	080176ac 	.word	0x080176ac
 8009ff0:	200015dc 	.word	0x200015dc
	...

0800a000 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800a000:	b538      	push	{r3, r4, r5, lr}
  rccResetAHB(STM32_GPIO_EN_MASK);
 800a002:	4c37      	ldr	r4, [pc, #220]	; (800a0e0 <__early_init+0xe0>)
 800a004:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a006:	f443 03fc 	orr.w	r3, r3, #8257536	; 0x7e0000
 800a00a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a00c:	2300      	movs	r3, #0
 800a00e:	62a3      	str	r3, [r4, #40]	; 0x28
  rccEnableAHB(STM32_GPIO_EN_MASK, true);
 800a010:	6963      	ldr	r3, [r4, #20]
 800a012:	f443 03fc 	orr.w	r3, r3, #8257536	; 0x7e0000
 800a016:	6163      	str	r3, [r4, #20]
  gpio_init(GPIOA, &gpio_default_config.PAData);
 800a018:	4d32      	ldr	r5, [pc, #200]	; (800a0e4 <__early_init+0xe4>)
 800a01a:	4629      	mov	r1, r5
 800a01c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a020:	f7fe ff8e 	bl	8008f40 <gpio_init.lto_priv.61>
  gpio_init(GPIOB, &gpio_default_config.PBData);
 800a024:	f105 011c 	add.w	r1, r5, #28
 800a028:	482f      	ldr	r0, [pc, #188]	; (800a0e8 <__early_init+0xe8>)
 800a02a:	f7fe ff89 	bl	8008f40 <gpio_init.lto_priv.61>
  gpio_init(GPIOC, &gpio_default_config.PCData);
 800a02e:	f105 0138 	add.w	r1, r5, #56	; 0x38
 800a032:	482e      	ldr	r0, [pc, #184]	; (800a0ec <__early_init+0xec>)
 800a034:	f7fe ff84 	bl	8008f40 <gpio_init.lto_priv.61>
  gpio_init(GPIOD, &gpio_default_config.PDData);
 800a038:	f105 0154 	add.w	r1, r5, #84	; 0x54
 800a03c:	482c      	ldr	r0, [pc, #176]	; (800a0f0 <__early_init+0xf0>)
 800a03e:	f7fe ff7f 	bl	8008f40 <gpio_init.lto_priv.61>
  gpio_init(GPIOE, &gpio_default_config.PEData);
 800a042:	f105 0170 	add.w	r1, r5, #112	; 0x70
 800a046:	482b      	ldr	r0, [pc, #172]	; (800a0f4 <__early_init+0xf4>)
 800a048:	f7fe ff7a 	bl	8008f40 <gpio_init.lto_priv.61>
  gpio_init(GPIOF, &gpio_default_config.PFData);
 800a04c:	f105 018c 	add.w	r1, r5, #140	; 0x8c
 800a050:	4829      	ldr	r0, [pc, #164]	; (800a0f8 <__early_init+0xf8>)
 800a052:	f7fe ff75 	bl	8008f40 <gpio_init.lto_priv.61>
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800a056:	6823      	ldr	r3, [r4, #0]
 800a058:	f043 0301 	orr.w	r3, r3, #1
 800a05c:	6023      	str	r3, [r4, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800a05e:	4622      	mov	r2, r4
 800a060:	6813      	ldr	r3, [r2, #0]
 800a062:	f013 0f02 	tst.w	r3, #2
 800a066:	d0fb      	beq.n	800a060 <__early_init+0x60>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 800a068:	4a1d      	ldr	r2, [pc, #116]	; (800a0e0 <__early_init+0xe0>)
 800a06a:	6853      	ldr	r3, [r2, #4]
 800a06c:	f023 0303 	bic.w	r3, r3, #3
 800a070:	6053      	str	r3, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800a072:	6853      	ldr	r3, [r2, #4]
 800a074:	f013 0f0c 	tst.w	r3, #12
 800a078:	d1fb      	bne.n	800a072 <__early_init+0x72>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 800a07a:	4b19      	ldr	r3, [pc, #100]	; (800a0e0 <__early_init+0xe0>)
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	f002 02f9 	and.w	r2, r2, #249	; 0xf9
 800a082:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800a084:	2200      	movs	r2, #0
 800a086:	605a      	str	r2, [r3, #4]
    ;                                       /* Waits until HSE is stable.   */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 800a088:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a08a:	f042 0201 	orr.w	r2, r2, #1
 800a08e:	625a      	str	r2, [r3, #36]	; 0x24
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800a090:	461a      	mov	r2, r3
 800a092:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800a094:	f013 0f02 	tst.w	r3, #2
 800a098:	d0fb      	beq.n	800a092 <__early_init+0x92>
    ;                                       /* Waits until LSI is stable.   */
#endif

  /* Clock settings.*/
  RCC->CFGR  = STM32_MCOSEL    | STM32_USBPRE    | STM32_PLLMUL   |
 800a09a:	4b11      	ldr	r3, [pc, #68]	; (800a0e0 <__early_init+0xe0>)
 800a09c:	4a17      	ldr	r2, [pc, #92]	; (800a0fc <__early_init+0xfc>)
 800a09e:	605a      	str	r2, [r3, #4]
               STM32_PLLSRC    | STM32_PPRE1     | STM32_PPRE2    |
               STM32_HPRE;
  RCC->CFGR2 = STM32_ADC34PRES | STM32_ADC12PRES | STM32_PREDIV;
 800a0a0:	f44f 5204 	mov.w	r2, #8448	; 0x2100
 800a0a4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 = STM32_UART5SW   | STM32_UART4SW   | STM32_USART3SW |
 800a0a6:	2230      	movs	r2, #48	; 0x30
 800a0a8:	631a      	str	r2, [r3, #48]	; 0x30
               STM32_USART2SW  | STM32_I2C2SW    | STM32_I2C1SW   |
               STM32_USART1SW;

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CR   |= RCC_CR_PLLON;
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a0b0:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	6813      	ldr	r3, [r2, #0]
 800a0b6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a0ba:	d0fb      	beq.n	800a0b4 <__early_init+0xb4>
    ;                                       /* Waits until PLL is stable.   */
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 800a0bc:	2211      	movs	r2, #17
 800a0be:	4b10      	ldr	r3, [pc, #64]	; (800a100 <__early_init+0x100>)
 800a0c0:	601a      	str	r2, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
 800a0c2:	4a07      	ldr	r2, [pc, #28]	; (800a0e0 <__early_init+0xe0>)
 800a0c4:	6853      	ldr	r3, [r2, #4]
 800a0c6:	f043 0302 	orr.w	r3, r3, #2
 800a0ca:	6053      	str	r3, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 800a0cc:	6853      	ldr	r3, [r2, #4]
 800a0ce:	f003 030c 	and.w	r3, r3, #12
 800a0d2:	2b08      	cmp	r3, #8
 800a0d4:	d1fa      	bne.n	800a0cc <__early_init+0xcc>
    ;                                       /* Waits selection complete.    */
#endif

  /* After PLL activation because the special requirements for TIM1 and
     TIM8 bits.*/
  RCC->CFGR3 |= STM32_HRTIM1SW | STM32_TIM8SW | STM32_TIM1SW;
 800a0d6:	4b02      	ldr	r3, [pc, #8]	; (800a0e0 <__early_init+0xe0>)
 800a0d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0da:	631a      	str	r2, [r3, #48]	; 0x30
 800a0dc:	bd38      	pop	{r3, r4, r5, pc}
 800a0de:	bf00      	nop
 800a0e0:	40021000 	.word	0x40021000
 800a0e4:	080176b4 	.word	0x080176b4
 800a0e8:	48000400 	.word	0x48000400
 800a0ec:	48000800 	.word	0x48000800
 800a0f0:	48000c00 	.word	0x48000c00
 800a0f4:	48001000 	.word	0x48001000
 800a0f8:	48001400 	.word	0x48001400
 800a0fc:	001c2400 	.word	0x001c2400
 800a100:	40022000 	.word	0x40022000
	...

0800a110 <CRC16>:
   while (wLength--)
 800a110:	b1a1      	cbz	r1, 800a13c <CRC16+0x2c>
{
 800a112:	b410      	push	{r4}
 800a114:	1e4b      	subs	r3, r1, #1
 800a116:	b29b      	uxth	r3, r3
 800a118:	1e42      	subs	r2, r0, #1
 800a11a:	18c1      	adds	r1, r0, r3
   while (wLength--)
 800a11c:	f64f 70ff 	movw	r0, #65535	; 0xffff
      wCRCWord  ^= wCRCTable[nTemp];
 800a120:	4c08      	ldr	r4, [pc, #32]	; (800a144 <CRC16+0x34>)
      nTemp = *nData++ ^ wCRCWord;
 800a122:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800a126:	4043      	eors	r3, r0
      wCRCWord  ^= wCRCTable[nTemp];
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 800a12e:	ea83 2010 	eor.w	r0, r3, r0, lsr #8
   while (wLength--)
 800a132:	428a      	cmp	r2, r1
 800a134:	d1f5      	bne.n	800a122 <CRC16+0x12>
} // End: CRC16
 800a136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a13a:	4770      	bx	lr
uint16_t wCRCWord = 0xFFFF;
 800a13c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	0801a888 	.word	0x0801a888
	...

0800a150 <Thread1.lto_priv.1>:
static THD_FUNCTION(Thread1, arg) {
 800a150:	b580      	push	{r7, lr}
      trigger = palReadPad(GPIOC,6);
 800a152:	4c19      	ldr	r4, [pc, #100]	; (800a1b8 <Thread1.lto_priv.1+0x68>)
	      rainHistory[0] += 1;
 800a154:	f8df 8068 	ldr.w	r8, [pc, #104]	; 800a1c0 <Thread1.lto_priv.1+0x70>
	      lifetimeRain += 0.01;
 800a158:	a715      	add	r7, pc, #84	; (adr r7, 800a1b0 <Thread1.lto_priv.1+0x60>)
 800a15a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a15e:	e002      	b.n	800a166 <Thread1.lto_priv.1+0x16>
      chThdSleepMilliseconds(10); // loop 
 800a160:	2064      	movs	r0, #100	; 0x64
 800a162:	f7fe fd5d 	bl	8008c20 <chThdSleep>
      trigger = palReadPad(GPIOC,6);
 800a166:	6923      	ldr	r3, [r4, #16]
      if (trigger == 0)
 800a168:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a16c:	d1f8      	bne.n	800a160 <Thread1.lto_priv.1+0x10>
	      rainHistory[0] += 1;
 800a16e:	f898 3000 	ldrb.w	r3, [r8]
 800a172:	3301      	adds	r3, #1
 800a174:	f888 3000 	strb.w	r3, [r8]
	      lifetimeRain += 0.01;
 800a178:	4d10      	ldr	r5, [pc, #64]	; (800a1bc <Thread1.lto_priv.1+0x6c>)
 800a17a:	6828      	ldr	r0, [r5, #0]
 800a17c:	f7f6 fb4e 	bl	800081c <__aeabi_f2d>
 800a180:	4632      	mov	r2, r6
 800a182:	463b      	mov	r3, r7
 800a184:	f7f6 f9ec 	bl	8000560 <__adddf3>
 800a188:	f7f6 fe74 	bl	8000e74 <__aeabi_d2f>
 800a18c:	6028      	str	r0, [r5, #0]
	      chThdSleepMilliseconds(250); // debounce
 800a18e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800a192:	f7fe fd45 	bl	8008c20 <chThdSleep>
	      while (palReadPad(GPIOC,6)==0)
 800a196:	6923      	ldr	r3, [r4, #16]
 800a198:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a19c:	d1e0      	bne.n	800a160 <Thread1.lto_priv.1+0x10>
		  chThdSleepMilliseconds(10); // wait till clear
 800a19e:	2564      	movs	r5, #100	; 0x64
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f7fe fd3d 	bl	8008c20 <chThdSleep>
	      while (palReadPad(GPIOC,6)==0)
 800a1a6:	6923      	ldr	r3, [r4, #16]
 800a1a8:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a1ac:	d0f8      	beq.n	800a1a0 <Thread1.lto_priv.1+0x50>
 800a1ae:	e7d7      	b.n	800a160 <Thread1.lto_priv.1+0x10>
 800a1b0:	47ae147b 	.word	0x47ae147b
 800a1b4:	3f847ae1 	.word	0x3f847ae1
 800a1b8:	48000800 	.word	0x48000800
 800a1bc:	20002048 	.word	0x20002048
 800a1c0:	20004964 	.word	0x20004964
	...

0800a1d0 <Thread6.lto_priv.2>:
static THD_FUNCTION(Thread6, arg) {
 800a1d0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 800a1d4:	4d1a      	ldr	r5, [pc, #104]	; (800a240 <Thread6.lto_priv.2+0x70>)
 800a1d6:	f105 060a 	add.w	r6, r5, #10
    chprintf((BaseSequentialStream*)&SD1,"rainTotal %d \r\n",rainTotal);
 800a1da:	4f1a      	ldr	r7, [pc, #104]	; (800a244 <Thread6.lto_priv.2+0x74>)
    return (rainTotal/100.0)*6.0;
 800a1dc:	f04f 0800 	mov.w	r8, #0
 800a1e0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800a254 <Thread6.lto_priv.2+0x84>
 800a1e4:	f04f 0a00 	mov.w	sl, #0
 800a1e8:	f8df b06c 	ldr.w	fp, [pc, #108]	; 800a258 <Thread6.lto_priv.2+0x88>
 800a1ec:	e004      	b.n	800a1f8 <Thread6.lto_priv.2+0x28>
	    rainHistory[0] = 0;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	702b      	strb	r3, [r5, #0]
	    chThdSleepMilliseconds(1000*60); // sleep for a minute
 800a1f2:	4815      	ldr	r0, [pc, #84]	; (800a248 <Thread6.lto_priv.2+0x78>)
 800a1f4:	f7fe fd14 	bl	8008c20 <chThdSleep>
static THD_FUNCTION(Thread6, arg) {
 800a1f8:	462b      	mov	r3, r5
    rainTotal = 0;
 800a1fa:	2400      	movs	r4, #0
	rainTotal += rainHistory[x];
 800a1fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a200:	4414      	add	r4, r2
    for (x=0;x<10;x++)
 800a202:	42b3      	cmp	r3, r6
 800a204:	d1fa      	bne.n	800a1fc <Thread6.lto_priv.2+0x2c>
    chprintf((BaseSequentialStream*)&SD1,"rainTotal %d \r\n",rainTotal);
 800a206:	4622      	mov	r2, r4
 800a208:	4910      	ldr	r1, [pc, #64]	; (800a24c <Thread6.lto_priv.2+0x7c>)
 800a20a:	4638      	mov	r0, r7
 800a20c:	f7fd fe68 	bl	8007ee0 <chprintf>
    return (rainTotal/100.0)*6.0;
 800a210:	4620      	mov	r0, r4
 800a212:	f7f6 faf1 	bl	80007f8 <__aeabi_i2d>
 800a216:	4642      	mov	r2, r8
 800a218:	464b      	mov	r3, r9
 800a21a:	f7f6 fc7d 	bl	8000b18 <__aeabi_ddiv>
 800a21e:	4652      	mov	r2, sl
 800a220:	465b      	mov	r3, fp
 800a222:	f7f6 fb4f 	bl	80008c4 <__aeabi_dmul>
 800a226:	f7f6 fe25 	bl	8000e74 <__aeabi_d2f>
 800a22a:	4b09      	ldr	r3, [pc, #36]	; (800a250 <Thread6.lto_priv.2+0x80>)
 800a22c:	6018      	str	r0, [r3, #0]
 800a22e:	f105 0309 	add.w	r3, r5, #9
		rainHistory[9-x] = rainHistory[8-x];
 800a232:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a236:	705a      	strb	r2, [r3, #1]
	    for (x=0;x<9;x++)		  
 800a238:	42ab      	cmp	r3, r5
 800a23a:	d1fa      	bne.n	800a232 <Thread6.lto_priv.2+0x62>
 800a23c:	e7d7      	b.n	800a1ee <Thread6.lto_priv.2+0x1e>
 800a23e:	bf00      	nop
 800a240:	20004964 	.word	0x20004964
 800a244:	20001418 	.word	0x20001418
 800a248:	000927c0 	.word	0x000927c0
 800a24c:	080177fc 	.word	0x080177fc
 800a250:	200020d0 	.word	0x200020d0
 800a254:	40590000 	.word	0x40590000
 800a258:	40180000 	.word	0x40180000
 800a25c:	00000000 	.word	0x00000000

0800a260 <Thread2.lto_priv.0>:
static THD_FUNCTION(Thread2, arg) {
 800a260:	b580      	push	{r7, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.current->name = name;
 800a262:	4b26      	ldr	r3, [pc, #152]	; (800a2fc <Thread2.lto_priv.0+0x9c>)
 800a264:	699b      	ldr	r3, [r3, #24]
 800a266:	4a26      	ldr	r2, [pc, #152]	; (800a300 <Thread2.lto_priv.0+0xa0>)
 800a268:	619a      	str	r2, [r3, #24]
  chprintf((BaseSequentialStream*)&SD1,"Start Update\r\n");
 800a26a:	4926      	ldr	r1, [pc, #152]	; (800a304 <Thread2.lto_priv.0+0xa4>)
 800a26c:	4826      	ldr	r0, [pc, #152]	; (800a308 <Thread2.lto_priv.0+0xa8>)
 800a26e:	f7fd fe37 	bl	8007ee0 <chprintf>
    blink = palReadPad(GPIOC,6);
 800a272:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800a314 <Thread2.lto_priv.0+0xb4>
 800a276:	4e25      	ldr	r6, [pc, #148]	; (800a30c <Thread2.lto_priv.0+0xac>)
 800a278:	f1a6 0580 	sub.w	r5, r6, #128	; 0x80
		  vbuf2[31-x][128-y] = 0xFF;
 800a27c:	24ff      	movs	r4, #255	; 0xff
      palSetPad(GPIOB,DC);
 800a27e:	f8df a098 	ldr.w	sl, [pc, #152]	; 800a318 <Thread2.lto_priv.0+0xb8>
 800a282:	e032      	b.n	800a2ea <Thread2.lto_priv.0+0x8a>
	      pixel2 = (vbuf[x][y]&0xF0)>>4;
 800a284:	7810      	ldrb	r0, [r2, #0]
	      pixel = (vbuf[x][y]&0x0F)<<4;
 800a286:	0101      	lsls	r1, r0, #4
		  vbuf2[31-x][128-y] = pixel|pixel2;
 800a288:	ea41 1110 	orr.w	r1, r1, r0, lsr #4
 800a28c:	7019      	strb	r1, [r3, #0]
 800a28e:	3b01      	subs	r3, #1
 800a290:	3201      	adds	r2, #1
	  for (y=0;y<128;y++){
 800a292:	4573      	cmp	r3, lr
 800a294:	d003      	beq.n	800a29e <Thread2.lto_priv.0+0x3e>
	      if (blink==0)
 800a296:	2f00      	cmp	r7, #0
 800a298:	d1f4      	bne.n	800a284 <Thread2.lto_priv.0+0x24>
		  vbuf2[31-x][128-y] = 0xFF;
 800a29a:	701c      	strb	r4, [r3, #0]
 800a29c:	e7f7      	b.n	800a28e <Thread2.lto_priv.0+0x2e>
 800a29e:	f1ae 0e80 	sub.w	lr, lr, #128	; 0x80
 800a2a2:	f109 0980 	add.w	r9, r9, #128	; 0x80
      for (x=0;x<32;x++)
 800a2a6:	45ae      	cmp	lr, r5
 800a2a8:	d003      	beq.n	800a2b2 <Thread2.lto_priv.0+0x52>
 800a2aa:	f10e 0380 	add.w	r3, lr, #128	; 0x80
static THD_FUNCTION(Thread2, arg) {
 800a2ae:	464a      	mov	r2, r9
 800a2b0:	e7f1      	b.n	800a296 <Thread2.lto_priv.0+0x36>
      palSetPad(GPIOB,DC);
 800a2b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a2b6:	f8aa 3018 	strh.w	r3, [sl, #24]
      spiStart(&SPID2,&std_spicfg3);
 800a2ba:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800a31c <Thread2.lto_priv.0+0xbc>
 800a2be:	4914      	ldr	r1, [pc, #80]	; (800a310 <Thread2.lto_priv.0+0xb0>)
 800a2c0:	4648      	mov	r0, r9
 800a2c2:	f7fb ff8d 	bl	80061e0 <spiStart>
      spiSelect(&SPID2);
 800a2c6:	4648      	mov	r0, r9
 800a2c8:	f7fb fef2 	bl	80060b0 <spiSelect>
      spiSend(&SPID2,128*32,&vbuf2);
 800a2cc:	4632      	mov	r2, r6
 800a2ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a2d2:	4648      	mov	r0, r9
 800a2d4:	f7fb fe4c 	bl	8005f70 <spiSend>
      spiUnselect(&SPID2);
 800a2d8:	4648      	mov	r0, r9
 800a2da:	f7fb feb9 	bl	8006050 <spiUnselect>
      spiStop(&SPID2);
 800a2de:	4648      	mov	r0, r9
 800a2e0:	f7fb ff16 	bl	8006110 <spiStop>
      chThdSleepMilliseconds(1);
 800a2e4:	200a      	movs	r0, #10
 800a2e6:	f7fe fc9b 	bl	8008c20 <chThdSleep>
    blink = palReadPad(GPIOC,6);
 800a2ea:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a2ee:	f007 0740 	and.w	r7, r7, #64	; 0x40
 800a2f2:	f506 6e78 	add.w	lr, r6, #3968	; 0xf80
 800a2f6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 800a320 <Thread2.lto_priv.0+0xc0>
 800a2fa:	e7d6      	b.n	800a2aa <Thread2.lto_priv.0+0x4a>
 800a2fc:	200015dc 	.word	0x200015dc
 800a300:	0801775c 	.word	0x0801775c
 800a304:	0801776c 	.word	0x0801776c
 800a308:	20001418 	.word	0x20001418
 800a30c:	20004d84 	.word	0x20004d84
 800a310:	0801a874 	.word	0x0801a874
 800a314:	48000800 	.word	0x48000800
 800a318:	48000400 	.word	0x48000400
 800a31c:	20001508 	.word	0x20001508
 800a320:	20002230 	.word	0x20002230
	...

0800a330 <adcerrorcallback.lto_priv.16>:
static void adcerrorcallback(ADCDriver *adcp, adcerror_t err) {
 800a330:	b508      	push	{r3, lr}
    chprintf((BaseSequentialStream*)&SD1,string);
 800a332:	4904      	ldr	r1, [pc, #16]	; (800a344 <adcerrorcallback.lto_priv.16+0x14>)
 800a334:	4804      	ldr	r0, [pc, #16]	; (800a348 <adcerrorcallback.lto_priv.16+0x18>)
 800a336:	f7fd fdd3 	bl	8007ee0 <chprintf>
    chThdSleepMilliseconds(100);
 800a33a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a33e:	f7fe fc6f 	bl	8008c20 <chThdSleep>
 800a342:	bd08      	pop	{r3, pc}
 800a344:	6f722121 	.word	0x6f722121
 800a348:	20001418 	.word	0x20001418
 800a34c:	00000000 	.word	0x00000000

0800a350 <Thread5.lto_priv.6>:
static THD_FUNCTION(Thread5, arg) {
 800a350:	b500      	push	{lr}
 800a352:	b083      	sub	sp, #12
	    chMBFetchTimeout(&RxMbx2,&rxRow,TIME_INFINITE);
 800a354:	4e07      	ldr	r6, [pc, #28]	; (800a374 <Thread5.lto_priv.6+0x24>)
	    palSetPad(GPIOE,1);
 800a356:	4d08      	ldr	r5, [pc, #32]	; (800a378 <Thread5.lto_priv.6+0x28>)
	    chMBFetchTimeout(&RxMbx2,&rxRow,TIME_INFINITE);
 800a358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a35c:	a901      	add	r1, sp, #4
 800a35e:	4630      	mov	r0, r6
 800a360:	f7fe f9ce 	bl	8008700 <chMBFetchTimeout>
	    palSetPad(GPIOE,1);
 800a364:	2402      	movs	r4, #2
 800a366:	832c      	strh	r4, [r5, #24]
	    chThdSleepMilliseconds(5);
 800a368:	2032      	movs	r0, #50	; 0x32
 800a36a:	f7fe fc59 	bl	8008c20 <chThdSleep>
	    palClearPad(GPIOE,1);
 800a36e:	836c      	strh	r4, [r5, #26]
 800a370:	e7f2      	b.n	800a358 <Thread5.lto_priv.6+0x8>
 800a372:	bf00      	nop
 800a374:	20001328 	.word	0x20001328
 800a378:	48001000 	.word	0x48001000
 800a37c:	00000000 	.word	0x00000000

0800a380 <Thread3.lto_priv.4>:
static THD_FUNCTION(Thread3, arg) {
 800a380:	b580      	push	{r7, lr}
 800a382:	4b26      	ldr	r3, [pc, #152]	; (800a41c <Thread3.lto_priv.4+0x9c>)
 800a384:	699b      	ldr	r3, [r3, #24]
 800a386:	4a26      	ldr	r2, [pc, #152]	; (800a420 <Thread3.lto_priv.4+0xa0>)
 800a388:	619a      	str	r2, [r3, #24]
	  b = sdGetTimeout(&SD2,TIME_MS2I(2));
 800a38a:	4f26      	ldr	r7, [pc, #152]	; (800a424 <Thread3.lto_priv.4+0xa4>)
	  if ((b == Q_TIMEOUT) && (rx_queue_pos > 0))
 800a38c:	4c26      	ldr	r4, [pc, #152]	; (800a428 <Thread3.lto_priv.4+0xa8>)
		  rx_text[rx_queue_num][rx_queue_pos] = 0;
 800a38e:	4d27      	ldr	r5, [pc, #156]	; (800a42c <Thread3.lto_priv.4+0xac>)
 800a390:	e02a      	b.n	800a3e8 <Thread3.lto_priv.4+0x68>
	  if ((b == Q_TIMEOUT) && (rx_queue_pos > 0))
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	dd27      	ble.n	800a3e8 <Thread3.lto_priv.4+0x68>
		  rx_text[rx_queue_num][rx_queue_pos] = 0;
 800a398:	6829      	ldr	r1, [r5, #0]
 800a39a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800a440 <Thread3.lto_priv.4+0xc0>
 800a39e:	eb08 1241 	add.w	r2, r8, r1, lsl #5
 800a3a2:	2600      	movs	r6, #0
 800a3a4:	54d6      	strb	r6, [r2, r3]
		  chMBPostTimeout(&RxMbx,(rx_queue_num<<8)|rx_queue_pos,TIME_INFINITE); // let our mailbox know
 800a3a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a3aa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800a3ae:	4820      	ldr	r0, [pc, #128]	; (800a430 <Thread3.lto_priv.4+0xb0>)
 800a3b0:	f7fe f946 	bl	8008640 <chMBPostTimeout>
		  chMBPostTimeout(&RxMbx2,(rx_queue_num<<8)|rx_queue_pos,TIME_INFINITE); // let our mailbox know
 800a3b4:	6829      	ldr	r1, [r5, #0]
 800a3b6:	6823      	ldr	r3, [r4, #0]
 800a3b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a3bc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800a3c0:	481c      	ldr	r0, [pc, #112]	; (800a434 <Thread3.lto_priv.4+0xb4>)
 800a3c2:	f7fe f93d 	bl	8008640 <chMBPostTimeout>
		  rx_queue_pos = 0;
 800a3c6:	6026      	str	r6, [r4, #0]
		  rx_queue_num = (++rx_queue_num)%32;
 800a3c8:	682b      	ldr	r3, [r5, #0]
 800a3ca:	3301      	adds	r3, #1
 800a3cc:	1af2      	subs	r2, r6, r3
 800a3ce:	f003 031f 	and.w	r3, r3, #31
 800a3d2:	f002 021f 	and.w	r2, r2, #31
 800a3d6:	bf58      	it	pl
 800a3d8:	4253      	negpl	r3, r2
 800a3da:	602b      	str	r3, [r5, #0]
		  memset(rx_text[rx_queue_num],0,5);
 800a3dc:	015b      	lsls	r3, r3, #5
 800a3de:	eb08 0203 	add.w	r2, r8, r3
 800a3e2:	f848 6003 	str.w	r6, [r8, r3]
 800a3e6:	7116      	strb	r6, [r2, #4]
	  b = sdGetTimeout(&SD2,TIME_MS2I(2));
 800a3e8:	2114      	movs	r1, #20
 800a3ea:	4638      	mov	r0, r7
 800a3ec:	f7fc fb88 	bl	8006b00 <iqGetTimeout>
 800a3f0:	4606      	mov	r6, r0
	  if ((b!= Q_TIMEOUT) && (rx_queue_pos < 31))
 800a3f2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a3f6:	d0cc      	beq.n	800a392 <Thread3.lto_priv.4+0x12>
 800a3f8:	6823      	ldr	r3, [r4, #0]
 800a3fa:	2b1e      	cmp	r3, #30
 800a3fc:	dcf4      	bgt.n	800a3e8 <Thread3.lto_priv.4+0x68>
		  chprintf((BaseSequentialStream*)&SD1,"got char: %x\r\n",b);
 800a3fe:	4602      	mov	r2, r0
 800a400:	490d      	ldr	r1, [pc, #52]	; (800a438 <Thread3.lto_priv.4+0xb8>)
 800a402:	480e      	ldr	r0, [pc, #56]	; (800a43c <Thread3.lto_priv.4+0xbc>)
 800a404:	f7fd fd6c 	bl	8007ee0 <chprintf>
		  rx_text[rx_queue_num][rx_queue_pos++]=b;
 800a408:	6829      	ldr	r1, [r5, #0]
 800a40a:	6822      	ldr	r2, [r4, #0]
 800a40c:	1c53      	adds	r3, r2, #1
 800a40e:	6023      	str	r3, [r4, #0]
 800a410:	4b0b      	ldr	r3, [pc, #44]	; (800a440 <Thread3.lto_priv.4+0xc0>)
 800a412:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a416:	549e      	strb	r6, [r3, r2]
 800a418:	e7e6      	b.n	800a3e8 <Thread3.lto_priv.4+0x68>
 800a41a:	bf00      	nop
 800a41c:	200015dc 	.word	0x200015dc
 800a420:	0801777c 	.word	0x0801777c
 800a424:	20001484 	.word	0x20001484
 800a428:	20004974 	.word	0x20004974
 800a42c:	20004970 	.word	0x20004970
 800a430:	20001300 	.word	0x20001300
 800a434:	20001328 	.word	0x20001328
 800a438:	08017784 	.word	0x08017784
 800a43c:	20001418 	.word	0x20001418
 800a440:	20004978 	.word	0x20004978
	...

0800a450 <feedWatchdog>:
void feedWatchdog(){
 800a450:	b508      	push	{r3, lr}
    if (!reset)
 800a452:	4b04      	ldr	r3, [pc, #16]	; (800a464 <feedWatchdog+0x14>)
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	b103      	cbz	r3, 800a45a <feedWatchdog+0xa>
 800a458:	bd08      	pop	{r3, pc}
	wdgReset(&WDGD1);
 800a45a:	4803      	ldr	r0, [pc, #12]	; (800a468 <feedWatchdog+0x18>)
 800a45c:	f7fb fd58 	bl	8005f10 <wdgReset>
 800a460:	e7fa      	b.n	800a458 <feedWatchdog+0x8>
 800a462:	bf00      	nop
 800a464:	2000496e 	.word	0x2000496e
 800a468:	20001568 	.word	0x20001568
 800a46c:	00000000 	.word	0x00000000

0800a470 <fillTemp>:
void fillTemp(char* metric,float temp,int temp_num){
 800a470:	b530      	push	{r4, r5, lr}
 800a472:	b083      	sub	sp, #12
 800a474:	4604      	mov	r4, r0
 800a476:	460d      	mov	r5, r1
    if (abs(temp) >100)
 800a478:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a47c:	ee17 3a90 	vmov	r3, s15
 800a480:	2b00      	cmp	r3, #0
 800a482:	bfb8      	it	lt
 800a484:	425b      	neglt	r3, r3
 800a486:	2b64      	cmp	r3, #100	; 0x64
 800a488:	dc0c      	bgt.n	800a4a4 <fillTemp+0x34>
	sprintf(metric,"Temp%d:%3.0fc",temp_num,temp);	    
 800a48a:	ee10 0a10 	vmov	r0, s0
 800a48e:	f7f6 f9c5 	bl	800081c <__aeabi_f2d>
 800a492:	e9cd 0100 	strd	r0, r1, [sp]
 800a496:	462a      	mov	r2, r5
 800a498:	4905      	ldr	r1, [pc, #20]	; (800a4b0 <fillTemp+0x40>)
 800a49a:	4620      	mov	r0, r4
 800a49c:	f7f6 ffca 	bl	8001434 <sprintf>
}
 800a4a0:	b003      	add	sp, #12
 800a4a2:	bd30      	pop	{r4, r5, pc}
	sprintf(metric,"Temp%d: N/C",temp_num);
 800a4a4:	460a      	mov	r2, r1
 800a4a6:	4903      	ldr	r1, [pc, #12]	; (800a4b4 <fillTemp+0x44>)
 800a4a8:	f7f6 ffc4 	bl	8001434 <sprintf>
 800a4ac:	e7f8      	b.n	800a4a0 <fillTemp+0x30>
 800a4ae:	bf00      	nop
 800a4b0:	08017850 	.word	0x08017850
 800a4b4:	08017844 	.word	0x08017844
	...

0800a4c0 <write_flash>:
    if (FLASH->CR & FLASH_CR_LOCK){
 800a4c0:	4b19      	ldr	r3, [pc, #100]	; (800a528 <write_flash+0x68>)
 800a4c2:	691b      	ldr	r3, [r3, #16]
 800a4c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a4c8:	d005      	beq.n	800a4d6 <write_flash+0x16>
	FLASH->KEYR = 0x45670123;
 800a4ca:	4b17      	ldr	r3, [pc, #92]	; (800a528 <write_flash+0x68>)
 800a4cc:	4a17      	ldr	r2, [pc, #92]	; (800a52c <write_flash+0x6c>)
 800a4ce:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = 0xCDEF89AB;
 800a4d0:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800a4d4:	605a      	str	r2, [r3, #4]
    FLASH->CR |= FLASH_CR_PER;             // set page erase
 800a4d6:	4b14      	ldr	r3, [pc, #80]	; (800a528 <write_flash+0x68>)
 800a4d8:	691a      	ldr	r2, [r3, #16]
 800a4da:	f042 0202 	orr.w	r2, r2, #2
 800a4de:	611a      	str	r2, [r3, #16]
    FLASH->AR = flash;                     // set page to flash
 800a4e0:	6159      	str	r1, [r3, #20]
    FLASH->CR |= FLASH_CR_STRT;            // start erasing
 800a4e2:	691a      	ldr	r2, [r3, #16]
 800a4e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4e8:	611a      	str	r2, [r3, #16]
    while ((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY); // loop till done
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	68d3      	ldr	r3, [r2, #12]
 800a4ee:	f013 0f01 	tst.w	r3, #1
 800a4f2:	d1fb      	bne.n	800a4ec <write_flash+0x2c>
    SET_BIT (FLASH->SR, (FLASH_SR_EOP));   // tech note RM0316 says to clear
 800a4f4:	4b0c      	ldr	r3, [pc, #48]	; (800a528 <write_flash+0x68>)
 800a4f6:	68da      	ldr	r2, [r3, #12]
 800a4f8:	f042 0220 	orr.w	r2, r2, #32
 800a4fc:	60da      	str	r2, [r3, #12]
    CLEAR_BIT (FLASH->CR, (FLASH_CR_PER)); // found note online that you must
 800a4fe:	691a      	ldr	r2, [r3, #16]
 800a500:	f022 0202 	bic.w	r2, r2, #2
 800a504:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, (FLASH_CR_PG));     // we are already unlocked, trying
 800a506:	691a      	ldr	r2, [r3, #16]
 800a508:	f042 0201 	orr.w	r2, r2, #1
 800a50c:	611a      	str	r2, [r3, #16]
    *flash = value;                        // actually write the value
 800a50e:	8008      	strh	r0, [r1, #0]
    while ((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY); // loop till done
 800a510:	461a      	mov	r2, r3
 800a512:	68d3      	ldr	r3, [r2, #12]
 800a514:	f013 0f01 	tst.w	r3, #1
 800a518:	d1fb      	bne.n	800a512 <write_flash+0x52>
    FLASH->CR |= FLASH_CR_LOCK;
 800a51a:	4a03      	ldr	r2, [pc, #12]	; (800a528 <write_flash+0x68>)
 800a51c:	6913      	ldr	r3, [r2, #16]
 800a51e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a522:	6113      	str	r3, [r2, #16]
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop
 800a528:	40022000 	.word	0x40022000
 800a52c:	45670123 	.word	0x45670123

0800a530 <Thread7.lto_priv.3>:
static THD_FUNCTION(Thread7, arg) {
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
	    currentvalue = lifetimeRain*100;
 800a534:	4f10      	ldr	r7, [pc, #64]	; (800a578 <Thread7.lto_priv.3+0x48>)
 800a536:	ed9f 8a11 	vldr	s16, [pc, #68]	; 800a57c <Thread7.lto_priv.3+0x4c>
	    chThdSleepMilliseconds(1000*60*60); // sleep for an hour
 800a53a:	4e11      	ldr	r6, [pc, #68]	; (800a580 <Thread7.lto_priv.3+0x50>)
 800a53c:	e002      	b.n	800a544 <Thread7.lto_priv.3+0x14>
 800a53e:	4630      	mov	r0, r6
 800a540:	f7fe fb6e 	bl	8008c20 <chThdSleep>
	    currentvalue = lifetimeRain*100;
 800a544:	edd7 7a00 	vldr	s15, [r7]
 800a548:	ee67 7a88 	vmul.f32	s15, s15, s16
 800a54c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a550:	edcd 7a01 	vstr	s15, [sp, #4]
 800a554:	f8bd 4004 	ldrh.w	r4, [sp, #4]
	    savedvalue = *flash2;
 800a558:	4b0a      	ldr	r3, [pc, #40]	; (800a584 <Thread7.lto_priv.3+0x54>)
	    if (currentvalue != savedvalue)
 800a55a:	881b      	ldrh	r3, [r3, #0]
 800a55c:	42a3      	cmp	r3, r4
 800a55e:	d0ee      	beq.n	800a53e <Thread7.lto_priv.3+0xe>
		    write_flash(currentvalue,flash2);
 800a560:	4d08      	ldr	r5, [pc, #32]	; (800a584 <Thread7.lto_priv.3+0x54>)
 800a562:	4629      	mov	r1, r5
 800a564:	4620      	mov	r0, r4
 800a566:	f7ff ffab 	bl	800a4c0 <write_flash>
		    chprintf((BaseSequentialStream*)&SD1,"!!!writing flash,%d,%d\r\n",currentvalue,*flash2);
 800a56a:	882b      	ldrh	r3, [r5, #0]
 800a56c:	4622      	mov	r2, r4
 800a56e:	4906      	ldr	r1, [pc, #24]	; (800a588 <Thread7.lto_priv.3+0x58>)
 800a570:	4806      	ldr	r0, [pc, #24]	; (800a58c <Thread7.lto_priv.3+0x5c>)
 800a572:	f7fd fcb5 	bl	8007ee0 <chprintf>
 800a576:	e7e2      	b.n	800a53e <Thread7.lto_priv.3+0xe>
 800a578:	20002048 	.word	0x20002048
 800a57c:	42c80000 	.word	0x42c80000
 800a580:	02255100 	.word	0x02255100
 800a584:	0803e800 	.word	0x0803e800
 800a588:	0801780c 	.word	0x0801780c
 800a58c:	20001418 	.word	0x20001418

0800a590 <Thread4.lto_priv.5>:
static THD_FUNCTION(Thread4, arg) {
 800a590:	b580      	push	{r7, lr}
 800a592:	b08e      	sub	sp, #56	; 0x38
	    chMBFetchTimeout(&RxMbx,&rxRow,TIME_INFINITE);
 800a594:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 800a860 <Thread4.lto_priv.5+0x2d0>
	    memcpy(lcltext,rx_text[rxRow],rxPos);
 800a598:	4d98      	ldr	r5, [pc, #608]	; (800a7fc <Thread4.lto_priv.5+0x26c>)
			    value = lifetimeRain*100;
 800a59a:	ed9f 8a99 	vldr	s16, [pc, #612]	; 800a800 <Thread4.lto_priv.5+0x270>
			    value = pt100temp5*10.0;
 800a59e:	2600      	movs	r6, #0
 800a5a0:	4f98      	ldr	r7, [pc, #608]	; (800a804 <Thread4.lto_priv.5+0x274>)
		while (!(oqIsEmptyI(&(&SD2)->oqueue)))
 800a5a2:	4c99      	ldr	r4, [pc, #612]	; (800a808 <Thread4.lto_priv.5+0x278>)
 800a5a4:	e175      	b.n	800a892 <Thread4.lto_priv.5+0x302>
		    reg = (lcltext[2]<<8)|lcltext[3];
 800a5a6:	f89d 201a 	ldrb.w	r2, [sp, #26]
 800a5aa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a5ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		    switch (reg){
 800a5b2:	b21b      	sxth	r3, r3
 800a5b4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d031      	beq.n	800a620 <Thread4.lto_priv.5+0x90>
 800a5bc:	f240 42d2 	movw	r2, #1234	; 0x4d2
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d036      	beq.n	800a632 <Thread4.lto_priv.5+0xa2>
 800a5c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5c8:	d01a      	beq.n	800a600 <Thread4.lto_priv.5+0x70>
			error = 0x02;
 800a5ca:	2202      	movs	r2, #2
			lcltext[0] = my_address;
 800a5cc:	4b8f      	ldr	r3, [pc, #572]	; (800a80c <Thread4.lto_priv.5+0x27c>)
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	f88d 3018 	strb.w	r3, [sp, #24]
			lcltext[1] = 0x86;
 800a5d4:	2386      	movs	r3, #134	; 0x86
 800a5d6:	f88d 3019 	strb.w	r3, [sp, #25]
			lcltext[2] = error;
 800a5da:	f88d 201a 	strb.w	r2, [sp, #26]
			*(uint16_t*)(lcltext+3) = CRC16(lcltext,3);
 800a5de:	2103      	movs	r1, #3
 800a5e0:	a806      	add	r0, sp, #24
 800a5e2:	f7ff fd95 	bl	800a110 <CRC16>
 800a5e6:	f8ad 001b 	strh.w	r0, [sp, #27]
			lcltext[5] = 0;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	f88d 301d 	strb.w	r3, [sp, #29]
			sdWrite(&SD2,lcltext,5);
 800a5f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5f4:	2205      	movs	r2, #5
 800a5f6:	a906      	add	r1, sp, #24
 800a5f8:	4885      	ldr	r0, [pc, #532]	; (800a810 <Thread4.lto_priv.5+0x280>)
 800a5fa:	f7fc f8e1 	bl	80067c0 <oqWriteTimeout>
 800a5fe:	e182      	b.n	800a906 <Thread4.lto_priv.5+0x376>
			save_address = (lcltext[4]<<8)|lcltext[5];
 800a600:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800a604:	4b83      	ldr	r3, [pc, #524]	; (800a814 <Thread4.lto_priv.5+0x284>)
 800a606:	701a      	strb	r2, [r3, #0]
			chprintf(&SD1,"Hello World - I am now # %d\r\n",save_address);
 800a608:	4983      	ldr	r1, [pc, #524]	; (800a818 <Thread4.lto_priv.5+0x288>)
 800a60a:	4884      	ldr	r0, [pc, #528]	; (800a81c <Thread4.lto_priv.5+0x28c>)
 800a60c:	f7fd fc68 	bl	8007ee0 <chprintf>
			sdWrite(&SD2,lcltext,8);
 800a610:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a614:	2208      	movs	r2, #8
 800a616:	a906      	add	r1, sp, #24
 800a618:	487d      	ldr	r0, [pc, #500]	; (800a810 <Thread4.lto_priv.5+0x280>)
 800a61a:	f7fc f8d1 	bl	80067c0 <oqWriteTimeout>
 800a61e:	e172      	b.n	800a906 <Thread4.lto_priv.5+0x376>
			save_baud_rate = (lcltext[4]<<8)|lcltext[5];
 800a620:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800a624:	4b7e      	ldr	r3, [pc, #504]	; (800a820 <Thread4.lto_priv.5+0x290>)
 800a626:	701a      	strb	r2, [r3, #0]
			chprintf(&SD1,"Hello World - baud_rate # %d\r\n",save_baud_rate);
 800a628:	497e      	ldr	r1, [pc, #504]	; (800a824 <Thread4.lto_priv.5+0x294>)
 800a62a:	487c      	ldr	r0, [pc, #496]	; (800a81c <Thread4.lto_priv.5+0x28c>)
 800a62c:	f7fd fc58 	bl	8007ee0 <chprintf>
 800a630:	e7ee      	b.n	800a610 <Thread4.lto_priv.5+0x80>
		      settings = ((save_baud_rate&0xff)<<8)|(save_address&0xff);
 800a632:	4b7b      	ldr	r3, [pc, #492]	; (800a820 <Thread4.lto_priv.5+0x290>)
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	4a77      	ldr	r2, [pc, #476]	; (800a814 <Thread4.lto_priv.5+0x284>)
 800a638:	7812      	ldrb	r2, [r2, #0]
 800a63a:	ea42 2103 	orr.w	r1, r2, r3, lsl #8
 800a63e:	487a      	ldr	r0, [pc, #488]	; (800a828 <Thread4.lto_priv.5+0x298>)
 800a640:	8001      	strh	r1, [r0, #0]
		      chprintf(&SD1,"Write Flash %d,%d,%x\r\n",save_address,save_baud_rate,settings);			
 800a642:	9100      	str	r1, [sp, #0]
 800a644:	4979      	ldr	r1, [pc, #484]	; (800a82c <Thread4.lto_priv.5+0x29c>)
 800a646:	4875      	ldr	r0, [pc, #468]	; (800a81c <Thread4.lto_priv.5+0x28c>)
 800a648:	f7fd fc4a 	bl	8007ee0 <chprintf>
			code =  (lcltext[4]<<8)|lcltext[5];
 800a64c:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800a650:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800a654:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (code==0x1234){
 800a658:	b21b      	sxth	r3, r3
 800a65a:	f241 2234 	movw	r2, #4660	; 0x1234
 800a65e:	4293      	cmp	r3, r2
 800a660:	d001      	beq.n	800a666 <Thread4.lto_priv.5+0xd6>
			    error = 0x04;
 800a662:	2204      	movs	r2, #4
 800a664:	e7b2      	b.n	800a5cc <Thread4.lto_priv.5+0x3c>
			  write_flash(settings,flash1);
 800a666:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 800a864 <Thread4.lto_priv.5+0x2d4>
 800a66a:	4649      	mov	r1, r9
 800a66c:	4b6e      	ldr	r3, [pc, #440]	; (800a828 <Thread4.lto_priv.5+0x298>)
 800a66e:	8818      	ldrh	r0, [r3, #0]
 800a670:	f7ff ff26 	bl	800a4c0 <write_flash>
			    chprintf(&SD1,"WroteFlash %x\r\n",*flash1);			
 800a674:	f8b9 2000 	ldrh.w	r2, [r9]
 800a678:	496d      	ldr	r1, [pc, #436]	; (800a830 <Thread4.lto_priv.5+0x2a0>)
 800a67a:	4868      	ldr	r0, [pc, #416]	; (800a81c <Thread4.lto_priv.5+0x28c>)
 800a67c:	f7fd fc30 	bl	8007ee0 <chprintf>
			    reset = 1;
 800a680:	2201      	movs	r2, #1
 800a682:	4b6c      	ldr	r3, [pc, #432]	; (800a834 <Thread4.lto_priv.5+0x2a4>)
 800a684:	701a      	strb	r2, [r3, #0]
 800a686:	e7c3      	b.n	800a610 <Thread4.lto_priv.5+0x80>
			reg = (lcltext[2]<<8)|lcltext[3];
 800a688:	f89d 201a 	ldrb.w	r2, [sp, #26]
 800a68c:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a690:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			switch (reg) {
 800a694:	b21b      	sxth	r3, r3
 800a696:	3b01      	subs	r3, #1
 800a698:	2b09      	cmp	r3, #9
 800a69a:	f200 8098 	bhi.w	800a7ce <Thread4.lto_priv.5+0x23e>
 800a69e:	e8df f003 	tbb	[pc, r3]
 800a6a2:	2c05      	.short	0x2c05
 800a6a4:	5c504438 	.word	0x5c504438
 800a6a8:	8a7e7468 	.word	0x8a7e7468
			    value = irradiance3*10.0;
 800a6ac:	4b62      	ldr	r3, [pc, #392]	; (800a838 <Thread4.lto_priv.5+0x2a8>)
 800a6ae:	6818      	ldr	r0, [r3, #0]
 800a6b0:	f7f6 f8b4 	bl	800081c <__aeabi_f2d>
 800a6b4:	4632      	mov	r2, r6
 800a6b6:	463b      	mov	r3, r7
 800a6b8:	f7f6 f904 	bl	80008c4 <__aeabi_dmul>
 800a6bc:	f7f6 fbb2 	bl	8000e24 <__aeabi_d2iz>
 800a6c0:	b200      	sxth	r0, r0
			    lcltext[1] = 4;
 800a6c2:	2304      	movs	r3, #4
 800a6c4:	f88d 3019 	strb.w	r3, [sp, #25]
			    lcltext[2] = 2;
 800a6c8:	2302      	movs	r3, #2
 800a6ca:	f88d 301a 	strb.w	r3, [sp, #26]
			    lcltext[3] = (value & 0xFF00 ) >> 8;
 800a6ce:	1203      	asrs	r3, r0, #8
 800a6d0:	f88d 301b 	strb.w	r3, [sp, #27]
			    lcltext[4] = value & 0xFF ;
 800a6d4:	f88d 001c 	strb.w	r0, [sp, #28]
			    *(uint16_t*)(lcltext+5) = CRC16(lcltext,5);
 800a6d8:	2105      	movs	r1, #5
 800a6da:	a806      	add	r0, sp, #24
 800a6dc:	f7ff fd18 	bl	800a110 <CRC16>
 800a6e0:	f8ad 001d 	strh.w	r0, [sp, #29]
			    lcltext[7] = 0;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	f88d 301f 	strb.w	r3, [sp, #31]
			    sdWrite(&SD2,lcltext,7);
 800a6ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6ee:	2207      	movs	r2, #7
 800a6f0:	a906      	add	r1, sp, #24
 800a6f2:	4847      	ldr	r0, [pc, #284]	; (800a810 <Thread4.lto_priv.5+0x280>)
 800a6f4:	f7fc f864 	bl	80067c0 <oqWriteTimeout>
 800a6f8:	e105      	b.n	800a906 <Thread4.lto_priv.5+0x376>
			    value = windspeed*10.0;
 800a6fa:	4b50      	ldr	r3, [pc, #320]	; (800a83c <Thread4.lto_priv.5+0x2ac>)
 800a6fc:	6818      	ldr	r0, [r3, #0]
 800a6fe:	f7f6 f88d 	bl	800081c <__aeabi_f2d>
 800a702:	4632      	mov	r2, r6
 800a704:	463b      	mov	r3, r7
 800a706:	f7f6 f8dd 	bl	80008c4 <__aeabi_dmul>
 800a70a:	f7f6 fb8b 	bl	8000e24 <__aeabi_d2iz>
 800a70e:	b200      	sxth	r0, r0
 800a710:	e7d7      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = pt100temp1*10.0;
 800a712:	4b4b      	ldr	r3, [pc, #300]	; (800a840 <Thread4.lto_priv.5+0x2b0>)
 800a714:	6818      	ldr	r0, [r3, #0]
 800a716:	f7f6 f881 	bl	800081c <__aeabi_f2d>
 800a71a:	4632      	mov	r2, r6
 800a71c:	463b      	mov	r3, r7
 800a71e:	f7f6 f8d1 	bl	80008c4 <__aeabi_dmul>
 800a722:	f7f6 fb7f 	bl	8000e24 <__aeabi_d2iz>
 800a726:	b200      	sxth	r0, r0
 800a728:	e7cb      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = pt100temp2*10.0;
 800a72a:	4b46      	ldr	r3, [pc, #280]	; (800a844 <Thread4.lto_priv.5+0x2b4>)
 800a72c:	6818      	ldr	r0, [r3, #0]
 800a72e:	f7f6 f875 	bl	800081c <__aeabi_f2d>
 800a732:	4632      	mov	r2, r6
 800a734:	463b      	mov	r3, r7
 800a736:	f7f6 f8c5 	bl	80008c4 <__aeabi_dmul>
 800a73a:	f7f6 fb73 	bl	8000e24 <__aeabi_d2iz>
 800a73e:	b200      	sxth	r0, r0
 800a740:	e7bf      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = pt100temp3*10.0;
 800a742:	4b41      	ldr	r3, [pc, #260]	; (800a848 <Thread4.lto_priv.5+0x2b8>)
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	f7f6 f869 	bl	800081c <__aeabi_f2d>
 800a74a:	4632      	mov	r2, r6
 800a74c:	463b      	mov	r3, r7
 800a74e:	f7f6 f8b9 	bl	80008c4 <__aeabi_dmul>
 800a752:	f7f6 fb67 	bl	8000e24 <__aeabi_d2iz>
 800a756:	b200      	sxth	r0, r0
 800a758:	e7b3      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = pt100temp4*10.0;
 800a75a:	4b3c      	ldr	r3, [pc, #240]	; (800a84c <Thread4.lto_priv.5+0x2bc>)
 800a75c:	6818      	ldr	r0, [r3, #0]
 800a75e:	f7f6 f85d 	bl	800081c <__aeabi_f2d>
 800a762:	4632      	mov	r2, r6
 800a764:	463b      	mov	r3, r7
 800a766:	f7f6 f8ad 	bl	80008c4 <__aeabi_dmul>
 800a76a:	f7f6 fb5b 	bl	8000e24 <__aeabi_d2iz>
 800a76e:	b200      	sxth	r0, r0
 800a770:	e7a7      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = pt100temp5*10.0;
 800a772:	4b37      	ldr	r3, [pc, #220]	; (800a850 <Thread4.lto_priv.5+0x2c0>)
 800a774:	6818      	ldr	r0, [r3, #0]
 800a776:	f7f6 f851 	bl	800081c <__aeabi_f2d>
 800a77a:	4632      	mov	r2, r6
 800a77c:	463b      	mov	r3, r7
 800a77e:	f7f6 f8a1 	bl	80008c4 <__aeabi_dmul>
 800a782:	f7f6 fb4f 	bl	8000e24 <__aeabi_d2iz>
 800a786:	b200      	sxth	r0, r0
 800a788:	e79b      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = snowoutput;
 800a78a:	4b32      	ldr	r3, [pc, #200]	; (800a854 <Thread4.lto_priv.5+0x2c4>)
 800a78c:	edd3 7a00 	vldr	s15, [r3]
 800a790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a794:	edcd 7a03 	vstr	s15, [sp, #12]
 800a798:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 800a79c:	e791      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = rainRate*100;
 800a79e:	4b2e      	ldr	r3, [pc, #184]	; (800a858 <Thread4.lto_priv.5+0x2c8>)
 800a7a0:	edd3 7a00 	vldr	s15, [r3]
 800a7a4:	ee67 7a88 	vmul.f32	s15, s15, s16
 800a7a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a7ac:	edcd 7a03 	vstr	s15, [sp, #12]
 800a7b0:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 800a7b4:	e785      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    value = lifetimeRain*100;
 800a7b6:	4b29      	ldr	r3, [pc, #164]	; (800a85c <Thread4.lto_priv.5+0x2cc>)
 800a7b8:	edd3 7a00 	vldr	s15, [r3]
 800a7bc:	ee67 7a88 	vmul.f32	s15, s15, s16
 800a7c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a7c4:	edcd 7a03 	vstr	s15, [sp, #12]
 800a7c8:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 800a7cc:	e779      	b.n	800a6c2 <Thread4.lto_priv.5+0x132>
			    lcltext[1] = 0x84;
 800a7ce:	2384      	movs	r3, #132	; 0x84
 800a7d0:	f88d 3019 	strb.w	r3, [sp, #25]
			    lcltext[2] = 0x02;
 800a7d4:	2302      	movs	r3, #2
 800a7d6:	f88d 301a 	strb.w	r3, [sp, #26]
			    *(uint16_t*)(lcltext+3) = CRC16(lcltext,3);
 800a7da:	2103      	movs	r1, #3
 800a7dc:	a806      	add	r0, sp, #24
 800a7de:	f7ff fc97 	bl	800a110 <CRC16>
 800a7e2:	f8ad 001b 	strh.w	r0, [sp, #27]
			    lcltext[5] = 0;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	f88d 301d 	strb.w	r3, [sp, #29]
			    sdWrite(&SD2,lcltext,5);
 800a7ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7f0:	2205      	movs	r2, #5
 800a7f2:	a906      	add	r1, sp, #24
 800a7f4:	4806      	ldr	r0, [pc, #24]	; (800a810 <Thread4.lto_priv.5+0x280>)
 800a7f6:	f7fb ffe3 	bl	80067c0 <oqWriteTimeout>
 800a7fa:	e084      	b.n	800a906 <Thread4.lto_priv.5+0x376>
 800a7fc:	20004978 	.word	0x20004978
 800a800:	42c80000 	.word	0x42c80000
 800a804:	40240000 	.word	0x40240000
 800a808:	20001478 	.word	0x20001478
 800a80c:	200020b8 	.word	0x200020b8
 800a810:	200014a8 	.word	0x200014a8
 800a814:	200020e2 	.word	0x200020e2
 800a818:	08017794 	.word	0x08017794
 800a81c:	20001418 	.word	0x20001418
 800a820:	200020e3 	.word	0x200020e3
 800a824:	080177b4 	.word	0x080177b4
 800a828:	20004d7c 	.word	0x20004d7c
 800a82c:	080177d4 	.word	0x080177d4
 800a830:	080177ec 	.word	0x080177ec
 800a834:	2000496e 	.word	0x2000496e
 800a838:	20002044 	.word	0x20002044
 800a83c:	20004960 	.word	0x20004960
 800a840:	200020bc 	.word	0x200020bc
 800a844:	200020c0 	.word	0x200020c0
 800a848:	200020c4 	.word	0x200020c4
 800a84c:	200020c8 	.word	0x200020c8
 800a850:	200020cc 	.word	0x200020cc
 800a854:	20002128 	.word	0x20002128
 800a858:	200020d0 	.word	0x200020d0
 800a85c:	20002048 	.word	0x20002048
 800a860:	20001300 	.word	0x20001300
 800a864:	0803f000 	.word	0x0803f000
		    	chThdSleepMilliseconds(1);
 800a868:	4648      	mov	r0, r9
 800a86a:	f7fe f9d9 	bl	8008c20 <chThdSleep>
		while (!(oqIsEmptyI(&(&SD2)->oqueue)))
 800a86e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a870:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a872:	429a      	cmp	r2, r3
 800a874:	d1f8      	bne.n	800a868 <Thread4.lto_priv.5+0x2d8>
 800a876:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d0f5      	beq.n	800a868 <Thread4.lto_priv.5+0x2d8>
		chThdSleepMilliseconds(2);
 800a87c:	2014      	movs	r0, #20
 800a87e:	f7fe f9cf 	bl	8008c20 <chThdSleep>
		palClearPad(GPIOA,1);
 800a882:	2202      	movs	r2, #2
 800a884:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a888:	835a      	strh	r2, [r3, #26]
		palClearPad(GPIOE,0);
 800a88a:	2201      	movs	r2, #1
 800a88c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a890:	835a      	strh	r2, [r3, #26]
	    chMBFetchTimeout(&RxMbx,&rxRow,TIME_INFINITE);
 800a892:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a896:	a905      	add	r1, sp, #20
 800a898:	4640      	mov	r0, r8
 800a89a:	f7fd ff31 	bl	8008700 <chMBFetchTimeout>
	    rxPos = rxRow & 0xFF;
 800a89e:	9905      	ldr	r1, [sp, #20]
 800a8a0:	fa5f f981 	uxtb.w	r9, r1
	    rxRow = rxRow >> 8;
 800a8a4:	1209      	asrs	r1, r1, #8
 800a8a6:	9105      	str	r1, [sp, #20]
	    memcpy(lcltext,rx_text[rxRow],rxPos);
 800a8a8:	464a      	mov	r2, r9
 800a8aa:	eb05 1141 	add.w	r1, r5, r1, lsl #5
 800a8ae:	a806      	add	r0, sp, #24
 800a8b0:	f7f6 fcbe 	bl	8001230 <memcpy>
            if ((lcltext[0] == my_address) &&
 800a8b4:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800a8b8:	4b14      	ldr	r3, [pc, #80]	; (800a90c <Thread4.lto_priv.5+0x37c>)
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d1e8      	bne.n	800a892 <Thread4.lto_priv.5+0x302>
		(*(uint16_t*)(lcltext+rxPos-2) == CRC16(lcltext,rxPos-2))){
 800a8c0:	f1a9 0102 	sub.w	r1, r9, #2
 800a8c4:	b289      	uxth	r1, r1
 800a8c6:	a806      	add	r0, sp, #24
 800a8c8:	f7ff fc22 	bl	800a110 <CRC16>
 800a8cc:	ab0e      	add	r3, sp, #56	; 0x38
 800a8ce:	444b      	add	r3, r9
            if ((lcltext[0] == my_address) &&
 800a8d0:	f833 3c22 	ldrh.w	r3, [r3, #-34]
 800a8d4:	4283      	cmp	r3, r0
 800a8d6:	d1dc      	bne.n	800a892 <Thread4.lto_priv.5+0x302>
		command = lcltext[1];		
 800a8d8:	f89d 3019 	ldrb.w	r3, [sp, #25]
		palSetPad(GPIOA,1);
 800a8dc:	2102      	movs	r1, #2
 800a8de:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800a8e2:	8311      	strh	r1, [r2, #24]
		palSetPad(GPIOE,0);
 800a8e4:	2101      	movs	r1, #1
 800a8e6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a8ea:	8311      	strh	r1, [r2, #24]
		if (command == 6){
 800a8ec:	2b06      	cmp	r3, #6
 800a8ee:	f43f ae5a 	beq.w	800a5a6 <Thread4.lto_priv.5+0x16>
		else if (command == 4)
 800a8f2:	2b04      	cmp	r3, #4
 800a8f4:	f43f aec8 	beq.w	800a688 <Thread4.lto_priv.5+0xf8>
		    sdWrite(&SD2,lcltext,rxPos);
 800a8f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a8fc:	464a      	mov	r2, r9
 800a8fe:	a906      	add	r1, sp, #24
 800a900:	4803      	ldr	r0, [pc, #12]	; (800a910 <Thread4.lto_priv.5+0x380>)
 800a902:	f7fb ff5d 	bl	80067c0 <oqWriteTimeout>
		    	chThdSleepMilliseconds(1);
 800a906:	f04f 090a 	mov.w	r9, #10
 800a90a:	e7b0      	b.n	800a86e <Thread4.lto_priv.5+0x2de>
 800a90c:	200020b8 	.word	0x200020b8
 800a910:	200014a8 	.word	0x200014a8
	...

0800a920 <oled_draw_string>:
{
 800a920:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a924:	4617      	mov	r7, r2
    oled_current_row = (y*16);
 800a926:	0109      	lsls	r1, r1, #4
 800a928:	fa5f f881 	uxtb.w	r8, r1
 800a92c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800a930:	0044      	lsls	r4, r0, #1
 800a932:	3402      	adds	r4, #2
 800a934:	b2e4      	uxtb	r4, r4
 800a936:	ea4f 1bc8 	mov.w	fp, r8, lsl #7
  for (j=0;j<(strlen(text));j++)
 800a93a:	2500      	movs	r5, #0
    oled_current_column = (x*6+2);
 800a93c:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800a9ac <oled_draw_string+0x8c>
    oled_current_row = (y*16);
 800a940:	f8df 906c 	ldr.w	r9, [pc, #108]	; 800a9b0 <oled_draw_string+0x90>
 800a944:	4e17      	ldr	r6, [pc, #92]	; (800a9a4 <oled_draw_string+0x84>)
 800a946:	e011      	b.n	800a96c <oled_draw_string+0x4c>
 800a948:	f10e 0e80 	add.w	lr, lr, #128	; 0x80
 800a94c:	4603      	mov	r3, r0
   for (j=0; j<16; j++)
 800a94e:	4584      	cmp	ip, r0
 800a950:	d008      	beq.n	800a964 <oled_draw_string+0x44>
 800a952:	1d98      	adds	r0, r3, #6
{
 800a954:	4672      	mov	r2, lr
	vbuf[oled_current_row+j][oled_current_column+i] = font[a][j][i];
 800a956:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800a95a:	f802 1f01 	strb.w	r1, [r2, #1]!
    for (i=0; i<6; i++)
 800a95e:	4283      	cmp	r3, r0
 800a960:	d1f9      	bne.n	800a956 <oled_draw_string+0x36>
 800a962:	e7f1      	b.n	800a948 <oled_draw_string+0x28>
  for (j=0;j<(strlen(text));j++)
 800a964:	3501      	adds	r5, #1
 800a966:	b2ed      	uxtb	r5, r5
 800a968:	3406      	adds	r4, #6
 800a96a:	b2e4      	uxtb	r4, r4
 800a96c:	4638      	mov	r0, r7
 800a96e:	f7f6 fd87 	bl	8001480 <strlen>
 800a972:	4285      	cmp	r5, r0
 800a974:	d213      	bcs.n	800a99e <oled_draw_string+0x7e>
    oled_current_column = (x*6+2);
 800a976:	f88a 4000 	strb.w	r4, [sl]
    oled_current_row = (y*16);
 800a97a:	f889 8000 	strb.w	r8, [r9]
 800a97e:	5d7a      	ldrb	r2, [r7, r5]
 800a980:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a984:	0152      	lsls	r2, r2, #5
 800a986:	1e53      	subs	r3, r2, #1
 800a988:	4433      	add	r3, r6
 800a98a:	eb04 0e0b 	add.w	lr, r4, fp
 800a98e:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800a992:	4905      	ldr	r1, [pc, #20]	; (800a9a8 <oled_draw_string+0x88>)
 800a994:	448e      	add	lr, r1
 800a996:	325f      	adds	r2, #95	; 0x5f
 800a998:	eb06 0c02 	add.w	ip, r6, r2
 800a99c:	e7d9      	b.n	800a952 <oled_draw_string+0x32>
}
 800a99e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a2:	bf00      	nop
 800a9a4:	08017860 	.word	0x08017860
 800a9a8:	20002230 	.word	0x20002230
 800a9ac:	200020b9 	.word	0x200020b9
 800a9b0:	200020ba 	.word	0x200020ba
	...

0800a9c0 <write_oled_command>:
{
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4605      	mov	r5, r0
    palClearPad(GPIOB,DC);
 800a9c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a9c8:	4b0b      	ldr	r3, [pc, #44]	; (800a9f8 <write_oled_command+0x38>)
 800a9ca:	835a      	strh	r2, [r3, #26]
  spiStart(&SPID2,&std_spicfg3);
 800a9cc:	4c0b      	ldr	r4, [pc, #44]	; (800a9fc <write_oled_command+0x3c>)
 800a9ce:	490c      	ldr	r1, [pc, #48]	; (800aa00 <write_oled_command+0x40>)
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f7fb fc05 	bl	80061e0 <spiStart>
  spiSelect(&SPID2);
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f7fb fb6a 	bl	80060b0 <spiSelect>
  txbuf[0] = location;
 800a9dc:	4a09      	ldr	r2, [pc, #36]	; (800aa04 <write_oled_command+0x44>)
 800a9de:	7015      	strb	r5, [r2, #0]
  spiSend(&SPID2,1,&txbuf);
 800a9e0:	2101      	movs	r1, #1
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f7fb fac4 	bl	8005f70 <spiSend>
  spiUnselect(&SPID2);
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	f7fb fb31 	bl	8006050 <spiUnselect>
  spiStop(&SPID2);
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f7fb fb8e 	bl	8006110 <spiStop>
 800a9f4:	bd38      	pop	{r3, r4, r5, pc}
 800a9f6:	bf00      	nop
 800a9f8:	48000400 	.word	0x48000400
 800a9fc:	20001508 	.word	0x20001508
 800aa00:	0801a874 	.word	0x0801a874
 800aa04:	20004d80 	.word	0x20004d80
	...

0800aa10 <get_temp>:
float get_temp(device){
 800aa10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    palClearPad(GPIOC,cp);
 800aa14:	f04f 0801 	mov.w	r8, #1
 800aa18:	fa08 f000 	lsl.w	r0, r8, r0
 800aa1c:	b285      	uxth	r5, r0
 800aa1e:	4f66      	ldr	r7, [pc, #408]	; (800abb8 <get_temp+0x1a8>)
 800aa20:	837d      	strh	r5, [r7, #26]
    spiStart(&SPID3,&std_spicfg0);
 800aa22:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 800abe0 <get_temp+0x1d0>
 800aa26:	4c65      	ldr	r4, [pc, #404]	; (800abbc <get_temp+0x1ac>)
 800aa28:	4649      	mov	r1, r9
 800aa2a:	4620      	mov	r0, r4
 800aa2c:	f7fb fbd8 	bl	80061e0 <spiStart>
    spiSelect(&SPID3);
 800aa30:	4620      	mov	r0, r4
 800aa32:	f7fb fb3d 	bl	80060b0 <spiSelect>
    txbuf[0] = location;
 800aa36:	4e62      	ldr	r6, [pc, #392]	; (800abc0 <get_temp+0x1b0>)
 800aa38:	2380      	movs	r3, #128	; 0x80
 800aa3a:	7033      	strb	r3, [r6, #0]
    txbuf[1] = data;
 800aa3c:	23d0      	movs	r3, #208	; 0xd0
 800aa3e:	7073      	strb	r3, [r6, #1]
    spiSend(&SPID3,2,&txbuf);
 800aa40:	4632      	mov	r2, r6
 800aa42:	2102      	movs	r1, #2
 800aa44:	4620      	mov	r0, r4
 800aa46:	f7fb fa93 	bl	8005f70 <spiSend>
    spiUnselect(&SPID3);
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	f7fb fb00 	bl	8006050 <spiUnselect>
    spiStop(&SPID3);
 800aa50:	4620      	mov	r0, r4
 800aa52:	f7fb fb5d 	bl	8006110 <spiStop>
    palSetPad(GPIOC,cp);
 800aa56:	833d      	strh	r5, [r7, #24]
    palClearPad(GPIOC,cp);
 800aa58:	837d      	strh	r5, [r7, #26]
    spiStart(&SPID3,&std_spicfg0);
 800aa5a:	4649      	mov	r1, r9
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	f7fb fbbf 	bl	80061e0 <spiStart>
    spiSelect(&SPID3);
 800aa62:	4620      	mov	r0, r4
 800aa64:	f7fb fb24 	bl	80060b0 <spiSelect>
    txbuf[0] = location;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	7033      	strb	r3, [r6, #0]
    spiSend(&SPID3,1,&txbuf);
 800aa6c:	4632      	mov	r2, r6
 800aa6e:	4641      	mov	r1, r8
 800aa70:	4620      	mov	r0, r4
 800aa72:	f7fb fa7d 	bl	8005f70 <spiSend>
 */
void spiReceive(SPIDriver *spip, size_t n, void *rxbuf) {

  osalDbgCheck((spip != NULL) && (n > 0U) && (rxbuf != NULL));
#if SPI_SUPPORTS_CIRCULAR
  osalDbgCheck((spip->config->circular == false) || ((n & 1U) == 0U));
 800aa76:	6863      	ldr	r3, [r4, #4]
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	b113      	cbz	r3, 800aa82 <get_temp+0x72>
 800aa7c:	4851      	ldr	r0, [pc, #324]	; (800abc4 <get_temp+0x1b4>)
 800aa7e:	f7fe ff1f 	bl	80098c0 <chSysHalt>
 800aa82:	2320      	movs	r3, #32
 800aa84:	f383 8811 	msr	BASEPRI, r3
 800aa88:	f7ff fa0a 	bl	8009ea0 <_dbg_check_lock>
#endif

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 800aa8c:	4b4b      	ldr	r3, [pc, #300]	; (800abbc <get_temp+0x1ac>)
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d002      	beq.n	800aa9a <get_temp+0x8a>
 800aa94:	484b      	ldr	r0, [pc, #300]	; (800abc4 <get_temp+0x1b4>)
 800aa96:	f7fe ff13 	bl	80098c0 <chSysHalt>
  spiStartReceiveI(spip, n, rxbuf);
 800aa9a:	4848      	ldr	r0, [pc, #288]	; (800abbc <get_temp+0x1ac>)
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	7003      	strb	r3, [r0, #0]
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  osalDbgAssert(n < 65536, "unsupported DMA transfer size");

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 800aaa0:	6a02      	ldr	r2, [r0, #32]
 800aaa2:	6852      	ldr	r2, [r2, #4]
 800aaa4:	4948      	ldr	r1, [pc, #288]	; (800abc8 <get_temp+0x1b8>)
 800aaa6:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 800aaa8:	6a02      	ldr	r2, [r0, #32]
 800aaaa:	6852      	ldr	r2, [r2, #4]
 800aaac:	6053      	str	r3, [r2, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 800aaae:	6a02      	ldr	r2, [r0, #32]
 800aab0:	6851      	ldr	r1, [r2, #4]
 800aab2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800aab4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aab8:	600a      	str	r2, [r1, #0]

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
 800aaba:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800aabc:	6852      	ldr	r2, [r2, #4]
 800aabe:	4943      	ldr	r1, [pc, #268]	; (800abcc <get_temp+0x1bc>)
 800aac0:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 800aac2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800aac4:	6852      	ldr	r2, [r2, #4]
 800aac6:	6053      	str	r3, [r2, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode);
 800aac8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800aace:	601a      	str	r2, [r3, #0]

  dmaStreamEnable(spip->dmarx);
 800aad0:	6a03      	ldr	r3, [r0, #32]
 800aad2:	685a      	ldr	r2, [r3, #4]
 800aad4:	6813      	ldr	r3, [r2, #0]
 800aad6:	f043 0301 	orr.w	r3, r3, #1
 800aada:	6013      	str	r3, [r2, #0]
  dmaStreamEnable(spip->dmatx);
 800aadc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800aade:	685a      	ldr	r2, [r3, #4]
 800aae0:	6813      	ldr	r3, [r2, #0]
 800aae2:	f043 0301 	orr.w	r3, r3, #1
 800aae6:	6013      	str	r3, [r2, #0]
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 800aae8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800aaec:	3008      	adds	r0, #8
 800aaee:	f7fd fd4f 	bl	8008590 <chThdSuspendTimeoutS>
  _dbg_check_unlock();
 800aaf2:	f7ff f9a5 	bl	8009e40 <_dbg_check_unlock>
  chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 800aaf6:	4b36      	ldr	r3, [pc, #216]	; (800abd0 <get_temp+0x1c0>)
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d004      	beq.n	800ab08 <get_temp+0xf8>
 800aafe:	699b      	ldr	r3, [r3, #24]
 800ab00:	6899      	ldr	r1, [r3, #8]
 800ab02:	6893      	ldr	r3, [r2, #8]
 800ab04:	4299      	cmp	r1, r3
 800ab06:	d348      	bcc.n	800ab9a <get_temp+0x18a>
 800ab08:	2300      	movs	r3, #0
 800ab0a:	f383 8811 	msr	BASEPRI, r3
    spiUnselect(&SPID3);
 800ab0e:	4c2b      	ldr	r4, [pc, #172]	; (800abbc <get_temp+0x1ac>)
 800ab10:	4620      	mov	r0, r4
 800ab12:	f7fb fa9d 	bl	8006050 <spiUnselect>
    spiStop(&SPID3);
 800ab16:	4620      	mov	r0, r4
 800ab18:	f7fb fafa 	bl	8006110 <spiStop>
    palSetPad(GPIOC,cp);
 800ab1c:	4b26      	ldr	r3, [pc, #152]	; (800abb8 <get_temp+0x1a8>)
 800ab1e:	831d      	strh	r5, [r3, #24]
    hsb = rxbuf[1];
 800ab20:	4b29      	ldr	r3, [pc, #164]	; (800abc8 <get_temp+0x1b8>)
    result = (hsb << 8) + lsb;
 800ab22:	785a      	ldrb	r2, [r3, #1]
 800ab24:	7898      	ldrb	r0, [r3, #2]
 800ab26:	eb00 2002 	add.w	r0, r0, r2, lsl #8
    result = (result*430.0) / 32768.0;	  
 800ab2a:	ee07 0a90 	vmov	s15, r0
 800ab2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab32:	ee17 0a90 	vmov	r0, s15
 800ab36:	f7f5 fe71 	bl	800081c <__aeabi_f2d>
 800ab3a:	a319      	add	r3, pc, #100	; (adr r3, 800aba0 <get_temp+0x190>)
 800ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab40:	f7f5 fec0 	bl	80008c4 <__aeabi_dmul>
 800ab44:	2200      	movs	r2, #0
 800ab46:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800ab4a:	f7f5 febb 	bl	80008c4 <__aeabi_dmul>
 800ab4e:	f7f6 f991 	bl	8000e74 <__aeabi_d2f>
    pt100temp = z2 + (z3 * result);
 800ab52:	eddf 7a20 	vldr	s15, [pc, #128]	; 800abd4 <get_temp+0x1c4>
 800ab56:	ee07 0a10 	vmov	s14, r0
 800ab5a:	ee67 7a27 	vmul.f32	s15, s14, s15
    pt100temp = (sqrt(pt100temp) + z1) / z4;
 800ab5e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800abd8 <get_temp+0x1c8>
 800ab62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab66:	ee17 0a90 	vmov	r0, s15
 800ab6a:	f7f5 fe57 	bl	800081c <__aeabi_f2d>
 800ab6e:	ec41 0b10 	vmov	d0, r0, r1
 800ab72:	f7f5 fbc7 	bl	8000304 <sqrt>
 800ab76:	a30c      	add	r3, pc, #48	; (adr r3, 800aba8 <get_temp+0x198>)
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	ec51 0b10 	vmov	r0, r1, d0
 800ab80:	f7f5 fcec 	bl	800055c <__aeabi_dsub>
 800ab84:	a30a      	add	r3, pc, #40	; (adr r3, 800abb0 <get_temp+0x1a0>)
 800ab86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8a:	f7f5 ffc5 	bl	8000b18 <__aeabi_ddiv>
 800ab8e:	f7f6 f971 	bl	8000e74 <__aeabi_d2f>
}
 800ab92:	ee00 0a10 	vmov	s0, r0
 800ab96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab9a:	4810      	ldr	r0, [pc, #64]	; (800abdc <get_temp+0x1cc>)
 800ab9c:	f7fe fe90 	bl	80098c0 <chSysHalt>
 800aba0:	00000000 	.word	0x00000000
 800aba4:	407ae000 	.word	0x407ae000
 800aba8:	40000000 	.word	0x40000000
 800abac:	3f700226 	.word	0x3f700226
 800abb0:	e0000000 	.word	0xe0000000
 800abb4:	beb360af 	.word	0xbeb360af
 800abb8:	48000800 	.word	0x48000800
 800abbc:	20001538 	.word	0x20001538
 800abc0:	20004d80 	.word	0x20004d80
 800abc4:	08017834 	.word	0x08017834
 800abc8:	20004d78 	.word	0x20004d78
 800abcc:	08017840 	.word	0x08017840
 800abd0:	200015dc 	.word	0x200015dc
 800abd4:	b2c66d70 	.word	0xb2c66d70
 800abd8:	37938317 	.word	0x37938317
 800abdc:	08017828 	.word	0x08017828
 800abe0:	0801a860 	.word	0x0801a860
