INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/LFSR/LFSR.srcs/sim_1/new/LFSR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LFSR_tb'
