--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml PPU.twx PPU.ncd -o PPU.twr PPU.pcf

Design file:              PPU.ncd
Physical constraint file: PPU.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ain<0>      |   12.064(R)|   -0.025(R)|clk_BUFGP         |   0.000|
ain<1>      |   13.400(R)|    0.298(R)|clk_BUFGP         |   0.000|
ain<2>      |   11.877(R)|    0.003(R)|clk_BUFGP         |   0.000|
ce          |    7.899(R)|   -0.094(R)|clk_BUFGP         |   0.000|
din<0>      |    6.141(R)|    0.663(R)|clk_BUFGP         |   0.000|
din<1>      |    8.356(R)|    0.952(R)|clk_BUFGP         |   0.000|
din<2>      |   10.173(R)|    0.983(R)|clk_BUFGP         |   0.000|
din<3>      |    9.914(R)|    0.931(R)|clk_BUFGP         |   0.000|
din<4>      |    7.050(R)|    1.258(R)|clk_BUFGP         |   0.000|
din<5>      |    5.909(R)|    0.988(R)|clk_BUFGP         |   0.000|
din<6>      |    5.756(R)|    1.386(R)|clk_BUFGP         |   0.000|
din<7>      |    5.439(R)|    0.973(R)|clk_BUFGP         |   0.000|
read        |    8.068(R)|    0.415(R)|clk_BUFGP         |   0.000|
reset       |    4.100(R)|    0.692(R)|clk_BUFGP         |   0.000|
vram_din<0> |    4.783(R)|    0.863(R)|clk_BUFGP         |   0.000|
vram_din<1> |    3.681(R)|    0.243(R)|clk_BUFGP         |   0.000|
vram_din<2> |    6.776(R)|    0.604(R)|clk_BUFGP         |   0.000|
vram_din<3> |    5.835(R)|    0.435(R)|clk_BUFGP         |   0.000|
vram_din<4> |    4.118(R)|    1.145(R)|clk_BUFGP         |   0.000|
vram_din<5> |    4.330(R)|    0.510(R)|clk_BUFGP         |   0.000|
vram_din<6> |    3.980(R)|    0.701(R)|clk_BUFGP         |   0.000|
vram_din<7> |    4.385(R)|    0.531(R)|clk_BUFGP         |   0.000|
write       |   12.073(R)|   -0.170(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+------------+------------------+--------+
                    | clk (edge) |                  | Clock  |
Destination         |   to PAD   |Internal Clock(s) | Phase  |
--------------------+------------+------------------+--------+
color<0>            |   23.203(R)|clk_BUFGP         |   0.000|
color<1>            |   22.260(R)|clk_BUFGP         |   0.000|
color<2>            |   22.481(R)|clk_BUFGP         |   0.000|
color<3>            |   23.046(R)|clk_BUFGP         |   0.000|
color<4>            |   21.056(R)|clk_BUFGP         |   0.000|
color<5>            |   21.530(R)|clk_BUFGP         |   0.000|
cycle<0>            |   10.185(R)|clk_BUFGP         |   0.000|
cycle<1>            |    8.893(R)|clk_BUFGP         |   0.000|
cycle<2>            |   10.198(R)|clk_BUFGP         |   0.000|
cycle<3>            |    8.805(R)|clk_BUFGP         |   0.000|
cycle<4>            |    8.323(R)|clk_BUFGP         |   0.000|
cycle<5>            |    9.023(R)|clk_BUFGP         |   0.000|
cycle<6>            |    9.349(R)|clk_BUFGP         |   0.000|
cycle<7>            |    9.397(R)|clk_BUFGP         |   0.000|
cycle<8>            |    9.264(R)|clk_BUFGP         |   0.000|
dout<0>             |   23.438(R)|clk_BUFGP         |   0.000|
dout<1>             |   23.997(R)|clk_BUFGP         |   0.000|
dout<2>             |   23.727(R)|clk_BUFGP         |   0.000|
dout<3>             |   23.932(R)|clk_BUFGP         |   0.000|
dout<4>             |   23.198(R)|clk_BUFGP         |   0.000|
dout<5>             |   23.940(R)|clk_BUFGP         |   0.000|
dout<6>             |   17.260(R)|clk_BUFGP         |   0.000|
dout<7>             |   16.643(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<0> |   11.809(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<1> |    6.161(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<2> |    8.726(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<3> |    8.962(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<4> |    9.155(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<5> |    7.996(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<6> |    8.323(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<7> |    9.316(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<8> |    8.577(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<9> |    9.112(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<10>|    9.016(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<11>|    8.224(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<12>|    9.005(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<13>|    8.295(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<14>|    8.633(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<15>|    8.975(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<16>|    9.342(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<17>|    9.403(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<18>|    8.739(R)|clk_BUFGP         |   0.000|
mapper_ppu_flags<19>|    9.463(R)|clk_BUFGP         |   0.000|
nmi                 |   11.278(R)|clk_BUFGP         |   0.000|
scanline<0>         |    8.012(R)|clk_BUFGP         |   0.000|
scanline<1>         |    9.568(R)|clk_BUFGP         |   0.000|
scanline<2>         |    8.564(R)|clk_BUFGP         |   0.000|
scanline<3>         |    8.628(R)|clk_BUFGP         |   0.000|
scanline<4>         |    8.975(R)|clk_BUFGP         |   0.000|
scanline<5>         |    8.784(R)|clk_BUFGP         |   0.000|
scanline<6>         |    9.154(R)|clk_BUFGP         |   0.000|
scanline<7>         |    8.478(R)|clk_BUFGP         |   0.000|
scanline<8>         |    8.904(R)|clk_BUFGP         |   0.000|
vram_a<0>           |   14.887(R)|clk_BUFGP         |   0.000|
vram_a<1>           |   15.001(R)|clk_BUFGP         |   0.000|
vram_a<2>           |   15.578(R)|clk_BUFGP         |   0.000|
vram_a<3>           |   14.714(R)|clk_BUFGP         |   0.000|
vram_a<4>           |   17.048(R)|clk_BUFGP         |   0.000|
vram_a<5>           |   17.168(R)|clk_BUFGP         |   0.000|
vram_a<6>           |   15.392(R)|clk_BUFGP         |   0.000|
vram_a<7>           |   16.740(R)|clk_BUFGP         |   0.000|
vram_a<8>           |   17.806(R)|clk_BUFGP         |   0.000|
vram_a<9>           |   18.410(R)|clk_BUFGP         |   0.000|
vram_a<10>          |   13.892(R)|clk_BUFGP         |   0.000|
vram_a<11>          |   12.910(R)|clk_BUFGP         |   0.000|
vram_a<12>          |   12.913(R)|clk_BUFGP         |   0.000|
vram_a<13>          |   12.783(R)|clk_BUFGP         |   0.000|
vram_r              |   14.861(R)|clk_BUFGP         |   0.000|
vram_w              |   13.306(R)|clk_BUFGP         |   0.000|
--------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.623|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ain<0>         |dout<0>        |   10.515|
ain<0>         |dout<1>        |   10.779|
ain<0>         |dout<2>        |   11.119|
ain<0>         |dout<3>        |   10.635|
ain<0>         |dout<4>        |   10.848|
ain<0>         |dout<5>        |    8.678|
ain<0>         |dout<6>        |    9.402|
ain<0>         |dout<7>        |    9.123|
ain<0>         |vram_r         |    9.387|
ain<0>         |vram_w         |    9.832|
ain<1>         |dout<0>        |   11.027|
ain<1>         |dout<1>        |   11.291|
ain<1>         |dout<2>        |   11.269|
ain<1>         |dout<3>        |   11.147|
ain<1>         |dout<4>        |   11.360|
ain<1>         |dout<5>        |    7.840|
ain<1>         |dout<6>        |    9.946|
ain<1>         |dout<7>        |    9.395|
ain<1>         |vram_r         |   10.202|
ain<1>         |vram_w         |   10.279|
ain<2>         |dout<0>        |   10.930|
ain<2>         |dout<1>        |   11.194|
ain<2>         |dout<2>        |   11.540|
ain<2>         |dout<3>        |   11.050|
ain<2>         |dout<4>        |   11.263|
ain<2>         |dout<5>        |    8.967|
ain<2>         |dout<6>        |    9.460|
ain<2>         |dout<7>        |    9.181|
ain<2>         |vram_r         |   10.493|
ain<2>         |vram_w         |   10.209|
din<0>         |vram_dout<0>   |    8.522|
din<1>         |vram_dout<1>   |    8.349|
din<2>         |vram_dout<2>   |    8.694|
din<3>         |vram_dout<3>   |    8.462|
din<4>         |vram_dout<4>   |    7.497|
din<5>         |vram_dout<5>   |    8.048|
din<6>         |vram_dout<6>   |    7.346|
din<7>         |vram_dout<7>   |    7.299|
read           |vram_r         |    9.489|
write          |vram_w         |    9.312|
---------------+---------------+---------+


Analysis completed Tue Nov 10 18:28:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



