<div id="pf225" class="pf w0 h0" data-page-no="225"><div class="pc pc225 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg225.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the TPM structure. The central component of the TPM is the</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">16-bit counter with programmable final value and its counting can be up or up-down.</div><div class="c x91 y304e w56 h14b"><div class="t m0 xf9 h25 y304f ff2 fse fc0 sc0 ls0 ws0">no clock selected</div><div class="t m0 xba h25 y3050 ff2 fse fc0 sc0 ls0 ws0">(counter disable)</div><div class="t m0 x0 h25 y3051 ff2 fse fc0 sc0 ls0 ws0">module clock</div><div class="t m0 x0 h25 y3052 ff2 fse fc0 sc0 ls0 ws0">external clock</div><div class="t m0 xf0 h25 y3053 ff2 fse fc0 sc0 ls0">CMOD</div><div class="t m0 x7b h25 y3054 ff2 fse fc0 sc0 ls0">synchronizer</div><div class="t m0 xd3 h25 y3055 ff2 fse fc0 sc0 ls0">CPWMS</div><div class="t m0 x111 h25 y3056 ff2 fse fc0 sc0 ls0">PS</div><div class="t m0 xea h25 y3057 ff2 fse fc0 sc0 ls0">TOIE</div><div class="t m0 xea h25 y3058 ff2 fse fc0 sc0 ls0">TOF</div><div class="t m0 x42 h25 y3059 ff2 fse fc0 sc0 ls0">MOD</div><div class="t m47 xe2 h14c y305a ff2 fs9d fc0 sc0 ls0 ws0">Module counter</div><div class="t m48 x82 h14d y305b ff2 fs9e fc0 sc0 ls0 ws0">timer overflow</div><div class="t m48 x80 h14d y305c ff2 fs9e fc0 sc0 ls0">interrupt</div><div class="t m49 x24 h14e y305d ff2 fs9f fc0 sc0 ls0 ws0">Channel 0</div><div class="t m49 xc3 h14e y305e ff2 fs9f fc0 sc0 ls0">MS0B:MS0A</div><div class="t m49 x154 h14e y305f ff2 fs9f fc0 sc0 ls0">ELS0B:ELS0A</div><div class="t m49 x3a h14e y3060 ff2 fs9f fc0 sc0 ls0 ws0">input capture</div><div class="t m49 x8b h14e y3061 ff2 fs9f fc0 sc0 ls0 ws0">mode logic</div><div class="t m49 x157 h14e y3062 ff2 fs9f fc0 sc0 ls0 ws0">channel 0</div><div class="t m49 xcc h14e y3063 ff2 fs9f fc0 sc0 ls0 ws3dc">input <span class="v5">C0V</span></div><div class="t m49 x25 h14e y3064 ff2 fs9f fc0 sc0 ls0">CH0IE</div><div class="t m49 x1b h14e y3065 ff2 fs9f fc0 sc0 ls0">CH0F</div><div class="t m4a x144 h14f y3066 ff2 fsa0 fc0 sc0 ls0 ws0">channel 0</div><div class="t m4a x87 h14f y3067 ff2 fsa0 fc0 sc0 ls0">interrupt</div><div class="t m4b x72 h150 y3068 ff2 fsa1 fc0 sc0 ls0 ws0">channel 0</div><div class="t m4b xef h150 y3069 ff2 fsa1 fc0 sc0 ls0 ws0">output signal</div><div class="t m4a xb h14f y306a ff2 fsa0 fc0 sc0 ls0 ws0">output modes logic</div><div class="t m0 xa5 h25 y306b ff2 fse fc0 sc0 ls0">prescaler</div><div class="t m49 xc2 h14e y306c ff2 fs9f fc0 sc0 ls0 ws0">Channel  N</div><div class="t m49 xc3 h14e y306d ff2 fs9f fc0 sc0 ls0">MSNB:MSNA</div><div class="t m49 xa7 h14e y306e ff2 fs9f fc0 sc0 ls0">ELSNB:ELSNA</div><div class="t m49 x3a h14e y306f ff2 fs9f fc0 sc0 ls0 ws0">input capture</div><div class="t m49 x8b h14e y3070 ff2 fs9f fc0 sc0 ls0 ws0">mode logic</div><div class="t m49 x157 h14e y3071 ff2 fs9f fc0 sc0 ls0 ws0">channel N</div><div class="t m49 xcc h14e y3072 ff2 fs9f fc0 sc0 ls0 ws3dd">input <span class="v5">CNV</span></div><div class="t m49 x25 h14e y3073 ff2 fs9f fc0 sc0 ls0">CHNIE</div><div class="t m49 x25 h14e y3074 ff2 fs9f fc0 sc0 ls0">CHNF</div><div class="t m4a x167 h14f y3075 ff2 fsa0 fc0 sc0 ls0 ws0">channel N</div><div class="t m4a x87 h14f y3076 ff2 fsa0 fc0 sc0 ls0">interrupt</div><div class="t m4b x79 h150 y3077 ff2 fsa1 fc0 sc0 ls0 ws0">channel N</div><div class="t m4b xef h150 y3078 ff2 fsa1 fc0 sc0 ls0 ws0">output signal</div><div class="t m4a xb h14f y3079 ff2 fsa0 fc0 sc0 ls0 ws0">output modes logic</div><div class="t m0 x145 h151 y307a ff2 fsa2 fc0 sc0 ls0 ws0">(generation of channel N outputs signals in </div><div class="t m0 xa2 h151 y307b ff2 fsa2 fc0 sc0 ls0 ws0">output compare, EPWM and CPWM modes)</div><div class="t m0 xb0 h151 y307c ff2 fsa2 fc0 sc0 ls0 ws0">(generation of channel 0 outputs signals in </div><div class="t m0 xc h151 y307d ff2 fsa2 fc0 sc0 ls0 ws0">output compare, EPWM and CPWM modes)</div><div class="t m0 x132 h151 y307e ff2 fsa2 fc0 sc0 ls0 ws0">(1, 2, 4, 8, 16, 32, 64 or 128)</div><div class="t m0 x167 h152 y307f ff2 fsa3 fc0 sc0 ls0">3</div></div><div class="t m0 xd8 h9 y3080 ff1 fs2 fc0 sc0 ls0 ws0">Figure 31-1. TPM block diagram</div><div class="t m0 x9 hd y3081 ff1 fs7 fc0 sc0 ls0 ws0">31.2<span class="_ _b"> </span>TPM Signal Descriptions</div><div class="t m0 x9 hf y3082 ff3 fs5 fc1 sc0 ls0 ws0">Table 31-1<span class="fc0"> shows the user-accessible signals for the TPM.</span></div><div class="t m0 x4a h9 y3083 ff1 fs2 fc0 sc0 ls0 ws0">Table 31-1.<span class="_ _1a"> </span>TPM signal descriptions</div><div class="t m0 x2 h10 y3084 ff1 fs4 fc0 sc0 ls0 ws2a8">Signal Description<span class="_ _19e"> </span>I/O</div><div class="t m0 x60 h7 y3085 ff2 fs4 fc0 sc0 ls0 ws0">TPM_EXTCLK<span class="_ _4d"> </span>External clock. TPM external clock can be selected to increment the TPM</div><div class="t m0 x3c h7 y3086 ff2 fs4 fc0 sc0 ls0 ws0">counter on every rising edge synchronized to the counter clock.</div><div class="t m0 x165 h7 y3085 ff2 fs4 fc0 sc0 ls0">I</div><div class="t m0 x1 h7 y3087 ff2 fs4 fc0 sc0 ls0 ws0">TPM_CHn<span class="_ _9d"> </span>TPM channel (n = 5 to 0)<span class="_ _220"> </span>I/O</div><div class="t m0 x7d h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 31 Timer/PWM Module (TPM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>549</div><a class="l" href="#pf225" data-dest-detail='[549,"XYZ",null,200.126,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:209.526000px;width:61.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
