[.]
description: FMC 100MSPS 14bits 4-channel ADC module
entity: fmc_adc100m
type: io
interfaces: fmc_i fmc_io
constraints: const/fmc_adc100m.xdc const/fmc_adc100m_impl.xdc
ip: fmc_adc100m_ch_fifo ila_32x8K


########
# Data #
########
[VAL1]
type: read
description: Channel 1 current ADC raw value (SerDes). The format is 16-bit offset binary or two's complement.

[VAL2]
type: read
description: Channel 2 current ADC raw value (SerDes). The format is 16-bit offset binary or two's complement.

[VAL3]
type: read
description: Channel 3 current ADC raw value (SerDes). The format is 16-bit offset binary or two's complement.

[VAL4]
type: read
description: Channel 4 current ADC raw value (SerDes). The format is 16-bit offset binary or two's complement.


[IN_DATA_CH1]
type: pos_out
description: Channel 1 FIFO data output.

[IN_DATA_CH2]
type: pos_out
description: Channel 2 FIFO data output.

[IN_DATA_CH3]
type: pos_out
description: Channel 3 FIFO data output.

[IN_DATA_CH4]
type: pos_out
description: Channel 4 FIFO data output.


###############################
# Analog Front-End parameters #
###############################
[SSR1]
type: param uint
description: Solid state relays control for channel 1. Controls input voltage range, termination and DC offset error calibration.

[SSR2]
type: param uint
description: Solid state relays control for channel 2. Controls input voltage range, termination and DC offset error calibration.

[SSR3]
type: param uint
description: Solid state relays control for channel 3. Controls input voltage range, termination and DC offset error calibration.

[SSR4]
type: param uint
description: Solid state relays control for channel 4. Controls input voltage range, termination and DC offset error calibration.


##########################
# Programmable Osc Si570 #
##########################
[OSC_ENABLE]
type: param enum
description: Si570 programmable oscillator output enable (active high)
0: ZERO
1: ONE


###########################
# ADC registers (LTC2174) #
###########################
[ADC_RESET]
type: write action
description: ADC oftware reset. All mode control registers are reset to 00h

[ADC_TWOSCOMP]
type: param enum
description: ADC data format, Offset Binary or Two's Complement
0: OFFSET_BINARY
1: TWOS_COMPLEMENT

[ADC_MODE]
type: param
description: ADC write output mode (register A2)

[ADC_TEST_MSB]
type: param
description: ADC write test pattern MSB (register A3)

[ADC_TEST_LSB]
type: param
description: ADC write test pattern LSB (register A4)

[ADC_SPI_READ]
type: param uint
description: ADC SPI read register address (1 to 4)

[ADC_SPI_READ_VALUE]
type: read uint
description: ADC SPI read data value (8 bits)
max_value: 255


##############################
# DAC registers MAX5442 (x4) #
##############################
[DAC_1_OFFSET]
type: param
description: DAC offset value for channel 1

[DAC_2_OFFSET]
type: param
description: DAC offset value for channel 2

[DAC_3_OFFSET]
type: param
description: DAC offset value for channel 3

[DAC_4_OFFSET]
type: param
description: DAC offset value for channel 4

[DAC_OFFSET_CLR_N]
type: param enum
description: asynchronously clear DAC outputs to code 32768 (active low)
0: ZERO
1: ONE


##################
# SERDES Control #
##################
[SERDES_RESET]
type: param
description: SerDes reset

[REFCLK_LOCKED]
type: read
description: Indicate that 200 MHz REFCLK PLL for IDELAYCTRL is locked

[IDELAY_LOCKED]
type: read
description: Indicate that indicate that IDELAYE2 modules are calibrated

[SERDES_SYNCED]
type: read
description: SerDes synchronization status


##############################
# Pattern Generator register #
##############################
[PATGEN_ENABLE]
type: param enum
description: Pattern Generator enable
0: ZERO
1: ONE

[PATGEN_RESET]
type: param enum
description: Pattern Generator reset
0: ZERO
1: ONE

[PATGEN_PERIOD]
type: param
description: Pattern generator period (in number of adc_clk clock periods)


########################
# FIFO input selection #
########################
[FIFO_INPUT_SEL]
type: param uint
description: FIFO input selection : Serdes (0) offset gain (1) pattern generator (2)


######################################
# Gain Offset Saturation parameters  #
######################################
[GAIN1]
type: param
description: Gain calibration for Channel 1. The format is 16-bit unsigned fixed-point (UFix_16_15).

[GAIN2]
type: param
description: Gain calibration for Channel 2. The format is 16-bit unsigned fixed-point (UFix_16_15).

[GAIN3]
type: param
description: Gain calibration for Channel 3. The format is 16-bit unsigned fixed-point (UFix_16_15).

[GAIN4]
type: param
description: Gain calibration for Channel 4. The format is 16-bit unsigned fixed-point (UFix_16_15).

[OFFSET1]
type: param
description: Offset calibration for Channel 1. The format is 16-bit signed (binary two's complement).

[OFFSET2]
type: param
description: Offset calibration for Channel 2. The format is 16-bit signed (binary two's complement).

[OFFSET3]
type: param
description: Offset calibration for Channel 3. The format is 16-bit signed (binary two's complement).

[OFFSET4]
type: param
description: Offset calibration for Channel 4. The format is 16-bit signed (binary two's complement).

[SAT1]
type: param
description: Saturation value for Channel 1. The format is 15-bit unsigned.

[SAT2]
type: param
description:  Saturation value for Channel 2. The format is 15-bit unsigned.

[SAT3]
type: param
description:  Saturation value for Channel 3. The format is 15-bit unsigned.

[SAT4]
type: param
description:  Saturation value for Channel 4. The format is 15-bit unsigned.



##############
# Soft Reset #
##############
[SOFT_RESET]
type: write action
description: System reset



####################
# External Trigger #
####################
[EXT_TRIG]
type: bit_out
description: External Trigger input value


