

================================================================
== Vivado HLS Report for 'mod3'
================================================================
* Date:           Tue Aug 25 19:04:14 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.199|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     113|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     113|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |fold1_cast_fu_100_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_cast_fu_140_p2         |     +    |      0|  0|  10|           2|           2|
    |r_1_fu_110_p2                |     +    |      0|  0|  13|           4|           4|
    |r_2_fu_150_p2                |     +    |      0|  0|  12|           3|           3|
    |r_fu_66_p2                   |     +    |      0|  0|  15|           5|           5|
    |t_fu_156_p2                  |     +    |      0|  0|  12|           3|           3|
    |tmp_24_fu_60_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp_79_fu_202_p2             |    and   |      0|  0|   3|           3|           3|
    |tmp_s_fu_178_p2              |    and   |      0|  0|   3|           3|           3|
    |c_cast_fu_170_p3             |  select  |      0|  0|   2|           1|           2|
    |tmp_169_cast_cast_fu_194_p3  |  select  |      0|  0|   2|           1|           2|
    |ap_return                    |    xor   |      0|  0|  16|          16|          16|
    |not_tmp_9_fu_188_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 113|          48|          51|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     mod3     | return value |
|ap_return  | out |   16| ap_ctrl_hs |     mod3     | return value |
|a          |  in |    8|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.19>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [poly.c:5]   --->   Operation 2 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_read, i32 4, i32 7)" [poly.c:11]   --->   Operation 3 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i4 %tmp_23 to i5" [poly.c:11]   --->   Operation 4 'zext' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %a_read to i4" [poly.c:11]   --->   Operation 5 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i4 %tmp to i5" [poly.c:11]   --->   Operation 6 'zext' 'tmp_163_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.49ns)   --->   "%tmp_24 = add i4 %tmp_23, %tmp" [poly.c:11]   --->   Operation 7 'add' 'tmp_24' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_163_cast, %tmp_162_cast" [poly.c:11]   --->   Operation 8 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12]   --->   Operation 9 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_164_cast = zext i3 %tmp_25 to i4" [poly.c:12]   --->   Operation 10 'zext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i8 %a_read to i2" [poly.c:5]   --->   Operation 11 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_read, i32 4, i32 5)" [poly.c:5]   --->   Operation 12 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%fold1_cast = add i2 %tmp_38, %tmp_82" [poly.c:12]   --->   Operation 13 'add' 'fold1_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_165_cast = zext i2 %fold1_cast to i4" [poly.c:12]   --->   Operation 14 'zext' 'tmp_165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_165_cast, %tmp_164_cast" [poly.c:12]   --->   Operation 15 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13]   --->   Operation 16 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i2 %tmp_26 to i3" [poly.c:13]   --->   Operation 17 'zext' 'tmp_166_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_24, i32 2, i32 3)" [poly.c:13]   --->   Operation 18 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%fold2_cast = add i2 %fold1_cast, %tmp_39" [poly.c:13]   --->   Operation 19 'add' 'fold2_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_167_cast = zext i2 %fold2_cast to i3" [poly.c:13]   --->   Operation 20 'zext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_167_cast, %tmp_166_cast" [poly.c:13]   --->   Operation 21 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15]   --->   Operation 22 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16]   --->   Operation 23 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%c_cast = select i1 %tmp_83, i3 -1, i3 0" [poly.c:16]   --->   Operation 24 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_s = and i3 %r_2, %c_cast" [poly.c:18]   --->   Operation 25 'and' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_168_cast = zext i3 %tmp_s to i16" [poly.c:18]   --->   Operation 26 'zext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%not_tmp_9 = xor i1 %tmp_83, true" [poly.c:16]   --->   Operation 27 'xor' 'not_tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_169_cast_cast = select i1 %not_tmp_9, i3 -1, i3 0" [poly.c:18]   --->   Operation 28 'select' 'tmp_169_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_79 = and i3 %t, %tmp_169_cast_cast" [poly.c:18]   --->   Operation 29 'and' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_170_cast = sext i3 %tmp_79 to i16" [poly.c:18]   --->   Operation 30 'sext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_80 = xor i16 %tmp_168_cast, %tmp_170_cast" [poly.c:18]   --->   Operation 31 'xor' 'tmp_80' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "ret i16 %tmp_80" [poly.c:18]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read      ) [ 00]
tmp_23            (partselect) [ 00]
tmp_162_cast      (zext      ) [ 00]
tmp               (trunc     ) [ 00]
tmp_163_cast      (zext      ) [ 00]
tmp_24            (add       ) [ 00]
r                 (add       ) [ 00]
tmp_25            (partselect) [ 00]
tmp_164_cast      (zext      ) [ 00]
tmp_82            (trunc     ) [ 00]
tmp_38            (partselect) [ 00]
fold1_cast        (add       ) [ 00]
tmp_165_cast      (zext      ) [ 00]
r_1               (add       ) [ 00]
tmp_26            (partselect) [ 00]
tmp_166_cast      (zext      ) [ 00]
tmp_39            (partselect) [ 00]
fold2_cast        (add       ) [ 00]
tmp_167_cast      (zext      ) [ 00]
r_2               (add       ) [ 00]
t                 (add       ) [ 00]
tmp_83            (bitselect ) [ 00]
c_cast            (select    ) [ 00]
tmp_s             (and       ) [ 00]
tmp_168_cast      (zext      ) [ 00]
not_tmp_9         (xor       ) [ 00]
tmp_169_cast_cast (select    ) [ 00]
tmp_79            (and       ) [ 00]
tmp_170_cast      (sext      ) [ 00]
tmp_80            (xor       ) [ 00]
StgValue_32       (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="a_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_23_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="0" index="3" bw="4" slack="0"/>
<pin id="43" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_162_cast_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_162_cast/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_163_cast_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_cast/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_24_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_25_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_164_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_164_cast/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_82_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_38_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="fold1_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_165_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_26_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="3" slack="0"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_166_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_39_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="3" slack="0"/>
<pin id="135" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="fold2_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_167_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="t_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_83_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_168_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_168_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="not_tmp_9_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_9/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_169_cast_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_169_cast_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_79_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_170_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_170_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_80_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="32" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="51"><net_src comp="38" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="38" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="52" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="56" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="48" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="86" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="82" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="60" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="100" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="130" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="126" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="150" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="170" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="162" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="156" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="194" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="184" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod3 : a | {1 }
  - Chain level:
	State 1
		tmp_162_cast : 1
		tmp_163_cast : 1
		tmp_24 : 1
		r : 2
		tmp_25 : 3
		tmp_164_cast : 4
		fold1_cast : 1
		tmp_165_cast : 2
		r_1 : 5
		tmp_26 : 6
		tmp_166_cast : 7
		tmp_39 : 2
		fold2_cast : 3
		tmp_167_cast : 4
		r_2 : 8
		t : 9
		tmp_83 : 10
		c_cast : 11
		tmp_s : 12
		tmp_168_cast : 12
		not_tmp_9 : 11
		tmp_169_cast_cast : 11
		tmp_79 : 12
		tmp_170_cast : 12
		tmp_80 : 13
		StgValue_32 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_24_fu_60       |    0    |    13   |
|          |          r_fu_66         |    0    |    13   |
|          |     fold1_cast_fu_100    |    0    |    10   |
|    add   |        r_1_fu_110        |    0    |    12   |
|          |     fold2_cast_fu_140    |    0    |    10   |
|          |        r_2_fu_150        |    0    |    10   |
|          |         t_fu_156         |    0    |    12   |
|----------|--------------------------|---------|---------|
|    xor   |     not_tmp_9_fu_188     |    0    |    2    |
|          |       tmp_80_fu_212      |    0    |    16   |
|----------|--------------------------|---------|---------|
|  select  |       c_cast_fu_170      |    0    |    3    |
|          | tmp_169_cast_cast_fu_194 |    0    |    3    |
|----------|--------------------------|---------|---------|
|    and   |       tmp_s_fu_178       |    0    |    3    |
|          |       tmp_79_fu_202      |    0    |    3    |
|----------|--------------------------|---------|---------|
|   read   |     a_read_read_fu_32    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_23_fu_38       |    0    |    0    |
|          |       tmp_25_fu_72       |    0    |    0    |
|partselect|       tmp_38_fu_90       |    0    |    0    |
|          |       tmp_26_fu_116      |    0    |    0    |
|          |       tmp_39_fu_130      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    tmp_162_cast_fu_48    |    0    |    0    |
|          |    tmp_163_cast_fu_56    |    0    |    0    |
|          |    tmp_164_cast_fu_82    |    0    |    0    |
|   zext   |    tmp_165_cast_fu_106   |    0    |    0    |
|          |    tmp_166_cast_fu_126   |    0    |    0    |
|          |    tmp_167_cast_fu_146   |    0    |    0    |
|          |    tmp_168_cast_fu_184   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |         tmp_fu_52        |    0    |    0    |
|          |       tmp_82_fu_86       |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_83_fu_162      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    tmp_170_cast_fu_208   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   110   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   110  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   110  |
+-----------+--------+--------+
