

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s'
================================================================
* Date:           Wed Jun 15 23:30:57 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      275|    14850| 1.375 us | 74.250 us |  275|  14850|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      274|    14849| 11 ~ 594 |          -|          -|    25|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    422|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1025|    657|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    517|    -|
|Register         |        -|      -|    3491|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    4516|   1596|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       4|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s  |        0|      0|  1025|  512|    0|
    |myproject_axi_mux_83_32_1_1_U167                                       |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|  145|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                  |                                                       |        0|      0|  1025|  657|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln245_fu_777_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln247_fu_788_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln250_fu_737_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln252_fu_748_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln411_fu_674_p2      |     +    |      0|  0|  27|          20|          11|
    |i_fu_668_p2              |     +    |      0|  0|  15|           5|           1|
    |ir_fu_720_p2             |     +    |      0|  0|  14|          10|           1|
    |and_ln215_7_fu_656_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln215_8_fu_662_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_650_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_224         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_233         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln206_fu_817_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln215_10_fu_604_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln215_11_fu_624_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_12_fu_644_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln215_fu_594_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln237_fu_732_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln241_fu_772_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln404_fu_726_p2     |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln247_fu_793_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln252_fu_753_p3   |  select  |      0|  0|  32|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 422|         377|          55|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  101|         21|    1|         21|
    |ap_done                                |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_521_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_163_phi_fu_491_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_164_phi_fu_460_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_165_phi_fu_429_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_166_phi_fu_398_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_167_phi_fu_367_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_168_phi_fu_336_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_169_phi_fu_305_p16    |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_170_phi_fu_274_p16    |   15|          3|   32|         96|
    |data_V_V_blk_n                         |    9|          2|    1|          2|
    |i_0_i18_reg_147                        |    9|          2|    5|         10|
    |ir1_0_i_i_i17_reg_159                  |    9|          2|   10|         20|
    |pX_11                                  |    9|          2|   32|         64|
    |pY_11                                  |    9|          2|   32|         64|
    |phi_mul_reg_258                        |    9|          2|   20|         40|
    |real_start                             |    9|          2|    1|          2|
    |res_V_V_blk_n                          |    9|          2|    1|          2|
    |res_V_V_din                            |   44|          9|   32|        288|
    |sX_11                                  |    9|          2|   32|         64|
    |storemerge_i_reg_517                   |    9|          2|   32|         64|
    |tmp_V_14916_reg_170                    |    9|          2|   32|         64|
    |tmp_V_15014_reg_181                    |    9|          2|   32|         64|
    |tmp_V_15112_reg_192                    |    9|          2|   32|         64|
    |tmp_V_15210_reg_203                    |    9|          2|   32|         64|
    |tmp_V_1538_reg_214                     |    9|          2|   32|         64|
    |tmp_V_1546_reg_225                     |    9|          2|   32|         64|
    |tmp_V_1554_reg_236                     |    9|          2|   32|         64|
    |tmp_V_1562_reg_247                     |    9|          2|   32|         64|
    |tmp_V_163_reg_486                      |    9|          2|   32|         64|
    |tmp_V_164_reg_455                      |    9|          2|   32|         64|
    |tmp_V_165_reg_424                      |    9|          2|   32|         64|
    |tmp_V_166_reg_393                      |    9|          2|   32|         64|
    |tmp_V_167_reg_362                      |    9|          2|   32|         64|
    |tmp_V_168_reg_331                      |    9|          2|   32|         64|
    |tmp_V_169_reg_300                      |    9|          2|   32|         64|
    |tmp_V_170_reg_269                      |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  517|        110| 1000|       2499|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |and_ln215_8_reg_895    |     1|   0|     1|          0|
    |ap_CS_fsm              |    20|   0|    20|          0|
    |ap_done_reg            |     1|   0|     1|          0|
    |i_0_i18_reg_147        |     5|   0|     5|          0|
    |i_reg_899              |     5|   0|     5|          0|
    |icmp_ln215_10_reg_878  |     1|   0|     1|          0|
    |icmp_ln215_reg_868     |     1|   0|     1|          0|
    |icmp_ln237_reg_920     |     1|   0|     1|          0|
    |icmp_ln241_reg_929     |     1|   0|     1|          0|
    |ir1_0_i_i_i17_reg_159  |    10|   0|    10|          0|
    |layer_in_V_15          |  2304|   0|  2304|          0|
    |pX_11                  |    32|   0|    32|          0|
    |pX_11_load_reg_889     |    32|   0|    32|          0|
    |pY_11                  |    32|   0|    32|          0|
    |pY_11_load_reg_883     |    32|   0|    32|          0|
    |phi_mul_reg_258        |    20|   0|    20|          0|
    |sX_11                  |    32|   0|    32|          0|
    |sX_11_load_reg_863     |    32|   0|    32|          0|
    |sY_11                  |    32|   0|    32|          0|
    |sY_11_load_reg_873     |    32|   0|    32|          0|
    |select_ln247_reg_933   |    32|   0|    32|          0|
    |select_ln252_reg_924   |    32|   0|    32|          0|
    |start_once_reg         |     1|   0|     1|          0|
    |storemerge_i_reg_517   |    32|   0|    32|          0|
    |tmp_V_14916_reg_170    |    32|   0|    32|          0|
    |tmp_V_15014_reg_181    |    32|   0|    32|          0|
    |tmp_V_15112_reg_192    |    32|   0|    32|          0|
    |tmp_V_15210_reg_203    |    32|   0|    32|          0|
    |tmp_V_1538_reg_214     |    32|   0|    32|          0|
    |tmp_V_1546_reg_225     |    32|   0|    32|          0|
    |tmp_V_1554_reg_236     |    32|   0|    32|          0|
    |tmp_V_1562_reg_247     |    32|   0|    32|          0|
    |tmp_V_156_reg_828      |    32|   0|    32|          0|
    |tmp_V_157_reg_833      |    32|   0|    32|          0|
    |tmp_V_158_reg_838      |    32|   0|    32|          0|
    |tmp_V_159_reg_843      |    32|   0|    32|          0|
    |tmp_V_160_reg_848      |    32|   0|    32|          0|
    |tmp_V_161_reg_853      |    32|   0|    32|          0|
    |tmp_V_162_reg_858      |    32|   0|    32|          0|
    |tmp_V_163_reg_486      |    32|   0|    32|          0|
    |tmp_V_164_reg_455      |    32|   0|    32|          0|
    |tmp_V_165_reg_424      |    32|   0|    32|          0|
    |tmp_V_166_reg_393      |    32|   0|    32|          0|
    |tmp_V_167_reg_362      |    32|   0|    32|          0|
    |tmp_V_168_reg_331      |    32|   0|    32|          0|
    |tmp_V_169_reg_300      |    32|   0|    32|          0|
    |tmp_V_170_reg_269      |    32|   0|    32|          0|
    |tmp_V_reg_823          |    32|   0|    32|          0|
    +-----------------------+------+----+------+-----------+
    |Total                  |  3491|   0|  3491|          0|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config36> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

