/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* RX */
#define RX__0__DR CYREG_GPIO_PRT6_DR
#define RX__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RX__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RX__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RX__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define RX__0__HSIOM_MASK 0x000000F0u
#define RX__0__HSIOM_SHIFT 4u
#define RX__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RX__0__INTR CYREG_GPIO_PRT6_INTR
#define RX__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RX__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define RX__0__MASK 0x02u
#define RX__0__PC CYREG_GPIO_PRT6_PC
#define RX__0__PC2 CYREG_GPIO_PRT6_PC2
#define RX__0__PORT 6u
#define RX__0__PS CYREG_GPIO_PRT6_PS
#define RX__0__SHIFT 1u
#define RX__DR CYREG_GPIO_PRT6_DR
#define RX__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RX__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RX__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RX__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RX__INTR CYREG_GPIO_PRT6_INTR
#define RX__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RX__INTSTAT CYREG_GPIO_PRT6_INTR
#define RX__MASK 0x02u
#define RX__PC CYREG_GPIO_PRT6_PC
#define RX__PC2 CYREG_GPIO_PRT6_PC2
#define RX__PORT 6u
#define RX__PS CYREG_GPIO_PRT6_PS
#define RX__SHIFT 1u

/* TX */
#define TX__0__DR CYREG_GPIO_PRT6_DR
#define TX__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define TX__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define TX__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define TX__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define TX__0__HSIOM_MASK 0x00000F00u
#define TX__0__HSIOM_SHIFT 8u
#define TX__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define TX__0__INTR CYREG_GPIO_PRT6_INTR
#define TX__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define TX__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define TX__0__MASK 0x04u
#define TX__0__PC CYREG_GPIO_PRT6_PC
#define TX__0__PC2 CYREG_GPIO_PRT6_PC2
#define TX__0__PORT 6u
#define TX__0__PS CYREG_GPIO_PRT6_PS
#define TX__0__SHIFT 2u
#define TX__DR CYREG_GPIO_PRT6_DR
#define TX__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define TX__DR_INV CYREG_GPIO_PRT6_DR_INV
#define TX__DR_SET CYREG_GPIO_PRT6_DR_SET
#define TX__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define TX__INTR CYREG_GPIO_PRT6_INTR
#define TX__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define TX__INTSTAT CYREG_GPIO_PRT6_INTR
#define TX__MASK 0x04u
#define TX__PC CYREG_GPIO_PRT6_PC
#define TX__PC2 CYREG_GPIO_PRT6_PC2
#define TX__PORT 6u
#define TX__PS CYREG_GPIO_PRT6_PS
#define TX__SHIFT 2u

/* CAN */
#define CAN_CanIP__BUFFER_STATUS CYREG_CAN0_BUFFER_STATUS
#define CAN_CanIP__CAN_RX0_ACR CYREG_CAN0_CAN_RX0_ACR
#define CAN_CanIP__CAN_RX0_ACR_DATA CYREG_CAN0_CAN_RX0_ACR_DATA
#define CAN_CanIP__CAN_RX0_AMR CYREG_CAN0_CAN_RX0_AMR
#define CAN_CanIP__CAN_RX0_AMR_DATA CYREG_CAN0_CAN_RX0_AMR_DATA
#define CAN_CanIP__CAN_RX0_CONTROL CYREG_CAN0_CAN_RX0_CONTROL
#define CAN_CanIP__CAN_RX0_DATA_HIGH CYREG_CAN0_CAN_RX0_DATA_HIGH
#define CAN_CanIP__CAN_RX0_DATA_LOW CYREG_CAN0_CAN_RX0_DATA_LOW
#define CAN_CanIP__CAN_RX0_ID CYREG_CAN0_CAN_RX0_ID
#define CAN_CanIP__CAN_RX1_ACR CYREG_CAN0_CAN_RX1_ACR
#define CAN_CanIP__CAN_RX1_ACR_DATA CYREG_CAN0_CAN_RX1_ACR_DATA
#define CAN_CanIP__CAN_RX1_AMR CYREG_CAN0_CAN_RX1_AMR
#define CAN_CanIP__CAN_RX1_AMR_DATA CYREG_CAN0_CAN_RX1_AMR_DATA
#define CAN_CanIP__CAN_RX1_CONTROL CYREG_CAN0_CAN_RX1_CONTROL
#define CAN_CanIP__CAN_RX1_DATA_HIGH CYREG_CAN0_CAN_RX1_DATA_HIGH
#define CAN_CanIP__CAN_RX1_DATA_LOW CYREG_CAN0_CAN_RX1_DATA_LOW
#define CAN_CanIP__CAN_RX1_ID CYREG_CAN0_CAN_RX1_ID
#define CAN_CanIP__CAN_RX10_ACR CYREG_CAN0_CAN_RX10_ACR
#define CAN_CanIP__CAN_RX10_ACR_DATA CYREG_CAN0_CAN_RX10_ACR_DATA
#define CAN_CanIP__CAN_RX10_AMR CYREG_CAN0_CAN_RX10_AMR
#define CAN_CanIP__CAN_RX10_AMR_DATA CYREG_CAN0_CAN_RX10_AMR_DATA
#define CAN_CanIP__CAN_RX10_CONTROL CYREG_CAN0_CAN_RX10_CONTROL
#define CAN_CanIP__CAN_RX10_DATA_HIGH CYREG_CAN0_CAN_RX10_DATA_HIGH
#define CAN_CanIP__CAN_RX10_DATA_LOW CYREG_CAN0_CAN_RX10_DATA_LOW
#define CAN_CanIP__CAN_RX10_ID CYREG_CAN0_CAN_RX10_ID
#define CAN_CanIP__CAN_RX11_ACR CYREG_CAN0_CAN_RX11_ACR
#define CAN_CanIP__CAN_RX11_ACR_DATA CYREG_CAN0_CAN_RX11_ACR_DATA
#define CAN_CanIP__CAN_RX11_AMR CYREG_CAN0_CAN_RX11_AMR
#define CAN_CanIP__CAN_RX11_AMR_DATA CYREG_CAN0_CAN_RX11_AMR_DATA
#define CAN_CanIP__CAN_RX11_CONTROL CYREG_CAN0_CAN_RX11_CONTROL
#define CAN_CanIP__CAN_RX11_DATA_HIGH CYREG_CAN0_CAN_RX11_DATA_HIGH
#define CAN_CanIP__CAN_RX11_DATA_LOW CYREG_CAN0_CAN_RX11_DATA_LOW
#define CAN_CanIP__CAN_RX11_ID CYREG_CAN0_CAN_RX11_ID
#define CAN_CanIP__CAN_RX12_ACR CYREG_CAN0_CAN_RX12_ACR
#define CAN_CanIP__CAN_RX12_ACR_DATA CYREG_CAN0_CAN_RX12_ACR_DATA
#define CAN_CanIP__CAN_RX12_AMR CYREG_CAN0_CAN_RX12_AMR
#define CAN_CanIP__CAN_RX12_AMR_DATA CYREG_CAN0_CAN_RX12_AMR_DATA
#define CAN_CanIP__CAN_RX12_CONTROL CYREG_CAN0_CAN_RX12_CONTROL
#define CAN_CanIP__CAN_RX12_DATA_HIGH CYREG_CAN0_CAN_RX12_DATA_HIGH
#define CAN_CanIP__CAN_RX12_DATA_LOW CYREG_CAN0_CAN_RX12_DATA_LOW
#define CAN_CanIP__CAN_RX12_ID CYREG_CAN0_CAN_RX12_ID
#define CAN_CanIP__CAN_RX13_ACR CYREG_CAN0_CAN_RX13_ACR
#define CAN_CanIP__CAN_RX13_ACR_DATA CYREG_CAN0_CAN_RX13_ACR_DATA
#define CAN_CanIP__CAN_RX13_AMR CYREG_CAN0_CAN_RX13_AMR
#define CAN_CanIP__CAN_RX13_AMR_DATA CYREG_CAN0_CAN_RX13_AMR_DATA
#define CAN_CanIP__CAN_RX13_CONTROL CYREG_CAN0_CAN_RX13_CONTROL
#define CAN_CanIP__CAN_RX13_DATA_HIGH CYREG_CAN0_CAN_RX13_DATA_HIGH
#define CAN_CanIP__CAN_RX13_DATA_LOW CYREG_CAN0_CAN_RX13_DATA_LOW
#define CAN_CanIP__CAN_RX13_ID CYREG_CAN0_CAN_RX13_ID
#define CAN_CanIP__CAN_RX14_ACR CYREG_CAN0_CAN_RX14_ACR
#define CAN_CanIP__CAN_RX14_ACR_DATA CYREG_CAN0_CAN_RX14_ACR_DATA
#define CAN_CanIP__CAN_RX14_AMR CYREG_CAN0_CAN_RX14_AMR
#define CAN_CanIP__CAN_RX14_AMR_DATA CYREG_CAN0_CAN_RX14_AMR_DATA
#define CAN_CanIP__CAN_RX14_CONTROL CYREG_CAN0_CAN_RX14_CONTROL
#define CAN_CanIP__CAN_RX14_DATA_HIGH CYREG_CAN0_CAN_RX14_DATA_HIGH
#define CAN_CanIP__CAN_RX14_DATA_LOW CYREG_CAN0_CAN_RX14_DATA_LOW
#define CAN_CanIP__CAN_RX14_ID CYREG_CAN0_CAN_RX14_ID
#define CAN_CanIP__CAN_RX15_ACR CYREG_CAN0_CAN_RX15_ACR
#define CAN_CanIP__CAN_RX15_ACR_DATA CYREG_CAN0_CAN_RX15_ACR_DATA
#define CAN_CanIP__CAN_RX15_AMR CYREG_CAN0_CAN_RX15_AMR
#define CAN_CanIP__CAN_RX15_AMR_DATA CYREG_CAN0_CAN_RX15_AMR_DATA
#define CAN_CanIP__CAN_RX15_CONTROL CYREG_CAN0_CAN_RX15_CONTROL
#define CAN_CanIP__CAN_RX15_DATA_HIGH CYREG_CAN0_CAN_RX15_DATA_HIGH
#define CAN_CanIP__CAN_RX15_DATA_LOW CYREG_CAN0_CAN_RX15_DATA_LOW
#define CAN_CanIP__CAN_RX15_ID CYREG_CAN0_CAN_RX15_ID
#define CAN_CanIP__CAN_RX2_ACR CYREG_CAN0_CAN_RX2_ACR
#define CAN_CanIP__CAN_RX2_ACR_DATA CYREG_CAN0_CAN_RX2_ACR_DATA
#define CAN_CanIP__CAN_RX2_AMR CYREG_CAN0_CAN_RX2_AMR
#define CAN_CanIP__CAN_RX2_AMR_DATA CYREG_CAN0_CAN_RX2_AMR_DATA
#define CAN_CanIP__CAN_RX2_CONTROL CYREG_CAN0_CAN_RX2_CONTROL
#define CAN_CanIP__CAN_RX2_DATA_HIGH CYREG_CAN0_CAN_RX2_DATA_HIGH
#define CAN_CanIP__CAN_RX2_DATA_LOW CYREG_CAN0_CAN_RX2_DATA_LOW
#define CAN_CanIP__CAN_RX2_ID CYREG_CAN0_CAN_RX2_ID
#define CAN_CanIP__CAN_RX3_ACR CYREG_CAN0_CAN_RX3_ACR
#define CAN_CanIP__CAN_RX3_ACR_DATA CYREG_CAN0_CAN_RX3_ACR_DATA
#define CAN_CanIP__CAN_RX3_AMR CYREG_CAN0_CAN_RX3_AMR
#define CAN_CanIP__CAN_RX3_AMR_DATA CYREG_CAN0_CAN_RX3_AMR_DATA
#define CAN_CanIP__CAN_RX3_CONTROL CYREG_CAN0_CAN_RX3_CONTROL
#define CAN_CanIP__CAN_RX3_DATA_HIGH CYREG_CAN0_CAN_RX3_DATA_HIGH
#define CAN_CanIP__CAN_RX3_DATA_LOW CYREG_CAN0_CAN_RX3_DATA_LOW
#define CAN_CanIP__CAN_RX3_ID CYREG_CAN0_CAN_RX3_ID
#define CAN_CanIP__CAN_RX4_ACR CYREG_CAN0_CAN_RX4_ACR
#define CAN_CanIP__CAN_RX4_ACR_DATA CYREG_CAN0_CAN_RX4_ACR_DATA
#define CAN_CanIP__CAN_RX4_AMR CYREG_CAN0_CAN_RX4_AMR
#define CAN_CanIP__CAN_RX4_AMR_DATA CYREG_CAN0_CAN_RX4_AMR_DATA
#define CAN_CanIP__CAN_RX4_CONTROL CYREG_CAN0_CAN_RX4_CONTROL
#define CAN_CanIP__CAN_RX4_DATA_HIGH CYREG_CAN0_CAN_RX4_DATA_HIGH
#define CAN_CanIP__CAN_RX4_DATA_LOW CYREG_CAN0_CAN_RX4_DATA_LOW
#define CAN_CanIP__CAN_RX4_ID CYREG_CAN0_CAN_RX4_ID
#define CAN_CanIP__CAN_RX5_ACR CYREG_CAN0_CAN_RX5_ACR
#define CAN_CanIP__CAN_RX5_ACR_DATA CYREG_CAN0_CAN_RX5_ACR_DATA
#define CAN_CanIP__CAN_RX5_AMR CYREG_CAN0_CAN_RX5_AMR
#define CAN_CanIP__CAN_RX5_AMR_DATA CYREG_CAN0_CAN_RX5_AMR_DATA
#define CAN_CanIP__CAN_RX5_CONTROL CYREG_CAN0_CAN_RX5_CONTROL
#define CAN_CanIP__CAN_RX5_DATA_HIGH CYREG_CAN0_CAN_RX5_DATA_HIGH
#define CAN_CanIP__CAN_RX5_DATA_LOW CYREG_CAN0_CAN_RX5_DATA_LOW
#define CAN_CanIP__CAN_RX5_ID CYREG_CAN0_CAN_RX5_ID
#define CAN_CanIP__CAN_RX6_ACR CYREG_CAN0_CAN_RX6_ACR
#define CAN_CanIP__CAN_RX6_ACR_DATA CYREG_CAN0_CAN_RX6_ACR_DATA
#define CAN_CanIP__CAN_RX6_AMR CYREG_CAN0_CAN_RX6_AMR
#define CAN_CanIP__CAN_RX6_AMR_DATA CYREG_CAN0_CAN_RX6_AMR_DATA
#define CAN_CanIP__CAN_RX6_CONTROL CYREG_CAN0_CAN_RX6_CONTROL
#define CAN_CanIP__CAN_RX6_DATA_HIGH CYREG_CAN0_CAN_RX6_DATA_HIGH
#define CAN_CanIP__CAN_RX6_DATA_LOW CYREG_CAN0_CAN_RX6_DATA_LOW
#define CAN_CanIP__CAN_RX6_ID CYREG_CAN0_CAN_RX6_ID
#define CAN_CanIP__CAN_RX7_ACR CYREG_CAN0_CAN_RX7_ACR
#define CAN_CanIP__CAN_RX7_ACR_DATA CYREG_CAN0_CAN_RX7_ACR_DATA
#define CAN_CanIP__CAN_RX7_AMR CYREG_CAN0_CAN_RX7_AMR
#define CAN_CanIP__CAN_RX7_AMR_DATA CYREG_CAN0_CAN_RX7_AMR_DATA
#define CAN_CanIP__CAN_RX7_CONTROL CYREG_CAN0_CAN_RX7_CONTROL
#define CAN_CanIP__CAN_RX7_DATA_HIGH CYREG_CAN0_CAN_RX7_DATA_HIGH
#define CAN_CanIP__CAN_RX7_DATA_LOW CYREG_CAN0_CAN_RX7_DATA_LOW
#define CAN_CanIP__CAN_RX7_ID CYREG_CAN0_CAN_RX7_ID
#define CAN_CanIP__CAN_RX8_ACR CYREG_CAN0_CAN_RX8_ACR
#define CAN_CanIP__CAN_RX8_ACR_DATA CYREG_CAN0_CAN_RX8_ACR_DATA
#define CAN_CanIP__CAN_RX8_AMR CYREG_CAN0_CAN_RX8_AMR
#define CAN_CanIP__CAN_RX8_AMR_DATA CYREG_CAN0_CAN_RX8_AMR_DATA
#define CAN_CanIP__CAN_RX8_CONTROL CYREG_CAN0_CAN_RX8_CONTROL
#define CAN_CanIP__CAN_RX8_DATA_HIGH CYREG_CAN0_CAN_RX8_DATA_HIGH
#define CAN_CanIP__CAN_RX8_DATA_LOW CYREG_CAN0_CAN_RX8_DATA_LOW
#define CAN_CanIP__CAN_RX8_ID CYREG_CAN0_CAN_RX8_ID
#define CAN_CanIP__CAN_RX9_ACR CYREG_CAN0_CAN_RX9_ACR
#define CAN_CanIP__CAN_RX9_ACR_DATA CYREG_CAN0_CAN_RX9_ACR_DATA
#define CAN_CanIP__CAN_RX9_AMR CYREG_CAN0_CAN_RX9_AMR
#define CAN_CanIP__CAN_RX9_AMR_DATA CYREG_CAN0_CAN_RX9_AMR_DATA
#define CAN_CanIP__CAN_RX9_CONTROL CYREG_CAN0_CAN_RX9_CONTROL
#define CAN_CanIP__CAN_RX9_DATA_HIGH CYREG_CAN0_CAN_RX9_DATA_HIGH
#define CAN_CanIP__CAN_RX9_DATA_LOW CYREG_CAN0_CAN_RX9_DATA_LOW
#define CAN_CanIP__CAN_RX9_ID CYREG_CAN0_CAN_RX9_ID
#define CAN_CanIP__CAN_TX0_CONTROL CYREG_CAN0_CAN_TX0_CONTROL
#define CAN_CanIP__CAN_TX0_DATA_HIGH CYREG_CAN0_CAN_TX0_DATA_HIGH
#define CAN_CanIP__CAN_TX0_DATA_LOW CYREG_CAN0_CAN_TX0_DATA_LOW
#define CAN_CanIP__CAN_TX0_ID CYREG_CAN0_CAN_TX0_ID
#define CAN_CanIP__CAN_TX1_CONTROL CYREG_CAN0_CAN_TX1_CONTROL
#define CAN_CanIP__CAN_TX1_DATA_HIGH CYREG_CAN0_CAN_TX1_DATA_HIGH
#define CAN_CanIP__CAN_TX1_DATA_LOW CYREG_CAN0_CAN_TX1_DATA_LOW
#define CAN_CanIP__CAN_TX1_ID CYREG_CAN0_CAN_TX1_ID
#define CAN_CanIP__CAN_TX2_CONTROL CYREG_CAN0_CAN_TX2_CONTROL
#define CAN_CanIP__CAN_TX2_DATA_HIGH CYREG_CAN0_CAN_TX2_DATA_HIGH
#define CAN_CanIP__CAN_TX2_DATA_LOW CYREG_CAN0_CAN_TX2_DATA_LOW
#define CAN_CanIP__CAN_TX2_ID CYREG_CAN0_CAN_TX2_ID
#define CAN_CanIP__CAN_TX3_CONTROL CYREG_CAN0_CAN_TX3_CONTROL
#define CAN_CanIP__CAN_TX3_DATA_HIGH CYREG_CAN0_CAN_TX3_DATA_HIGH
#define CAN_CanIP__CAN_TX3_DATA_LOW CYREG_CAN0_CAN_TX3_DATA_LOW
#define CAN_CanIP__CAN_TX3_ID CYREG_CAN0_CAN_TX3_ID
#define CAN_CanIP__CAN_TX4_CONTROL CYREG_CAN0_CAN_TX4_CONTROL
#define CAN_CanIP__CAN_TX4_DATA_HIGH CYREG_CAN0_CAN_TX4_DATA_HIGH
#define CAN_CanIP__CAN_TX4_DATA_LOW CYREG_CAN0_CAN_TX4_DATA_LOW
#define CAN_CanIP__CAN_TX4_ID CYREG_CAN0_CAN_TX4_ID
#define CAN_CanIP__CAN_TX5_CONTROL CYREG_CAN0_CAN_TX5_CONTROL
#define CAN_CanIP__CAN_TX5_DATA_HIGH CYREG_CAN0_CAN_TX5_DATA_HIGH
#define CAN_CanIP__CAN_TX5_DATA_LOW CYREG_CAN0_CAN_TX5_DATA_LOW
#define CAN_CanIP__CAN_TX5_ID CYREG_CAN0_CAN_TX5_ID
#define CAN_CanIP__CAN_TX6_CONTROL CYREG_CAN0_CAN_TX6_CONTROL
#define CAN_CanIP__CAN_TX6_DATA_HIGH CYREG_CAN0_CAN_TX6_DATA_HIGH
#define CAN_CanIP__CAN_TX6_DATA_LOW CYREG_CAN0_CAN_TX6_DATA_LOW
#define CAN_CanIP__CAN_TX6_ID CYREG_CAN0_CAN_TX6_ID
#define CAN_CanIP__CAN_TX7_CONTROL CYREG_CAN0_CAN_TX7_CONTROL
#define CAN_CanIP__CAN_TX7_DATA_HIGH CYREG_CAN0_CAN_TX7_DATA_HIGH
#define CAN_CanIP__CAN_TX7_DATA_LOW CYREG_CAN0_CAN_TX7_DATA_LOW
#define CAN_CanIP__CAN_TX7_ID CYREG_CAN0_CAN_TX7_ID
#define CAN_CanIP__CNTL CYREG_CAN0_CNTL
#define CAN_CanIP__COMMAND CYREG_CAN0_COMMAND
#define CAN_CanIP__CONFIG CYREG_CAN0_CONFIG
#define CAN_CanIP__ECR CYREG_CAN0_ECR
#define CAN_CanIP__ERROR_STATUS CYREG_CAN0_ERROR_STATUS
#define CAN_CanIP__INT_EBL CYREG_CAN0_INT_EBL
#define CAN_CanIP__INT_STATUS CYREG_CAN0_INT_STATUS
#define CAN_CanIP__INTR_CAN CYREG_CAN0_INTR_CAN
#define CAN_CanIP__INTR_CAN_MASK CYREG_CAN0_INTR_CAN_MASK
#define CAN_CanIP__INTR_CAN_MASKED CYREG_CAN0_INTR_CAN_MASKED
#define CAN_CanIP__INTR_CAN_SET CYREG_CAN0_INTR_CAN_SET
#define CAN_CanIP__TTCAN_CAPTURE CYREG_CAN0_TTCAN_CAPTURE
#define CAN_CanIP__TTCAN_COMPARE CYREG_CAN0_TTCAN_COMPARE
#define CAN_CanIP__TTCAN_COUNTER CYREG_CAN0_TTCAN_COUNTER
#define CAN_CanIP__TTCAN_TIMING CYREG_CAN0_TTCAN_TIMING
#define CAN_HFCLK__DIV_ID 0x00000040u
#define CAN_HFCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CAN_HFCLK__PA_DIV_ID 0x000000FFu
#define CAN_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CAN_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CAN_isr__INTC_MASK 0x8000000u
#define CAN_isr__INTC_NUMBER 27u
#define CAN_isr__INTC_PRIOR_MASK 0xC0000000u
#define CAN_isr__INTC_PRIOR_NUM 3u
#define CAN_isr__INTC_PRIOR_REG CYREG_CM0_IPR6
#define CAN_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define CAN_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock */
#define Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock__DIV_ID 0x00000041u
#define Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock__PA_DIV_ID 0x000000FFu

/* Brakes */
#define Brakes_Sync_ctrl_reg__0__MASK 0x01u
#define Brakes_Sync_ctrl_reg__0__POS 0
#define Brakes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Brakes_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Brakes_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Brakes_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define Brakes_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Brakes_Sync_ctrl_reg__MASK 0x01u
#define Brakes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Brakes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Brakes_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* Brake_SW */
#define Brake_SW__0__DR CYREG_GPIO_PRT1_DR
#define Brake_SW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Brake_SW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Brake_SW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Brake_SW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Brake_SW__0__HSIOM_MASK 0x00000F00u
#define Brake_SW__0__HSIOM_SHIFT 8u
#define Brake_SW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Brake_SW__0__INTR CYREG_GPIO_PRT1_INTR
#define Brake_SW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Brake_SW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Brake_SW__0__MASK 0x04u
#define Brake_SW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Brake_SW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Brake_SW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Brake_SW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Brake_SW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Brake_SW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Brake_SW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Brake_SW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Brake_SW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Brake_SW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Brake_SW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Brake_SW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Brake_SW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Brake_SW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Brake_SW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Brake_SW__0__PC CYREG_GPIO_PRT1_PC
#define Brake_SW__0__PC2 CYREG_GPIO_PRT1_PC2
#define Brake_SW__0__PORT 1u
#define Brake_SW__0__PS CYREG_GPIO_PRT1_PS
#define Brake_SW__0__SHIFT 2u
#define Brake_SW__DR CYREG_GPIO_PRT1_DR
#define Brake_SW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Brake_SW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Brake_SW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Brake_SW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Brake_SW__INTR CYREG_GPIO_PRT1_INTR
#define Brake_SW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Brake_SW__INTSTAT CYREG_GPIO_PRT1_INTR
#define Brake_SW__MASK 0x04u
#define Brake_SW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Brake_SW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Brake_SW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Brake_SW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Brake_SW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Brake_SW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Brake_SW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Brake_SW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Brake_SW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Brake_SW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Brake_SW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Brake_SW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Brake_SW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Brake_SW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Brake_SW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Brake_SW__PC CYREG_GPIO_PRT1_PC
#define Brake_SW__PC2 CYREG_GPIO_PRT1_PC2
#define Brake_SW__PORT 1u
#define Brake_SW__PS CYREG_GPIO_PRT1_PS
#define Brake_SW__SHIFT 2u

/* Hazard_BTN */
#define Hazard_BTN__0__DR CYREG_GPIO_PRT2_DR
#define Hazard_BTN__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Hazard_BTN__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Hazard_BTN__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Hazard_BTN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Hazard_BTN__0__HSIOM_MASK 0xF0000000u
#define Hazard_BTN__0__HSIOM_SHIFT 28u
#define Hazard_BTN__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Hazard_BTN__0__INTR CYREG_GPIO_PRT2_INTR
#define Hazard_BTN__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Hazard_BTN__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Hazard_BTN__0__MASK 0x80u
#define Hazard_BTN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hazard_BTN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hazard_BTN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hazard_BTN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hazard_BTN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hazard_BTN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hazard_BTN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hazard_BTN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hazard_BTN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hazard_BTN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hazard_BTN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hazard_BTN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hazard_BTN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hazard_BTN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hazard_BTN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hazard_BTN__0__PC CYREG_GPIO_PRT2_PC
#define Hazard_BTN__0__PC2 CYREG_GPIO_PRT2_PC2
#define Hazard_BTN__0__PORT 2u
#define Hazard_BTN__0__PS CYREG_GPIO_PRT2_PS
#define Hazard_BTN__0__SHIFT 7u
#define Hazard_BTN__DR CYREG_GPIO_PRT2_DR
#define Hazard_BTN__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Hazard_BTN__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Hazard_BTN__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Hazard_BTN__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Hazard_BTN__INTR CYREG_GPIO_PRT2_INTR
#define Hazard_BTN__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Hazard_BTN__INTSTAT CYREG_GPIO_PRT2_INTR
#define Hazard_BTN__MASK 0x80u
#define Hazard_BTN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hazard_BTN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hazard_BTN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hazard_BTN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hazard_BTN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hazard_BTN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hazard_BTN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hazard_BTN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hazard_BTN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hazard_BTN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hazard_BTN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hazard_BTN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hazard_BTN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hazard_BTN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hazard_BTN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hazard_BTN__PC CYREG_GPIO_PRT2_PC
#define Hazard_BTN__PC2 CYREG_GPIO_PRT2_PC2
#define Hazard_BTN__PORT 2u
#define Hazard_BTN__PS CYREG_GPIO_PRT2_PS
#define Hazard_BTN__SHIFT 7u

/* HeadLights */
#define HeadLights__0__DR CYREG_GPIO_PRT2_DR
#define HeadLights__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define HeadLights__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define HeadLights__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define HeadLights__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define HeadLights__0__HSIOM_MASK 0x000000F0u
#define HeadLights__0__HSIOM_SHIFT 4u
#define HeadLights__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define HeadLights__0__INTR CYREG_GPIO_PRT2_INTR
#define HeadLights__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define HeadLights__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define HeadLights__0__MASK 0x02u
#define HeadLights__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HeadLights__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HeadLights__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HeadLights__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HeadLights__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HeadLights__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HeadLights__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HeadLights__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HeadLights__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HeadLights__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HeadLights__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HeadLights__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HeadLights__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HeadLights__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HeadLights__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HeadLights__0__PC CYREG_GPIO_PRT2_PC
#define HeadLights__0__PC2 CYREG_GPIO_PRT2_PC2
#define HeadLights__0__PORT 2u
#define HeadLights__0__PS CYREG_GPIO_PRT2_PS
#define HeadLights__0__SHIFT 1u
#define HeadLights__DR CYREG_GPIO_PRT2_DR
#define HeadLights__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define HeadLights__DR_INV CYREG_GPIO_PRT2_DR_INV
#define HeadLights__DR_SET CYREG_GPIO_PRT2_DR_SET
#define HeadLights__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define HeadLights__INTR CYREG_GPIO_PRT2_INTR
#define HeadLights__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define HeadLights__INTSTAT CYREG_GPIO_PRT2_INTR
#define HeadLights__MASK 0x02u
#define HeadLights__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HeadLights__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HeadLights__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HeadLights__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HeadLights__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HeadLights__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HeadLights__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HeadLights__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HeadLights__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HeadLights__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HeadLights__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HeadLights__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HeadLights__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HeadLights__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HeadLights__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HeadLights__PC CYREG_GPIO_PRT2_PC
#define HeadLights__PC2 CYREG_GPIO_PRT2_PC2
#define HeadLights__PORT 2u
#define HeadLights__PS CYREG_GPIO_PRT2_PS
#define HeadLights__SHIFT 1u
#define HeadLights_BTN__0__DR CYREG_GPIO_PRT1_DR
#define HeadLights_BTN__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define HeadLights_BTN__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define HeadLights_BTN__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define HeadLights_BTN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define HeadLights_BTN__0__HSIOM_MASK 0xF0000000u
#define HeadLights_BTN__0__HSIOM_SHIFT 28u
#define HeadLights_BTN__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define HeadLights_BTN__0__INTR CYREG_GPIO_PRT1_INTR
#define HeadLights_BTN__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define HeadLights_BTN__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define HeadLights_BTN__0__MASK 0x80u
#define HeadLights_BTN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define HeadLights_BTN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define HeadLights_BTN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define HeadLights_BTN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define HeadLights_BTN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define HeadLights_BTN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define HeadLights_BTN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define HeadLights_BTN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define HeadLights_BTN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define HeadLights_BTN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define HeadLights_BTN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define HeadLights_BTN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define HeadLights_BTN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define HeadLights_BTN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define HeadLights_BTN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define HeadLights_BTN__0__PC CYREG_GPIO_PRT1_PC
#define HeadLights_BTN__0__PC2 CYREG_GPIO_PRT1_PC2
#define HeadLights_BTN__0__PORT 1u
#define HeadLights_BTN__0__PS CYREG_GPIO_PRT1_PS
#define HeadLights_BTN__0__SHIFT 7u
#define HeadLights_BTN__DR CYREG_GPIO_PRT1_DR
#define HeadLights_BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define HeadLights_BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define HeadLights_BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define HeadLights_BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define HeadLights_BTN__INTR CYREG_GPIO_PRT1_INTR
#define HeadLights_BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define HeadLights_BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define HeadLights_BTN__MASK 0x80u
#define HeadLights_BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define HeadLights_BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define HeadLights_BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define HeadLights_BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define HeadLights_BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define HeadLights_BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define HeadLights_BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define HeadLights_BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define HeadLights_BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define HeadLights_BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define HeadLights_BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define HeadLights_BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define HeadLights_BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define HeadLights_BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define HeadLights_BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define HeadLights_BTN__PC CYREG_GPIO_PRT1_PC
#define HeadLights_BTN__PC2 CYREG_GPIO_PRT1_PC2
#define HeadLights_BTN__PORT 1u
#define HeadLights_BTN__PS CYREG_GPIO_PRT1_PS
#define HeadLights_BTN__SHIFT 7u

/* LeftBlinkers */
#define LeftBlinkers_Sync_ctrl_reg__0__MASK 0x01u
#define LeftBlinkers_Sync_ctrl_reg__0__POS 0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define LeftBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define LeftBlinkers_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define LeftBlinkers_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define LeftBlinkers_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define LeftBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define LeftBlinkers_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define LeftBlinkers_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define LeftBlinkers_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define LeftBlinkers_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define LeftBlinkers_Sync_ctrl_reg__MASK 0x01u
#define LeftBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define LeftBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define LeftBlinkers_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* RearLeftBrake */
#define RearLeftBrake__0__DR CYREG_GPIO_PRT0_DR
#define RearLeftBrake__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RearLeftBrake__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RearLeftBrake__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RearLeftBrake__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RearLeftBrake__0__HSIOM_MASK 0x0000F000u
#define RearLeftBrake__0__HSIOM_SHIFT 12u
#define RearLeftBrake__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RearLeftBrake__0__INTR CYREG_GPIO_PRT0_INTR
#define RearLeftBrake__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RearLeftBrake__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RearLeftBrake__0__MASK 0x08u
#define RearLeftBrake__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define RearLeftBrake__0__OUT_SEL_SHIFT 6u
#define RearLeftBrake__0__OUT_SEL_VAL 3u
#define RearLeftBrake__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RearLeftBrake__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RearLeftBrake__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RearLeftBrake__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RearLeftBrake__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RearLeftBrake__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RearLeftBrake__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RearLeftBrake__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RearLeftBrake__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RearLeftBrake__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RearLeftBrake__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RearLeftBrake__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RearLeftBrake__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RearLeftBrake__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RearLeftBrake__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RearLeftBrake__0__PC CYREG_GPIO_PRT0_PC
#define RearLeftBrake__0__PC2 CYREG_GPIO_PRT0_PC2
#define RearLeftBrake__0__PORT 0u
#define RearLeftBrake__0__PS CYREG_GPIO_PRT0_PS
#define RearLeftBrake__0__SHIFT 3u
#define RearLeftBrake__DR CYREG_GPIO_PRT0_DR
#define RearLeftBrake__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RearLeftBrake__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RearLeftBrake__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RearLeftBrake__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RearLeftBrake__INTR CYREG_GPIO_PRT0_INTR
#define RearLeftBrake__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RearLeftBrake__INTSTAT CYREG_GPIO_PRT0_INTR
#define RearLeftBrake__MASK 0x08u
#define RearLeftBrake__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RearLeftBrake__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RearLeftBrake__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RearLeftBrake__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RearLeftBrake__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RearLeftBrake__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RearLeftBrake__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RearLeftBrake__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RearLeftBrake__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RearLeftBrake__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RearLeftBrake__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RearLeftBrake__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RearLeftBrake__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RearLeftBrake__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RearLeftBrake__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RearLeftBrake__PC CYREG_GPIO_PRT0_PC
#define RearLeftBrake__PC2 CYREG_GPIO_PRT0_PC2
#define RearLeftBrake__PORT 0u
#define RearLeftBrake__PS CYREG_GPIO_PRT0_PS
#define RearLeftBrake__SHIFT 3u

/* RightBlinkers */
#define RightBlinkers_Sync_ctrl_reg__0__MASK 0x01u
#define RightBlinkers_Sync_ctrl_reg__0__POS 0
#define RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define RightBlinkers_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define RightBlinkers_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define RightBlinkers_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define RightBlinkers_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define RightBlinkers_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define RightBlinkers_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define RightBlinkers_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define RightBlinkers_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define RightBlinkers_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define RightBlinkers_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define RightBlinkers_Sync_ctrl_reg__MASK 0x01u
#define RightBlinkers_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define RightBlinkers_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define RightBlinkers_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* RearRightBrake */
#define RearRightBrake__0__DR CYREG_GPIO_PRT0_DR
#define RearRightBrake__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RearRightBrake__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RearRightBrake__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RearRightBrake__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RearRightBrake__0__HSIOM_MASK 0x00000F00u
#define RearRightBrake__0__HSIOM_SHIFT 8u
#define RearRightBrake__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RearRightBrake__0__INTR CYREG_GPIO_PRT0_INTR
#define RearRightBrake__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RearRightBrake__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RearRightBrake__0__MASK 0x04u
#define RearRightBrake__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define RearRightBrake__0__OUT_SEL_SHIFT 4u
#define RearRightBrake__0__OUT_SEL_VAL 1u
#define RearRightBrake__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RearRightBrake__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RearRightBrake__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RearRightBrake__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RearRightBrake__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RearRightBrake__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RearRightBrake__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RearRightBrake__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RearRightBrake__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RearRightBrake__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RearRightBrake__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RearRightBrake__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RearRightBrake__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RearRightBrake__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RearRightBrake__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RearRightBrake__0__PC CYREG_GPIO_PRT0_PC
#define RearRightBrake__0__PC2 CYREG_GPIO_PRT0_PC2
#define RearRightBrake__0__PORT 0u
#define RearRightBrake__0__PS CYREG_GPIO_PRT0_PS
#define RearRightBrake__0__SHIFT 2u
#define RearRightBrake__DR CYREG_GPIO_PRT0_DR
#define RearRightBrake__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RearRightBrake__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RearRightBrake__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RearRightBrake__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RearRightBrake__INTR CYREG_GPIO_PRT0_INTR
#define RearRightBrake__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RearRightBrake__INTSTAT CYREG_GPIO_PRT0_INTR
#define RearRightBrake__MASK 0x04u
#define RearRightBrake__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RearRightBrake__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RearRightBrake__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RearRightBrake__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RearRightBrake__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RearRightBrake__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RearRightBrake__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RearRightBrake__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RearRightBrake__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RearRightBrake__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RearRightBrake__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RearRightBrake__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RearRightBrake__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RearRightBrake__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RearRightBrake__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RearRightBrake__PC CYREG_GPIO_PRT0_PC
#define RearRightBrake__PC2 CYREG_GPIO_PRT0_PC2
#define RearRightBrake__PORT 0u
#define RearRightBrake__PS CYREG_GPIO_PRT0_PS
#define RearRightBrake__SHIFT 2u

/* LeftBlinker_BTN */
#define LeftBlinker_BTN__0__DR CYREG_GPIO_PRT1_DR
#define LeftBlinker_BTN__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LeftBlinker_BTN__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LeftBlinker_BTN__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LeftBlinker_BTN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LeftBlinker_BTN__0__HSIOM_MASK 0x0000F000u
#define LeftBlinker_BTN__0__HSIOM_SHIFT 12u
#define LeftBlinker_BTN__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LeftBlinker_BTN__0__INTR CYREG_GPIO_PRT1_INTR
#define LeftBlinker_BTN__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LeftBlinker_BTN__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LeftBlinker_BTN__0__MASK 0x08u
#define LeftBlinker_BTN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LeftBlinker_BTN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LeftBlinker_BTN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LeftBlinker_BTN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LeftBlinker_BTN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LeftBlinker_BTN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LeftBlinker_BTN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LeftBlinker_BTN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LeftBlinker_BTN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LeftBlinker_BTN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LeftBlinker_BTN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LeftBlinker_BTN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LeftBlinker_BTN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LeftBlinker_BTN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LeftBlinker_BTN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LeftBlinker_BTN__0__PC CYREG_GPIO_PRT1_PC
#define LeftBlinker_BTN__0__PC2 CYREG_GPIO_PRT1_PC2
#define LeftBlinker_BTN__0__PORT 1u
#define LeftBlinker_BTN__0__PS CYREG_GPIO_PRT1_PS
#define LeftBlinker_BTN__0__SHIFT 3u
#define LeftBlinker_BTN__DR CYREG_GPIO_PRT1_DR
#define LeftBlinker_BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LeftBlinker_BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LeftBlinker_BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LeftBlinker_BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LeftBlinker_BTN__INTR CYREG_GPIO_PRT1_INTR
#define LeftBlinker_BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LeftBlinker_BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define LeftBlinker_BTN__MASK 0x08u
#define LeftBlinker_BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LeftBlinker_BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LeftBlinker_BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LeftBlinker_BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LeftBlinker_BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LeftBlinker_BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LeftBlinker_BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LeftBlinker_BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LeftBlinker_BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LeftBlinker_BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LeftBlinker_BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LeftBlinker_BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LeftBlinker_BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LeftBlinker_BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LeftBlinker_BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LeftBlinker_BTN__PC CYREG_GPIO_PRT1_PC
#define LeftBlinker_BTN__PC2 CYREG_GPIO_PRT1_PC2
#define LeftBlinker_BTN__PORT 1u
#define LeftBlinker_BTN__PS CYREG_GPIO_PRT1_PS
#define LeftBlinker_BTN__SHIFT 3u

/* RearCenterBrake */
#define RearCenterBrake__0__DR CYREG_GPIO_PRT2_DR
#define RearCenterBrake__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RearCenterBrake__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RearCenterBrake__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RearCenterBrake__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RearCenterBrake__0__HSIOM_MASK 0x00000F00u
#define RearCenterBrake__0__HSIOM_SHIFT 8u
#define RearCenterBrake__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RearCenterBrake__0__INTR CYREG_GPIO_PRT2_INTR
#define RearCenterBrake__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RearCenterBrake__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RearCenterBrake__0__MASK 0x04u
#define RearCenterBrake__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define RearCenterBrake__0__OUT_SEL_SHIFT 4u
#define RearCenterBrake__0__OUT_SEL_VAL 3u
#define RearCenterBrake__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RearCenterBrake__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RearCenterBrake__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RearCenterBrake__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RearCenterBrake__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RearCenterBrake__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RearCenterBrake__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RearCenterBrake__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RearCenterBrake__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RearCenterBrake__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RearCenterBrake__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RearCenterBrake__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RearCenterBrake__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RearCenterBrake__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RearCenterBrake__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RearCenterBrake__0__PC CYREG_GPIO_PRT2_PC
#define RearCenterBrake__0__PC2 CYREG_GPIO_PRT2_PC2
#define RearCenterBrake__0__PORT 2u
#define RearCenterBrake__0__PS CYREG_GPIO_PRT2_PS
#define RearCenterBrake__0__SHIFT 2u
#define RearCenterBrake__DR CYREG_GPIO_PRT2_DR
#define RearCenterBrake__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RearCenterBrake__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RearCenterBrake__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RearCenterBrake__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RearCenterBrake__INTR CYREG_GPIO_PRT2_INTR
#define RearCenterBrake__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RearCenterBrake__INTSTAT CYREG_GPIO_PRT2_INTR
#define RearCenterBrake__MASK 0x04u
#define RearCenterBrake__PA__CFG0 CYREG_UDB_PA2_CFG0
#define RearCenterBrake__PA__CFG1 CYREG_UDB_PA2_CFG1
#define RearCenterBrake__PA__CFG10 CYREG_UDB_PA2_CFG10
#define RearCenterBrake__PA__CFG11 CYREG_UDB_PA2_CFG11
#define RearCenterBrake__PA__CFG12 CYREG_UDB_PA2_CFG12
#define RearCenterBrake__PA__CFG13 CYREG_UDB_PA2_CFG13
#define RearCenterBrake__PA__CFG14 CYREG_UDB_PA2_CFG14
#define RearCenterBrake__PA__CFG2 CYREG_UDB_PA2_CFG2
#define RearCenterBrake__PA__CFG3 CYREG_UDB_PA2_CFG3
#define RearCenterBrake__PA__CFG4 CYREG_UDB_PA2_CFG4
#define RearCenterBrake__PA__CFG5 CYREG_UDB_PA2_CFG5
#define RearCenterBrake__PA__CFG6 CYREG_UDB_PA2_CFG6
#define RearCenterBrake__PA__CFG7 CYREG_UDB_PA2_CFG7
#define RearCenterBrake__PA__CFG8 CYREG_UDB_PA2_CFG8
#define RearCenterBrake__PA__CFG9 CYREG_UDB_PA2_CFG9
#define RearCenterBrake__PC CYREG_GPIO_PRT2_PC
#define RearCenterBrake__PC2 CYREG_GPIO_PRT2_PC2
#define RearCenterBrake__PORT 2u
#define RearCenterBrake__PS CYREG_GPIO_PRT2_PS
#define RearCenterBrake__SHIFT 2u

/* FrontLeftBlinker */
#define FrontLeftBlinker__0__DR CYREG_GPIO_PRT2_DR
#define FrontLeftBlinker__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define FrontLeftBlinker__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define FrontLeftBlinker__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define FrontLeftBlinker__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define FrontLeftBlinker__0__HSIOM_MASK 0x00F00000u
#define FrontLeftBlinker__0__HSIOM_SHIFT 20u
#define FrontLeftBlinker__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define FrontLeftBlinker__0__INTR CYREG_GPIO_PRT2_INTR
#define FrontLeftBlinker__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define FrontLeftBlinker__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define FrontLeftBlinker__0__MASK 0x20u
#define FrontLeftBlinker__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define FrontLeftBlinker__0__OUT_SEL_SHIFT 10u
#define FrontLeftBlinker__0__OUT_SEL_VAL 2u
#define FrontLeftBlinker__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define FrontLeftBlinker__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define FrontLeftBlinker__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define FrontLeftBlinker__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define FrontLeftBlinker__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define FrontLeftBlinker__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define FrontLeftBlinker__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define FrontLeftBlinker__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define FrontLeftBlinker__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define FrontLeftBlinker__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define FrontLeftBlinker__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define FrontLeftBlinker__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define FrontLeftBlinker__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define FrontLeftBlinker__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define FrontLeftBlinker__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define FrontLeftBlinker__0__PC CYREG_GPIO_PRT2_PC
#define FrontLeftBlinker__0__PC2 CYREG_GPIO_PRT2_PC2
#define FrontLeftBlinker__0__PORT 2u
#define FrontLeftBlinker__0__PS CYREG_GPIO_PRT2_PS
#define FrontLeftBlinker__0__SHIFT 5u
#define FrontLeftBlinker__DR CYREG_GPIO_PRT2_DR
#define FrontLeftBlinker__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define FrontLeftBlinker__DR_INV CYREG_GPIO_PRT2_DR_INV
#define FrontLeftBlinker__DR_SET CYREG_GPIO_PRT2_DR_SET
#define FrontLeftBlinker__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define FrontLeftBlinker__INTR CYREG_GPIO_PRT2_INTR
#define FrontLeftBlinker__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define FrontLeftBlinker__INTSTAT CYREG_GPIO_PRT2_INTR
#define FrontLeftBlinker__MASK 0x20u
#define FrontLeftBlinker__PA__CFG0 CYREG_UDB_PA2_CFG0
#define FrontLeftBlinker__PA__CFG1 CYREG_UDB_PA2_CFG1
#define FrontLeftBlinker__PA__CFG10 CYREG_UDB_PA2_CFG10
#define FrontLeftBlinker__PA__CFG11 CYREG_UDB_PA2_CFG11
#define FrontLeftBlinker__PA__CFG12 CYREG_UDB_PA2_CFG12
#define FrontLeftBlinker__PA__CFG13 CYREG_UDB_PA2_CFG13
#define FrontLeftBlinker__PA__CFG14 CYREG_UDB_PA2_CFG14
#define FrontLeftBlinker__PA__CFG2 CYREG_UDB_PA2_CFG2
#define FrontLeftBlinker__PA__CFG3 CYREG_UDB_PA2_CFG3
#define FrontLeftBlinker__PA__CFG4 CYREG_UDB_PA2_CFG4
#define FrontLeftBlinker__PA__CFG5 CYREG_UDB_PA2_CFG5
#define FrontLeftBlinker__PA__CFG6 CYREG_UDB_PA2_CFG6
#define FrontLeftBlinker__PA__CFG7 CYREG_UDB_PA2_CFG7
#define FrontLeftBlinker__PA__CFG8 CYREG_UDB_PA2_CFG8
#define FrontLeftBlinker__PA__CFG9 CYREG_UDB_PA2_CFG9
#define FrontLeftBlinker__PC CYREG_GPIO_PRT2_PC
#define FrontLeftBlinker__PC2 CYREG_GPIO_PRT2_PC2
#define FrontLeftBlinker__PORT 2u
#define FrontLeftBlinker__PS CYREG_GPIO_PRT2_PS
#define FrontLeftBlinker__SHIFT 5u

/* RightBlinker_BTN */
#define RightBlinker_BTN__0__DR CYREG_GPIO_PRT1_DR
#define RightBlinker_BTN__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RightBlinker_BTN__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RightBlinker_BTN__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RightBlinker_BTN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RightBlinker_BTN__0__HSIOM_MASK 0x000000F0u
#define RightBlinker_BTN__0__HSIOM_SHIFT 4u
#define RightBlinker_BTN__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RightBlinker_BTN__0__INTR CYREG_GPIO_PRT1_INTR
#define RightBlinker_BTN__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RightBlinker_BTN__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RightBlinker_BTN__0__MASK 0x02u
#define RightBlinker_BTN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RightBlinker_BTN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RightBlinker_BTN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RightBlinker_BTN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RightBlinker_BTN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RightBlinker_BTN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RightBlinker_BTN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RightBlinker_BTN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RightBlinker_BTN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RightBlinker_BTN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RightBlinker_BTN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RightBlinker_BTN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RightBlinker_BTN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RightBlinker_BTN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RightBlinker_BTN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RightBlinker_BTN__0__PC CYREG_GPIO_PRT1_PC
#define RightBlinker_BTN__0__PC2 CYREG_GPIO_PRT1_PC2
#define RightBlinker_BTN__0__PORT 1u
#define RightBlinker_BTN__0__PS CYREG_GPIO_PRT1_PS
#define RightBlinker_BTN__0__SHIFT 1u
#define RightBlinker_BTN__DR CYREG_GPIO_PRT1_DR
#define RightBlinker_BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RightBlinker_BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RightBlinker_BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RightBlinker_BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RightBlinker_BTN__INTR CYREG_GPIO_PRT1_INTR
#define RightBlinker_BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RightBlinker_BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define RightBlinker_BTN__MASK 0x02u
#define RightBlinker_BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RightBlinker_BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RightBlinker_BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RightBlinker_BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RightBlinker_BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RightBlinker_BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RightBlinker_BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RightBlinker_BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RightBlinker_BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RightBlinker_BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RightBlinker_BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RightBlinker_BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RightBlinker_BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RightBlinker_BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RightBlinker_BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RightBlinker_BTN__PC CYREG_GPIO_PRT1_PC
#define RightBlinker_BTN__PC2 CYREG_GPIO_PRT1_PC2
#define RightBlinker_BTN__PORT 1u
#define RightBlinker_BTN__PS CYREG_GPIO_PRT1_PS
#define RightBlinker_BTN__SHIFT 1u

/* FrontRightBlinker */
#define FrontRightBlinker__0__DR CYREG_GPIO_PRT1_DR
#define FrontRightBlinker__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define FrontRightBlinker__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define FrontRightBlinker__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define FrontRightBlinker__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define FrontRightBlinker__0__HSIOM_MASK 0x0000000Fu
#define FrontRightBlinker__0__HSIOM_SHIFT 0u
#define FrontRightBlinker__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define FrontRightBlinker__0__INTR CYREG_GPIO_PRT1_INTR
#define FrontRightBlinker__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define FrontRightBlinker__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define FrontRightBlinker__0__MASK 0x01u
#define FrontRightBlinker__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define FrontRightBlinker__0__OUT_SEL_SHIFT 0u
#define FrontRightBlinker__0__OUT_SEL_VAL 3u
#define FrontRightBlinker__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FrontRightBlinker__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FrontRightBlinker__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FrontRightBlinker__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FrontRightBlinker__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FrontRightBlinker__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FrontRightBlinker__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FrontRightBlinker__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FrontRightBlinker__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FrontRightBlinker__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FrontRightBlinker__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FrontRightBlinker__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FrontRightBlinker__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FrontRightBlinker__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FrontRightBlinker__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FrontRightBlinker__0__PC CYREG_GPIO_PRT1_PC
#define FrontRightBlinker__0__PC2 CYREG_GPIO_PRT1_PC2
#define FrontRightBlinker__0__PORT 1u
#define FrontRightBlinker__0__PS CYREG_GPIO_PRT1_PS
#define FrontRightBlinker__0__SHIFT 0u
#define FrontRightBlinker__DR CYREG_GPIO_PRT1_DR
#define FrontRightBlinker__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define FrontRightBlinker__DR_INV CYREG_GPIO_PRT1_DR_INV
#define FrontRightBlinker__DR_SET CYREG_GPIO_PRT1_DR_SET
#define FrontRightBlinker__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define FrontRightBlinker__INTR CYREG_GPIO_PRT1_INTR
#define FrontRightBlinker__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define FrontRightBlinker__INTSTAT CYREG_GPIO_PRT1_INTR
#define FrontRightBlinker__MASK 0x01u
#define FrontRightBlinker__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FrontRightBlinker__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FrontRightBlinker__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FrontRightBlinker__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FrontRightBlinker__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FrontRightBlinker__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FrontRightBlinker__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FrontRightBlinker__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FrontRightBlinker__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FrontRightBlinker__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FrontRightBlinker__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FrontRightBlinker__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FrontRightBlinker__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FrontRightBlinker__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FrontRightBlinker__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FrontRightBlinker__PC CYREG_GPIO_PRT1_PC
#define FrontRightBlinker__PC2 CYREG_GPIO_PRT1_PC2
#define FrontRightBlinker__PORT 1u
#define FrontRightBlinker__PS CYREG_GPIO_PRT1_PS
#define FrontRightBlinker__SHIFT 0u

/* Miscellaneous */
#define CY_PROJECT_NAME "CAN_BUS"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 1u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
