// Seed: 4008477111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_9 <= 1 - 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0(
      id_5,
      id_3,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_9,
      id_7,
      id_8,
      id_9,
      id_6,
      id_5,
      id_1,
      id_3,
      id_5,
      id_5,
      id_8,
      id_8,
      id_3
  );
  assign id_9 = id_10;
  wire id_13;
  always begin
    id_7 <= 1'b0;
  end
  assign id_11 = 1'b0;
  tri0 id_14 = 1;
  wor  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  =  (  (  1  -  1 'b0 )  )  ,  id_27  ,  id_28  =  id_14  ,  id_29  ;
endmodule
