static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ) ;\r\nF_4 () ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nV_2 = F_6 ( V_3 + V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nF_8 () ;\r\nF_9 ( - 1 , V_3 + V_5 ) ;\r\nF_9 ( - 1 , V_3 + V_6 ) ;\r\nF_9 ( V_2 , V_3 + V_7 ) ;\r\n}\r\nstatic int T_1 F_10 ( void )\r\n{\r\nF_11 ( & V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( struct V_9 * V_10 )\r\n{\r\nT_2 V_11 ;\r\nF_9 ( V_12 | V_13 ,\r\nV_14 + V_15 ) ;\r\nV_11 = F_6 ( V_16 + V_17 ) |\r\nV_18 ;\r\nF_9 ( V_11 , V_16 + V_17 ) ;\r\nif ( ! ( F_6 ( V_16 + V_17 )\r\n& V_18 ) ) {\r\nF_9 ( 0xa05f , V_16 + V_19 ) ;\r\nF_9 ( V_11 , V_16 + V_17 ) ;\r\nF_9 ( 0 , V_16 + V_19 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_9 * V_10 )\r\n{\r\nT_2 V_11 ;\r\nF_9 ( V_12 | V_13 ,\r\nV_14 + V_15 ) ;\r\nV_11 = F_6 ( V_16 + V_17 ) &\r\n~ V_18 ;\r\nF_9 ( V_11 , V_16 + V_17 ) ;\r\nif ( F_6 ( V_16 + V_17 ) &\r\nV_18 ) {\r\nF_9 ( 0xa05f , V_16 + V_19 ) ;\r\nF_9 ( V_11 , V_16 + V_17 ) ;\r\nF_9 ( 0 , V_16 + V_19 ) ;\r\n}\r\n}\r\nstatic void F_14 ( struct V_9 * V_20 , int V_21 )\r\n{\r\nif ( V_21 )\r\nF_9 ( V_12 ,\r\nV_14 + V_22 ) ;\r\nelse\r\nF_9 ( V_12 ,\r\nV_14 + V_15 ) ;\r\n}\r\nstatic void F_15 ( struct V_23 * V_10 ,\r\nvoid T_3 * V_24 , unsigned int V_25 )\r\n{\r\nunsigned int V_26 = 0 , V_27 = 0 , V_28 , V_29 ;\r\nT_2 V_30 = V_10 -> V_31 . V_32 ;\r\nif ( V_30 == V_33 ) {\r\nV_28 = 1 << 4 ;\r\nV_29 = 1 << 5 ;\r\n} else {\r\nV_28 = 1 << 6 ;\r\nV_29 = 1 << 7 ;\r\n}\r\nif ( V_25 & V_34 )\r\nV_27 |= V_28 ;\r\nelse\r\nV_26 |= V_28 ;\r\nif ( V_25 & V_35 )\r\nV_27 |= V_29 ;\r\nelse\r\nV_26 |= V_29 ;\r\nF_16 ( V_26 , V_14 + V_22 ) ;\r\nF_16 ( V_27 , V_14 + V_15 ) ;\r\n}\r\nstatic T_4 T_5 F_17 ( void )\r\n{\r\nreturn - F_6 ( ( void T_3 * ) V_36 + V_37 ) ;\r\n}\r\nstatic void F_18 ( unsigned long V_38 ,\r\nvoid T_3 * V_24 )\r\n{\r\nT_2 V_39 = V_40 | V_41 ;\r\nunsigned long V_42 = V_38 ;\r\nif ( V_42 >= 1500000 ) {\r\nV_42 /= 16 ;\r\nV_39 |= V_43 ;\r\n}\r\nF_9 ( 0xffff , V_24 + V_44 ) ;\r\nF_9 ( V_39 , V_24 + V_45 ) ;\r\nF_19 ( V_24 + V_37 , L_1 ,\r\nV_42 , 200 , 16 , V_46 ) ;\r\nF_20 ( F_17 , 16 , V_42 ) ;\r\n}\r\nstatic T_6 F_21 ( int V_47 , void * V_48 )\r\n{\r\nstruct V_49 * V_50 = V_48 ;\r\nF_9 ( 1 , V_51 + V_52 ) ;\r\nV_50 -> V_53 ( V_50 ) ;\r\nreturn V_54 ;\r\n}\r\nstatic void F_22 ( enum V_55 V_56 , struct V_49 * V_50 )\r\n{\r\nT_2 V_39 = F_6 ( V_51 + V_45 ) & ~ V_40 ;\r\nF_9 ( V_39 , V_51 + V_45 ) ;\r\nswitch ( V_56 ) {\r\ncase V_57 :\r\nF_9 ( V_58 , V_51 + V_44 ) ;\r\nV_39 |= V_41 | V_40 ;\r\nF_9 ( V_39 , V_51 + V_45 ) ;\r\nbreak;\r\ncase V_59 :\r\nV_39 &= ~ V_41 ;\r\nF_9 ( V_39 , V_51 + V_45 ) ;\r\nbreak;\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic int F_23 ( unsigned long V_63 , struct V_49 * V_50 )\r\n{\r\nunsigned long V_39 = F_6 ( V_51 + V_45 ) ;\r\nF_9 ( V_39 & ~ V_40 , V_51 + V_45 ) ;\r\nF_9 ( V_63 , V_51 + V_44 ) ;\r\nF_9 ( V_39 | V_40 , V_51 + V_45 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_24 ( unsigned long V_38 ,\r\nvoid T_3 * V_24 , int V_47 )\r\n{\r\nunsigned long V_42 = V_38 ;\r\nunsigned int V_39 = 0 ;\r\nV_51 = V_24 ;\r\nif ( V_42 > 0x100000 * V_64 ) {\r\nV_42 /= 256 ;\r\nV_39 |= V_65 ;\r\n} else if ( V_42 > 0x10000 * V_64 ) {\r\nV_42 /= 16 ;\r\nV_39 |= V_43 ;\r\n}\r\nV_58 = V_42 / V_64 ;\r\nF_9 ( V_39 , V_51 + V_45 ) ;\r\nF_25 ( V_47 , & V_66 ) ;\r\nF_26 ( & V_67 ,\r\nV_42 ,\r\n1 ,\r\n0xffffU ) ;\r\n}\r\nvoid T_1 F_27 ( void )\r\n{\r\n}\r\nstatic void T_1 F_28 ( void )\r\n{\r\nstruct V_68 * V_69 ;\r\nconst char * V_70 ;\r\nvoid T_3 * V_24 ;\r\nint V_71 ;\r\nint V_47 ;\r\nstruct V_72 * V_72 ;\r\nunsigned long V_42 ;\r\nF_29 ( NULL ) ;\r\nV_71 = F_30 ( V_73 ,\r\nL_2 , & V_70 ) ;\r\nif ( F_31 ( V_71 ) )\r\nreturn;\r\nV_69 = F_32 ( V_70 ) ;\r\nV_24 = F_33 ( V_69 , 0 ) ;\r\nif ( F_31 ( ! V_24 ) )\r\nreturn;\r\nV_72 = F_34 ( V_69 , 0 ) ;\r\nF_35 ( F_36 ( V_72 ) ) ;\r\nF_37 ( V_72 ) ;\r\nV_42 = F_38 ( V_72 ) ;\r\nF_9 ( 0 , V_24 + V_45 ) ;\r\nF_18 ( V_42 , V_24 ) ;\r\nV_71 = F_30 ( V_73 ,\r\nL_3 , & V_70 ) ;\r\nif ( F_31 ( V_71 ) )\r\nreturn;\r\nV_69 = F_32 ( V_70 ) ;\r\nV_24 = F_33 ( V_69 , 0 ) ;\r\nif ( F_31 ( ! V_24 ) )\r\nreturn;\r\nV_47 = F_39 ( V_69 , 0 ) ;\r\nV_72 = F_34 ( V_69 , 0 ) ;\r\nF_35 ( F_36 ( V_72 ) ) ;\r\nF_37 ( V_72 ) ;\r\nV_42 = F_38 ( V_72 ) ;\r\nF_9 ( 0 , V_24 + V_45 ) ;\r\nF_24 ( V_42 , V_24 , V_47 ) ;\r\n}\r\nstatic void T_1 F_40 ( void )\r\n{\r\nF_41 () ;\r\nF_42 () ;\r\n}\r\nstatic void T_1 F_43 ( void )\r\n{\r\nunsigned long V_74 ;\r\nstruct V_68 * V_75 ;\r\nstruct V_68 * V_76 ;\r\nstruct V_77 * V_78 ;\r\nstruct V_79 * V_80 ;\r\nstruct V_81 * V_82 ;\r\nT_2 V_83 ;\r\nint V_84 ;\r\nV_75 = F_44 ( NULL , V_85 ) ;\r\nif ( ! V_75 )\r\nreturn;\r\nV_76 = F_44 ( NULL , V_86 ) ;\r\nif ( ! V_76 )\r\nreturn;\r\nV_14 = F_33 ( V_75 , 0 ) ;\r\nif ( ! V_14 )\r\nreturn;\r\nV_16 = F_33 ( V_76 , 0 ) ;\r\nif ( ! V_16 )\r\nreturn;\r\nF_45 ( NULL , V_87 ,\r\nV_88 , NULL ) ;\r\nV_83 = F_6 ( V_14 ) ;\r\nV_82 = F_46 ( sizeof( * V_82 ) , V_89 ) ;\r\nif ( ! V_82 )\r\nreturn;\r\nV_82 -> V_90 = L_4 ;\r\nV_82 -> V_91 = L_5 ;\r\nV_82 -> V_92 = L_6 ;\r\nV_82 -> V_93 = F_47 ( V_89 , L_7 ,\r\n'A' + ( V_83 & 0x0f ) ) ;\r\nV_80 = F_48 ( V_82 ) ;\r\nif ( F_36 ( V_80 ) ) {\r\nF_49 ( V_82 -> V_93 ) ;\r\nF_49 ( V_82 ) ;\r\nreturn;\r\n}\r\nV_78 = F_50 ( V_80 ) ;\r\nF_51 ( V_78 , V_83 ) ;\r\nV_74 = F_6 ( V_14 + V_94 ) ;\r\nfor ( V_84 = 0 ; V_84 < 4 ; V_84 ++ ) {\r\nstruct V_95 * V_96 ;\r\nif ( ( V_74 & ( 16 << V_84 ) ) == 0 )\r\ncontinue;\r\nV_96 = F_46 ( sizeof( struct V_95 ) , V_89 ) ;\r\nif ( ! V_96 )\r\ncontinue;\r\nV_96 -> V_97 . V_32 = 0xc0000000 + 0x10000000 * V_84 ;\r\nV_96 -> V_97 . V_98 = V_96 -> V_97 . V_32 + 0x0fffffff ;\r\nV_96 -> V_97 . V_99 = V_100 ;\r\nV_96 -> V_47 = F_39 ( V_75 , V_84 ) ;\r\nV_96 -> V_101 = V_84 ;\r\nF_52 ( V_96 ) ;\r\n}\r\n}
