Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:53:06 2024
| Host         : acidrain running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (205)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (205)
--------------------------------
 There are 205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.985        0.000                      0                  394        0.012        0.000                      0                  394        3.000        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 20.347}     40.693          24.574          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 20.347}     40.693          24.574          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         35.985        0.000                      0                  394        0.239        0.000                      0                  394       19.847        0.000                       0                   207  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       36.002        0.000                      0                  394        0.239        0.000                      0                  394       19.847        0.000                       0                   207  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         35.985        0.000                      0                  394        0.012        0.000                      0                  394  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       35.985        0.000                      0                  394        0.012        0.000                      0                  394  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y42          FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.195    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.408    -0.481    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092    -0.389    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  m_i2s2/tx_data_l_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.197    m_i2s2/tx_data_l_reg_n_0_[14]
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.152 r  m_i2s2/tx_data_l_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    m_i2s2/tx_data_l_shift[14]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/C
                         clock pessimism              0.408    -0.483    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.091    -0.392    m_i2s2/tx_data_l_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.189    m_i2s2/tx_data_l_reg_n_0_[0]
    SLICE_X0Y40          LUT5 (Prop_lut5_I1_O)        0.045    -0.144 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.411    -0.478    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.091    -0.387    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.173    -0.181    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.042    -0.139 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.139    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.395    -0.494    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.107    -0.387    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[13]/Q
                         net (fo=1, routed)           0.173    -0.183    m_i2s2/tx_data_r_shift_reg_n_0_[13]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    -0.141 r  m_i2s2/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    m_i2s2/tx_data_r_shift[14]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.395    -0.496    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.107    -0.389    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.162    -0.194    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.395    -0.496    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.404    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (59.031%)  route 0.157ns (40.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X3Y41          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.209    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.098    -0.111 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.367    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.644%)  route 0.131ns (34.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  m_i2s2/tx_data_l_reg[5]/Q
                         net (fo=1, routed)           0.131    -0.215    m_i2s2/tx_data_l_reg_n_0_[5]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.102    -0.113 r  m_i2s2/tx_data_l_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    m_i2s2/tx_data_l_shift[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/C
                         clock pessimism              0.411    -0.478    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.371    m_i2s2/tx_data_l_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X0Y39          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  m_i2s2/rx_data_r_shift_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.181    m_i2s2/rx_data_r_shift_reg_n_0_[4]
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.862    -0.892    m_i2s2/axis_clk
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/C
                         clock pessimism              0.432    -0.460    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.021    -0.439    m_i2s2/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X6Y43          FDRE                                         r  m_i2s2/rx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.347 r  m_i2s2/rx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.199    m_i2s2/rx_data_r[14]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.098    -0.101 r  m_i2s2/tx_data_l[14]_i_1/O
                         net (fo=2, routed)           0.000    -0.101    m_i2s2/tx_data_l[14]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
                         clock pessimism              0.411    -0.480    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121    -0.359    m_i2s2/tx_data_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y43      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y43      m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y44      m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_l_reg[0]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_l_reg[1]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_l_reg[2]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_l_reg[3]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.210    38.979    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.810    m_i2s2/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.034ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.210    38.964    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.795    m_i2s2/rx_data_l_reg[10]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.034    

Slack (MET) :             36.034ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.210    38.964    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.795    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y42          FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.195    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.408    -0.481    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092    -0.389    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  m_i2s2/tx_data_l_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.197    m_i2s2/tx_data_l_reg_n_0_[14]
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.152 r  m_i2s2/tx_data_l_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    m_i2s2/tx_data_l_shift[14]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/C
                         clock pessimism              0.408    -0.483    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.091    -0.392    m_i2s2/tx_data_l_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.189    m_i2s2/tx_data_l_reg_n_0_[0]
    SLICE_X0Y40          LUT5 (Prop_lut5_I1_O)        0.045    -0.144 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.411    -0.478    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.091    -0.387    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.173    -0.181    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.042    -0.139 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.139    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.395    -0.494    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.107    -0.387    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[13]/Q
                         net (fo=1, routed)           0.173    -0.183    m_i2s2/tx_data_r_shift_reg_n_0_[13]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    -0.141 r  m_i2s2/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    m_i2s2/tx_data_r_shift[14]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.395    -0.496    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.107    -0.389    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.162    -0.194    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.395    -0.496    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.404    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (59.031%)  route 0.157ns (40.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X3Y41          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.209    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.098    -0.111 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.432    -0.459    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.367    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.644%)  route 0.131ns (34.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  m_i2s2/tx_data_l_reg[5]/Q
                         net (fo=1, routed)           0.131    -0.215    m_i2s2/tx_data_l_reg_n_0_[5]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.102    -0.113 r  m_i2s2/tx_data_l_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    m_i2s2/tx_data_l_shift[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/C
                         clock pessimism              0.411    -0.478    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.371    m_i2s2/tx_data_l_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X0Y39          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  m_i2s2/rx_data_r_shift_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.181    m_i2s2/rx_data_r_shift_reg_n_0_[4]
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.862    -0.892    m_i2s2/axis_clk
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/C
                         clock pessimism              0.432    -0.460    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.021    -0.439    m_i2s2/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X6Y43          FDRE                                         r  m_i2s2/rx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.347 r  m_i2s2/rx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.199    m_i2s2/rx_data_r[14]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.098    -0.101 r  m_i2s2/tx_data_l[14]_i_1/O
                         net (fo=2, routed)           0.000    -0.101    m_i2s2/tx_data_l[14]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
                         clock pessimism              0.411    -0.480    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121    -0.359    m_i2s2/tx_data_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y43      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y43      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X1Y43      m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X0Y44      m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X1Y45      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X0Y43      m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0 rise@40.693ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y42          FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.195    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.408    -0.481    
                         clock uncertainty            0.227    -0.254    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092    -0.162    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  m_i2s2/tx_data_l_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.197    m_i2s2/tx_data_l_reg_n_0_[14]
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.152 r  m_i2s2/tx_data_l_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    m_i2s2/tx_data_l_shift[14]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/C
                         clock pessimism              0.408    -0.483    
                         clock uncertainty            0.227    -0.256    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.091    -0.165    m_i2s2/tx_data_l_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.189    m_i2s2/tx_data_l_reg_n_0_[0]
    SLICE_X0Y40          LUT5 (Prop_lut5_I1_O)        0.045    -0.144 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.411    -0.478    
                         clock uncertainty            0.227    -0.251    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.091    -0.160    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.173    -0.181    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.042    -0.139 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.139    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.395    -0.494    
                         clock uncertainty            0.227    -0.267    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.107    -0.160    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[13]/Q
                         net (fo=1, routed)           0.173    -0.183    m_i2s2/tx_data_r_shift_reg_n_0_[13]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    -0.141 r  m_i2s2/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    m_i2s2/tx_data_r_shift[14]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.395    -0.496    
                         clock uncertainty            0.227    -0.269    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.107    -0.162    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.162    -0.194    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.395    -0.496    
                         clock uncertainty            0.227    -0.269    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.177    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (59.031%)  route 0.157ns (40.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X3Y41          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.209    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.098    -0.111 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.227    -0.232    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.140    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.644%)  route 0.131ns (34.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  m_i2s2/tx_data_l_reg[5]/Q
                         net (fo=1, routed)           0.131    -0.215    m_i2s2/tx_data_l_reg_n_0_[5]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.102    -0.113 r  m_i2s2/tx_data_l_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    m_i2s2/tx_data_l_shift[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/C
                         clock pessimism              0.411    -0.478    
                         clock uncertainty            0.227    -0.251    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.144    m_i2s2/tx_data_l_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X0Y39          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  m_i2s2/rx_data_r_shift_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.181    m_i2s2/rx_data_r_shift_reg_n_0_[4]
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.862    -0.892    m_i2s2/axis_clk
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/C
                         clock pessimism              0.432    -0.460    
                         clock uncertainty            0.227    -0.233    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.021    -0.212    m_i2s2/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X6Y43          FDRE                                         r  m_i2s2/rx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.347 r  m_i2s2/rx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.199    m_i2s2/rx_data_r[14]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.098    -0.101 r  m_i2s2/tx_data_l[14]_i_1/O
                         net (fo=2, routed)           0.000    -0.101    m_i2s2/tx_data_l[14]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
                         clock pessimism              0.411    -0.480    
                         clock uncertainty            0.227    -0.253    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121    -0.132    m_i2s2/tx_data_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_l_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_l_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[0]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[1]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[2]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.060ns (24.735%)  route 3.225ns (75.265%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 38.641 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.720     2.808    m_i2s2/rx_data_l0
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    38.641    m_i2s2/axis_clk
    SLICE_X2Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[3]/C
                         clock pessimism              0.547    39.189    
                         clock uncertainty           -0.227    38.962    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    38.793    m_i2s2/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[10]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 m_i2s2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_l_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (axis_clk_clk_wiz_0_1 rise@40.693ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.060ns (25.010%)  route 3.178ns (74.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 38.640 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.638    -1.478    m_i2s2/axis_clk
    SLICE_X0Y43          FDRE                                         r  m_i2s2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.022 f  m_i2s2/count_reg[3]/Q
                         net (fo=8, routed)           1.014    -0.008    m_i2s2/count_reg[3]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.153     0.145 r  m_i2s2/rx_data_l[23]_i_4/O
                         net (fo=1, routed)           0.674     0.820    m_i2s2/rx_data_l[23]_i_4_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.327     1.147 r  m_i2s2/rx_data_l[23]_i_3/O
                         net (fo=4, routed)           0.817     1.964    m_i2s2/p_0_in
    SLICE_X1Y44          LUT2 (Prop_lut2_I0_O)        0.124     2.088 r  m_i2s2/rx_data_l[23]_i_2/O
                         net (fo=48, routed)          0.673     2.761    m_i2s2/rx_data_l0
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    38.640    m_i2s2/axis_clk
    SLICE_X6Y41          FDRE                                         r  m_i2s2/rx_data_l_reg[11]/C
                         clock pessimism              0.533    39.174    
                         clock uncertainty           -0.227    38.947    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    38.778    m_i2s2/rx_data_l_reg[11]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                 36.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y42          FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.195    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045    -0.150 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X3Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.408    -0.481    
                         clock uncertainty            0.227    -0.254    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092    -0.162    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  m_i2s2/tx_data_l_reg[14]/Q
                         net (fo=1, routed)           0.135    -0.197    m_i2s2/tx_data_l_reg_n_0_[14]
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.152 r  m_i2s2/tx_data_l_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    m_i2s2/tx_data_l_shift[14]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X7Y42          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[14]/C
                         clock pessimism              0.408    -0.483    
                         clock uncertainty            0.227    -0.256    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.091    -0.165    m_i2s2/tx_data_l_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.189    m_i2s2/tx_data_l_reg_n_0_[0]
    SLICE_X0Y40          LUT5 (Prop_lut5_I1_O)        0.045    -0.144 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.411    -0.478    
                         clock uncertainty            0.227    -0.251    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.091    -0.160    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.173    -0.181    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.042    -0.139 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.139    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X0Y41          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.395    -0.494    
                         clock uncertainty            0.227    -0.267    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.107    -0.160    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[13]/Q
                         net (fo=1, routed)           0.173    -0.183    m_i2s2/tx_data_r_shift_reg_n_0_[13]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    -0.141 r  m_i2s2/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    m_i2s2/tx_data_r_shift[14]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y42          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.395    -0.496    
                         clock uncertainty            0.227    -0.269    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.107    -0.162    m_i2s2/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.592    -0.496    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.162    -0.194    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.395    -0.496    
                         clock uncertainty            0.227    -0.269    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.177    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (59.031%)  route 0.157ns (40.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X3Y41          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.209    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.098    -0.111 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X4Y40          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.432    -0.459    
                         clock uncertainty            0.227    -0.232    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092    -0.140    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.644%)  route 0.131ns (34.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.594    -0.494    m_i2s2/axis_clk
    SLICE_X2Y40          FDRE                                         r  m_i2s2/tx_data_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  m_i2s2/tx_data_l_reg[5]/Q
                         net (fo=1, routed)           0.131    -0.215    m_i2s2/tx_data_l_reg_n_0_[5]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.102    -0.113 r  m_i2s2/tx_data_l_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    m_i2s2/tx_data_l_shift[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.865    -0.889    m_i2s2/axis_clk
    SLICE_X1Y40          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[5]/C
                         clock pessimism              0.411    -0.478    
                         clock uncertainty            0.227    -0.251    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.144    m_i2s2/tx_data_l_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X0Y39          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  m_i2s2/rx_data_r_shift_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.181    m_i2s2/rx_data_r_shift_reg_n_0_[4]
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.862    -0.892    m_i2s2/axis_clk
    SLICE_X4Y39          FDRE                                         r  m_i2s2/rx_data_r_reg[4]/C
                         clock pessimism              0.432    -0.460    
                         clock uncertainty            0.227    -0.233    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.021    -0.212    m_i2s2/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            m_i2s2/tx_data_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.593    -0.495    m_i2s2/axis_clk
    SLICE_X6Y43          FDRE                                         r  m_i2s2/rx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.347 r  m_i2s2/rx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.149    -0.199    m_i2s2/rx_data_r[14]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.098    -0.101 r  m_i2s2/tx_data_l[14]_i_1/O
                         net (fo=2, routed)           0.000    -0.101    m_i2s2/tx_data_l[14]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  m_clk/inst/clkout1_buf/O
                         net (fo=207, routed)         0.863    -0.891    m_i2s2/axis_clk
    SLICE_X6Y42          FDRE                                         r  m_i2s2/tx_data_l_reg[14]/C
                         clock pessimism              0.411    -0.480    
                         clock uncertainty            0.227    -0.253    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121    -0.132    m_i2s2/tx_data_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.032    





