#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definition for CPU ID */
#define XPAR_CPU_ID 0U

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORTEXA72_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORTEXA72_0_CPU_CLK_FREQ_HZ 1399998657
#define XPAR_CIPS_0_PSPMC_0_PSV_CORTEXA72_0_TIMESTAMP_CLK_FREQ 99999901


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_CORTEXA72_0 */
#define XPAR_CPU_CORTEXA72_0_CPU_CLK_FREQ_HZ 1399998657
#define XPAR_CPU_CORTEXA72_0_TIMESTAMP_CLK_FREQ 99999901


/******************************************************************/

 /* Definition for PSS REF CLK FREQUENCY */
#define XPAR_PSU_PSS_REF_CLK_FREQ_HZ 33333300U

#include "xparameters_ps.h"

#define XPS_BOARD_VMK180


/* Number of Fabric Resets */

#define STDIN_BASEADDRESS 0xFF000000
#define STDOUT_BASEADDRESS 0xFF000000

/******************************************************************/

/* Platform specific definitions */
#ifndef versal
#define versal
#endif

 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/
#define XPAR_CANFD_ISPS
/* Definitions for driver CANFD */
#define XPAR_XCANFD_NUM_INSTANCES 1U

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_CANFD_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_DEVICE_ID 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_BASEADDR 0xFF070000U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_HIGHADDR 0xFF07FFFFU
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_RX_MODE 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_NUM_OF_RX_MB_BUF 48U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_NUM_OF_TX_BUF 32U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_CAN_CLK_FREQ_HZ 99999901U
#define XPAR_CIPS_0_PSPMC_0_PSV_CANFD_1_IS_PL 0U

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_CANFD_1 */
#define XPAR_CANFD_0_DEVICE_ID 0U
#define XPAR_CANFD_0_BASEADDR 0xFF070000U
#define XPAR_CANFD_0_HIGHADDR 0xFF07FFFFU
#define XPAR_CANFD_0_RX_MODE 0U
#define XPAR_CANFD_0_NUM_OF_RX_MB_BUF 48U
#define XPAR_CANFD_0_NUM_OF_TX_BUF 32U
#define XPAR_CANFD_0_CAN_CLK_FREQ_HZ 99999901U
#define XPAR_CANFD_0_IS_PL 0U

/******************************************************************/
/* Definitions for driver CFRAME */
#define XPAR_XCFRAME_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0_BASEADDR 0xF12D0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0_HIGHADDR 0xF12D0FFF


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0 */
#define XPAR_XCFRAME_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFI_CFRAME_0_DEVICE_ID
#define XPAR_XCFRAME_0_BASEADDR 0xF12D0000
#define XPAR_XCFRAME_0_HIGHADDR 0xF12D0FFF


/******************************************************************/

/* Definitions for driver CFUPMC */
#define XPAR_XCFUPMC_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0_BASEADDR 0xF12B0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0_HIGHADDR 0xF12BFFFF


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0 */
#define XPAR_XCFUPMC_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_CFU_APB_0_DEVICE_ID
#define XPAR_XCFUPMC_0_BASEADDR 0xF12B0000
#define XPAR_XCFUPMC_0_HIGHADDR 0xF12BFFFF


/******************************************************************/

/* Definitions for driver CSUDMA */
#define XPAR_XCSUDMA_NUM_INSTANCES 2

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_DMA_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_BASEADDR 0xF11C0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_HIGHADDR 0xF11CFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_CSUDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_DMA_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_DEVICE_ID 1
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_BASEADDR 0xF11D0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_HIGHADDR 0xF11DFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_CSUDMA_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_DMATYPE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_DMATYPE 2
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_DMA_0 */
#define XPAR_XCSUDMA_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_0_DEVICE_ID
#define XPAR_XCSUDMA_0_BASEADDR 0xF11C0000
#define XPAR_XCSUDMA_0_HIGHADDR 0xF11CFFFF
#define XPAR_XCSUDMA_0_CSUDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_DMA_1 */
#define XPAR_XCSUDMA_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_DMA_1_DEVICE_ID
#define XPAR_XCSUDMA_1_BASEADDR 0xF11D0000
#define XPAR_XCSUDMA_1_HIGHADDR 0xF11DFFFF
#define XPAR_XCSUDMA_1_CSUDMA_CLK_FREQ_HZ 0


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 2

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ETHERNET_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_BASEADDR 0xFF0C0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_HIGHADDR 0xFF0CFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_CLK_FREQ_HZ 124999878
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 4
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 20
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 200
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_ENET_TSU_CLK_FREQ_HZ 249999756


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ETHERNET_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_DEVICE_ID 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_BASEADDR 0xFF0D0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_HIGHADDR 0xFF0DFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_CLK_FREQ_HZ 124999878
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_1000MBPS_DIV0 4
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_1000MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_100MBPS_DIV0 20
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_100MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV0 200
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_SLCR_10MBPS_DIV1 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_ENET_TSU_CLK_FREQ_HZ 249999756


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_IS_CACHE_COHERENT 0
#define XPAR_XEMACPS_0_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_IS_CACHE_COHERENT 0
#define XPAR_XEMACPS_1_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xFF0C0000
#define XPAR_XEMACPS_0_HIGHADDR 0xFF0CFFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 124999878
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 4
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 0
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 20
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 0
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 200
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 0
#define XPAR_XEMACPS_0_ENET_TSU_CLK_FREQ_HZ 249999756

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ETHERNET_1 */
#define XPAR_XEMACPS_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ETHERNET_1_DEVICE_ID
#define XPAR_XEMACPS_1_BASEADDR 0xFF0D0000
#define XPAR_XEMACPS_1_HIGHADDR 0xFF0DFFFF
#define XPAR_XEMACPS_1_ENET_CLK_FREQ_HZ 124999878
#define XPAR_XEMACPS_1_ENET_SLCR_1000Mbps_DIV0 4
#define XPAR_XEMACPS_1_ENET_SLCR_1000Mbps_DIV1 0
#define XPAR_XEMACPS_1_ENET_SLCR_100Mbps_DIV0 20
#define XPAR_XEMACPS_1_ENET_SLCR_100Mbps_DIV1 0
#define XPAR_XEMACPS_1_ENET_SLCR_10Mbps_DIV0 200
#define XPAR_XEMACPS_1_ENET_SLCR_10Mbps_DIV1 0
#define XPAR_XEMACPS_1_ENET_TSU_CLK_FREQ_HZ 249999756


/******************************************************************/


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_APU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_APU_0_S_AXI_BASEADDR 0xFD5C0000
#define XPAR_CIPS_0_PSPMC_0_PSV_APU_0_S_AXI_HIGHADDR 0xFD5CFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_CTI */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_CTI_S_AXI_BASEADDR 0xF0D10000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_CTI_S_AXI_HIGHADDR 0xF0D1FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_DBG */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_DBG_S_AXI_BASEADDR 0xF0D00000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_DBG_S_AXI_HIGHADDR 0xF0D0FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_ETM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_ETM_S_AXI_BASEADDR 0xF0D30000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_ETM_S_AXI_HIGHADDR 0xF0D3FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_PMU */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_PMU_S_AXI_BASEADDR 0xF0D20000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_PMU_S_AXI_HIGHADDR 0xF0D2FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_CTI */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_CTI_S_AXI_BASEADDR 0xF0D50000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_CTI_S_AXI_HIGHADDR 0xF0D5FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_DBG */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_DBG_S_AXI_BASEADDR 0xF0D40000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_DBG_S_AXI_HIGHADDR 0xF0D4FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_ETM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_ETM_S_AXI_BASEADDR 0xF0D70000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_ETM_S_AXI_HIGHADDR 0xF0D7FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_PMU */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_PMU_S_AXI_BASEADDR 0xF0D60000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_PMU_S_AXI_HIGHADDR 0xF0D6FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_CTI */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_CTI_S_AXI_BASEADDR 0xF0CA0000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_CTI_S_AXI_HIGHADDR 0xF0CAFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ELA */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ELA_S_AXI_BASEADDR 0xF0C60000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ELA_S_AXI_HIGHADDR 0xF0C6FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ETF */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ETF_S_AXI_BASEADDR 0xF0C30000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ETF_S_AXI_HIGHADDR 0xF0C3FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_FUN */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_FUN_S_AXI_BASEADDR 0xF0C20000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_FUN_S_AXI_HIGHADDR 0xF0C2FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ATM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ATM_S_AXI_BASEADDR 0xF0F80000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ATM_S_AXI_HIGHADDR 0xF0F8FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2A */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2A_S_AXI_BASEADDR 0xF0FA0000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2A_S_AXI_HIGHADDR 0xF0FAFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2D */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2D_S_AXI_BASEADDR 0xF0FD0000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2D_S_AXI_HIGHADDR 0xF0FDFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2A */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2A_S_AXI_BASEADDR 0xF0F40000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2A_S_AXI_HIGHADDR 0xF0F4FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2B */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2B_S_AXI_BASEADDR 0xF0F50000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2B_S_AXI_HIGHADDR 0xF0F5FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2C */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2C_S_AXI_BASEADDR 0xF0F60000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2C_S_AXI_HIGHADDR 0xF0F6FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2D */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2D_S_AXI_BASEADDR 0xF0F70000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2D_S_AXI_HIGHADDR 0xF0F7FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_FUN */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_FUN_S_AXI_BASEADDR 0xF0F20000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_FUN_S_AXI_HIGHADDR 0xF0F2FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ROM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ROM_S_AXI_BASEADDR 0xF0F00000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ROM_S_AXI_HIGHADDR 0xF0F0FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_STM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_STM_S_AXI_BASEADDR 0xF0B70000
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_STM_S_AXI_HIGHADDR 0xF0B7FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CPM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CPM_S_AXI_BASEADDR 0xFC000000
#define XPAR_CIPS_0_PSPMC_0_PSV_CPM_S_AXI_HIGHADDR 0xFCFFFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRF_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_CRF_0_S_AXI_BASEADDR 0xFD1A0000
#define XPAR_CIPS_0_PSPMC_0_PSV_CRF_0_S_AXI_HIGHADDR 0xFD2DFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRL_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_CRL_0_S_AXI_BASEADDR 0xFF5E0000
#define XPAR_CIPS_0_PSPMC_0_PSV_CRL_0_S_AXI_HIGHADDR 0xFF8DFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRP_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_CRP_0_S_AXI_BASEADDR 0xF1260000
#define XPAR_CIPS_0_PSPMC_0_PSV_CRP_0_S_AXI_HIGHADDR 0xF126FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_AFI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_AFI_0_S_AXI_BASEADDR 0xFD360000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_AFI_0_S_AXI_HIGHADDR 0xFD36FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_AFI_2 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_AFI_2_S_AXI_BASEADDR 0xFD380000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_AFI_2_S_AXI_HIGHADDR 0xFD38FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_CCI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_CCI_0_S_AXI_BASEADDR 0xFD5E0000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_CCI_0_S_AXI_HIGHADDR 0xFD5EFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_GPV_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_GPV_0_S_AXI_BASEADDR 0xFD700000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_GPV_0_S_AXI_HIGHADDR 0xFD7FFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_MAINCCI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_MAINCCI_0_S_AXI_BASEADDR 0xFD000000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_MAINCCI_0_S_AXI_HIGHADDR 0xFD0FFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLAVE_XMPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLAVE_XMPU_0_S_AXI_BASEADDR 0xFD390000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLAVE_XMPU_0_S_AXI_HIGHADDR 0xFD39FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLCR_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLCR_0_S_AXI_BASEADDR 0xFD610000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLCR_0_S_AXI_HIGHADDR 0xFD61FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLCR_SECURE_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFD690000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFD69FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SMMU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SMMU_0_S_AXI_BASEADDR 0xFD5F0000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SMMU_0_S_AXI_HIGHADDR 0xFD5FFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SMMUTCU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SMMUTCU_0_S_AXI_BASEADDR 0xFD800000
#define XPAR_CIPS_0_PSPMC_0_PSV_FPD_SMMUTCU_0_S_AXI_HIGHADDR 0xFDFFFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_IPI_BUFFER */
#define XPAR_CIPS_0_PSPMC_0_PSV_IPI_BUFFER_S_AXI_BASEADDR 0xFF3F0000
#define XPAR_CIPS_0_PSPMC_0_PSV_IPI_BUFFER_S_AXI_HIGHADDR 0xFF3F0FFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_AFI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_AFI_0_S_AXI_BASEADDR 0xFF9B0000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_AFI_0_S_AXI_HIGHADDR 0xFF9BFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_IOU_SECURE_SLCR_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_IOU_SECURE_SLCR_0_S_AXI_BASEADDR 0xFF0A0000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_IOU_SECURE_SLCR_0_S_AXI_HIGHADDR 0xFF0AFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_IOU_SLCR_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_IOU_SLCR_0_S_AXI_BASEADDR 0xFF080000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_IOU_SLCR_0_S_AXI_HIGHADDR 0xFF09FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_SLCR_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_SLCR_0_S_AXI_BASEADDR 0xFF410000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_SLCR_0_S_AXI_HIGHADDR 0xFF50FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_SLCR_SECURE_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFF510000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFF54FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_XPPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_XPPU_0_S_AXI_BASEADDR 0xFF990000
#define XPAR_CIPS_0_PSPMC_0_PSV_LPD_XPPU_0_S_AXI_HIGHADDR 0xFF99FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_CTRL */
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_CTRL_S_AXI_BASEADDR 0xFF960000
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_CTRL_S_AXI_HIGHADDR 0xFF96FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_RAM_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_RAM_0_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_RAM_0_S_AXI_HIGHADDR 0xFFFFFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_XMPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_XMPU_0_S_AXI_BASEADDR 0xFF980000
#define XPAR_CIPS_0_PSPMC_0_PSV_OCM_XMPU_0_S_AXI_HIGHADDR 0xFF98FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_AES */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_AES_S_AXI_BASEADDR 0xF11E0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_AES_S_AXI_HIGHADDR 0xF11EFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_BBRAM_CTRL */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_BBRAM_CTRL_S_AXI_BASEADDR 0xF11F0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_BBRAM_CTRL_S_AXI_HIGHADDR 0xF11FFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CACHE */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CACHE_S_AXI_BASEADDR 0xF1250000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CACHE_S_AXI_HIGHADDR 0xF125FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CTRL */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CTRL_S_AXI_BASEADDR 0xF1240000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CTRL_S_AXI_HIGHADDR 0xF124FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_GLOBAL_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_GLOBAL_0_S_AXI_BASEADDR 0xF1110000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_GLOBAL_0_S_AXI_HIGHADDR 0xF115FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_QSPI_OSPI_FLASH_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_OSPI_FLASH_0_S_AXI_BASEADDR 0xC0000000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_OSPI_FLASH_0_S_AXI_HIGHADDR 0xDFFFFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RAM */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RAM_S_AXI_BASEADDR 0xF2000000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RAM_S_AXI_HIGHADDR 0xF201FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RAM_NPI */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RAM_NPI_S_AXI_BASEADDR 0xF6000000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RAM_NPI_S_AXI_HIGHADDR 0xF7FFFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RSA */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RSA_S_AXI_BASEADDR 0xF1200000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RSA_S_AXI_HIGHADDR 0xF120FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SHA */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SHA_S_AXI_BASEADDR 0xF1210000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SHA_S_AXI_HIGHADDR 0xF121FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_S_AXI_BASEADDR 0xF1220000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_S_AXI_HIGHADDR 0xF122FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_STREAM */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_STREAM_S_AXI_BASEADDR 0xF2100000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_STREAM_S_AXI_HIGHADDR 0xF210FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XMPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XMPU_0_S_AXI_BASEADDR 0xF12F0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XMPU_0_S_AXI_HIGHADDR 0xF12FFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XPPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XPPU_0_S_AXI_BASEADDR 0xF1310000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XPPU_0_S_AXI_HIGHADDR 0xF131FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XPPU_NPI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XPPU_NPI_0_S_AXI_BASEADDR 0xF1300000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_XPPU_NPI_0_S_AXI_HIGHADDR 0xF130FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_PSM_GLOBAL_REG */
#define XPAR_CIPS_0_PSPMC_0_PSV_PSM_GLOBAL_REG_S_AXI_BASEADDR 0xFFC90000
#define XPAR_CIPS_0_PSPMC_0_PSV_PSM_GLOBAL_REG_S_AXI_HIGHADDR 0xFFC9EFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_1_ATCM_GLOBAL */
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_1_ATCM_GLOBAL_S_AXI_BASEADDR 0xFFE90000
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_1_ATCM_GLOBAL_S_AXI_HIGHADDR 0xFFE9FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_1_BTCM_GLOBAL */
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_1_BTCM_GLOBAL_S_AXI_BASEADDR 0xFFEB0000
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_1_BTCM_GLOBAL_S_AXI_HIGHADDR 0xFFEBFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_TCM_RAM_GLOBAL */
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_TCM_RAM_GLOBAL_S_AXI_BASEADDR 0xFFE00000
#define XPAR_CIPS_0_PSPMC_0_PSV_R5_TCM_RAM_GLOBAL_S_AXI_HIGHADDR 0xFFE3FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_RPU_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_RPU_0_S_AXI_BASEADDR 0xFF9A0000
#define XPAR_CIPS_0_PSPMC_0_PSV_RPU_0_S_AXI_HIGHADDR 0xFF9AFFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_SCNTR_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_SCNTR_0_S_AXI_BASEADDR 0xFF130000
#define XPAR_CIPS_0_PSPMC_0_PSV_SCNTR_0_S_AXI_HIGHADDR 0xFF13FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_SCNTRS_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_SCNTRS_0_S_AXI_BASEADDR 0xFF140000
#define XPAR_CIPS_0_PSPMC_0_PSV_SCNTRS_0_S_AXI_HIGHADDR 0xFF14FFFF


/* Peripheral Definitions for peripheral CIPS_0_PSPMC_0_PSV_USB_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_0_S_AXI_BASEADDR 0xFF9D0000
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_0_S_AXI_HIGHADDR 0xFF9DFFFF


/******************************************************************/


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_APU_0 */
#define XPAR_PSV_APU_0_S_AXI_BASEADDR 0xFD5C0000
#define XPAR_PSV_APU_0_S_AXI_HIGHADDR 0xFD5CFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_CTI */
#define XPAR_PSV_CORESIGHT_A720_CTI_0_S_AXI_BASEADDR 0xF0D10000
#define XPAR_PSV_CORESIGHT_A720_CTI_0_S_AXI_HIGHADDR 0xF0D1FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_DBG */
#define XPAR_PSV_CORESIGHT_A720_DBG_0_S_AXI_BASEADDR 0xF0D00000
#define XPAR_PSV_CORESIGHT_A720_DBG_0_S_AXI_HIGHADDR 0xF0D0FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_ETM */
#define XPAR_PSV_CORESIGHT_A720_ETM_0_S_AXI_BASEADDR 0xF0D30000
#define XPAR_PSV_CORESIGHT_A720_ETM_0_S_AXI_HIGHADDR 0xF0D3FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A720_PMU */
#define XPAR_PSV_CORESIGHT_A720_PMU_0_S_AXI_BASEADDR 0xF0D20000
#define XPAR_PSV_CORESIGHT_A720_PMU_0_S_AXI_HIGHADDR 0xF0D2FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_CTI */
#define XPAR_PSV_CORESIGHT_A721_CTI_0_S_AXI_BASEADDR 0xF0D50000
#define XPAR_PSV_CORESIGHT_A721_CTI_0_S_AXI_HIGHADDR 0xF0D5FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_DBG */
#define XPAR_PSV_CORESIGHT_A721_DBG_0_S_AXI_BASEADDR 0xF0D40000
#define XPAR_PSV_CORESIGHT_A721_DBG_0_S_AXI_HIGHADDR 0xF0D4FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_ETM */
#define XPAR_PSV_CORESIGHT_A721_ETM_0_S_AXI_BASEADDR 0xF0D70000
#define XPAR_PSV_CORESIGHT_A721_ETM_0_S_AXI_HIGHADDR 0xF0D7FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_A721_PMU */
#define XPAR_PSV_CORESIGHT_A721_PMU_0_S_AXI_BASEADDR 0xF0D60000
#define XPAR_PSV_CORESIGHT_A721_PMU_0_S_AXI_HIGHADDR 0xF0D6FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_CTI */
#define XPAR_PSV_CORESIGHT_APU_CTI_0_S_AXI_BASEADDR 0xF0CA0000
#define XPAR_PSV_CORESIGHT_APU_CTI_0_S_AXI_HIGHADDR 0xF0CAFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ELA */
#define XPAR_PSV_CORESIGHT_APU_ELA_0_S_AXI_BASEADDR 0xF0C60000
#define XPAR_PSV_CORESIGHT_APU_ELA_0_S_AXI_HIGHADDR 0xF0C6FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_ETF */
#define XPAR_PSV_CORESIGHT_APU_ETF_0_S_AXI_BASEADDR 0xF0C30000
#define XPAR_PSV_CORESIGHT_APU_ETF_0_S_AXI_HIGHADDR 0xF0C3FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_APU_FUN */
#define XPAR_PSV_CORESIGHT_APU_FUN_0_S_AXI_BASEADDR 0xF0C20000
#define XPAR_PSV_CORESIGHT_APU_FUN_0_S_AXI_HIGHADDR 0xF0C2FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ATM */
#define XPAR_PSV_CORESIGHT_CPM_ATM_0_S_AXI_BASEADDR 0xF0F80000
#define XPAR_PSV_CORESIGHT_CPM_ATM_0_S_AXI_HIGHADDR 0xF0F8FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2A */
#define XPAR_PSV_CORESIGHT_CPM_CTI2A_0_S_AXI_BASEADDR 0xF0FA0000
#define XPAR_PSV_CORESIGHT_CPM_CTI2A_0_S_AXI_HIGHADDR 0xF0FAFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_CTI2D */
#define XPAR_PSV_CORESIGHT_CPM_CTI2D_0_S_AXI_BASEADDR 0xF0FD0000
#define XPAR_PSV_CORESIGHT_CPM_CTI2D_0_S_AXI_HIGHADDR 0xF0FDFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2A */
#define XPAR_PSV_CORESIGHT_CPM_ELA2A_0_S_AXI_BASEADDR 0xF0F40000
#define XPAR_PSV_CORESIGHT_CPM_ELA2A_0_S_AXI_HIGHADDR 0xF0F4FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2B */
#define XPAR_PSV_CORESIGHT_CPM_ELA2B_0_S_AXI_BASEADDR 0xF0F50000
#define XPAR_PSV_CORESIGHT_CPM_ELA2B_0_S_AXI_HIGHADDR 0xF0F5FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2C */
#define XPAR_PSV_CORESIGHT_CPM_ELA2C_0_S_AXI_BASEADDR 0xF0F60000
#define XPAR_PSV_CORESIGHT_CPM_ELA2C_0_S_AXI_HIGHADDR 0xF0F6FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ELA2D */
#define XPAR_PSV_CORESIGHT_CPM_ELA2D_0_S_AXI_BASEADDR 0xF0F70000
#define XPAR_PSV_CORESIGHT_CPM_ELA2D_0_S_AXI_HIGHADDR 0xF0F7FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_FUN */
#define XPAR_PSV_CORESIGHT_CPM_FUN_0_S_AXI_BASEADDR 0xF0F20000
#define XPAR_PSV_CORESIGHT_CPM_FUN_0_S_AXI_HIGHADDR 0xF0F2FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_CPM_ROM */
#define XPAR_PSV_CORESIGHT_CPM_ROM_0_S_AXI_BASEADDR 0xF0F00000
#define XPAR_PSV_CORESIGHT_CPM_ROM_0_S_AXI_HIGHADDR 0xF0F0FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_STM */
#define XPAR_PSV_CORESIGHT_FPD_STM_0_S_AXI_BASEADDR 0xF0B70000
#define XPAR_PSV_CORESIGHT_FPD_STM_0_S_AXI_HIGHADDR 0xF0B7FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CPM */
#define XPAR_PSV_CPM_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PSV_CPM_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRF_0 */
#define XPAR_PSV_CRF_0_S_AXI_BASEADDR 0xFD1A0000
#define XPAR_PSV_CRF_0_S_AXI_HIGHADDR 0xFD2DFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRL_0 */
#define XPAR_PSV_CRL_0_S_AXI_BASEADDR 0xFF5E0000
#define XPAR_PSV_CRL_0_S_AXI_HIGHADDR 0xFF8DFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_CRP_0 */
#define XPAR_PSV_CRP_0_S_AXI_BASEADDR 0xF1260000
#define XPAR_PSV_CRP_0_S_AXI_HIGHADDR 0xF126FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_AFI_0 */
#define XPAR_PSV_FPD_AFI_0_S_AXI_BASEADDR 0xFD360000
#define XPAR_PSV_FPD_AFI_0_S_AXI_HIGHADDR 0xFD36FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_AFI_2 */
#define XPAR_PSV_FPD_AFI_1_S_AXI_BASEADDR 0xFD380000
#define XPAR_PSV_FPD_AFI_1_S_AXI_HIGHADDR 0xFD38FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_CCI_0 */
#define XPAR_PSV_FPD_CCI_0_S_AXI_BASEADDR 0xFD5E0000
#define XPAR_PSV_FPD_CCI_0_S_AXI_HIGHADDR 0xFD5EFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_GPV_0 */
#define XPAR_PSV_FPD_GPV_0_S_AXI_BASEADDR 0xFD700000
#define XPAR_PSV_FPD_GPV_0_S_AXI_HIGHADDR 0xFD7FFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_MAINCCI_0 */
#define XPAR_PSV_FPD_MAINCCI_0_S_AXI_BASEADDR 0xFD000000
#define XPAR_PSV_FPD_MAINCCI_0_S_AXI_HIGHADDR 0xFD0FFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLAVE_XMPU_0 */
#define XPAR_PSV_FPD_SLAVE_XMPU_0_S_AXI_BASEADDR 0xFD390000
#define XPAR_PSV_FPD_SLAVE_XMPU_0_S_AXI_HIGHADDR 0xFD39FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLCR_0 */
#define XPAR_PSV_FPD_SLCR_0_S_AXI_BASEADDR 0xFD610000
#define XPAR_PSV_FPD_SLCR_0_S_AXI_HIGHADDR 0xFD61FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SLCR_SECURE_0 */
#define XPAR_PSV_FPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFD690000
#define XPAR_PSV_FPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFD69FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SMMU_0 */
#define XPAR_PSV_FPD_SMMU_0_S_AXI_BASEADDR 0xFD5F0000
#define XPAR_PSV_FPD_SMMU_0_S_AXI_HIGHADDR 0xFD5FFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_FPD_SMMUTCU_0 */
#define XPAR_PSV_FPD_SMMUTCU_0_S_AXI_BASEADDR 0xFD800000
#define XPAR_PSV_FPD_SMMUTCU_0_S_AXI_HIGHADDR 0xFDFFFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_IPI_BUFFER */
#define XPAR_PSV_IPI_BUFFER_0_S_AXI_BASEADDR 0xFF3F0000
#define XPAR_PSV_IPI_BUFFER_0_S_AXI_HIGHADDR 0xFF3F0FFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_AFI_0 */
#define XPAR_PSV_LPD_AFI_0_S_AXI_BASEADDR 0xFF9B0000
#define XPAR_PSV_LPD_AFI_0_S_AXI_HIGHADDR 0xFF9BFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_IOU_SECURE_SLCR_0 */
#define XPAR_PSV_LPD_IOU_SECURE_SLCR_0_S_AXI_BASEADDR 0xFF0A0000
#define XPAR_PSV_LPD_IOU_SECURE_SLCR_0_S_AXI_HIGHADDR 0xFF0AFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_IOU_SLCR_0 */
#define XPAR_PSV_LPD_IOU_SLCR_0_S_AXI_BASEADDR 0xFF080000
#define XPAR_PSV_LPD_IOU_SLCR_0_S_AXI_HIGHADDR 0xFF09FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_SLCR_0 */
#define XPAR_PSV_LPD_SLCR_0_S_AXI_BASEADDR 0xFF410000
#define XPAR_PSV_LPD_SLCR_0_S_AXI_HIGHADDR 0xFF50FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_SLCR_SECURE_0 */
#define XPAR_PSV_LPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFF510000
#define XPAR_PSV_LPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFF54FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_LPD_XPPU_0 */
#define XPAR_PSV_LPD_XPPU_0_S_AXI_BASEADDR 0xFF990000
#define XPAR_PSV_LPD_XPPU_0_S_AXI_HIGHADDR 0xFF99FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_CTRL */
#define XPAR_PSV_OCM_0_S_AXI_BASEADDR 0xFF960000
#define XPAR_PSV_OCM_0_S_AXI_HIGHADDR 0xFF96FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_RAM_0 */
#define XPAR_PSV_OCM_RAM_0_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PSV_OCM_RAM_0_S_AXI_HIGHADDR 0xFFFFFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_OCM_XMPU_0 */
#define XPAR_PSV_OCM_XMPU_0_S_AXI_BASEADDR 0xFF980000
#define XPAR_PSV_OCM_XMPU_0_S_AXI_HIGHADDR 0xFF98FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_AES */
#define XPAR_PSV_PMC_AES_0_S_AXI_BASEADDR 0xF11E0000
#define XPAR_PSV_PMC_AES_0_S_AXI_HIGHADDR 0xF11EFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_BBRAM_CTRL */
#define XPAR_PSV_PMC_BBRAM_CTRL_0_S_AXI_BASEADDR 0xF11F0000
#define XPAR_PSV_PMC_BBRAM_CTRL_0_S_AXI_HIGHADDR 0xF11FFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CACHE */
#define XPAR_PSV_PMC_EFUSE_CACHE_0_S_AXI_BASEADDR 0xF1250000
#define XPAR_PSV_PMC_EFUSE_CACHE_0_S_AXI_HIGHADDR 0xF125FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_EFUSE_CTRL */
#define XPAR_PSV_PMC_EFUSE_CTRL_0_S_AXI_BASEADDR 0xF1240000
#define XPAR_PSV_PMC_EFUSE_CTRL_0_S_AXI_HIGHADDR 0xF124FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_GLOBAL_0 */
#define XPAR_PSV_PMC_GLOBAL_0_S_AXI_BASEADDR 0xF1110000
#define XPAR_PSV_PMC_GLOBAL_0_S_AXI_HIGHADDR 0xF115FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_QSPI_OSPI_FLASH_0 */
#define XPAR_PSV_PMC_QSPI_OSPI_0_S_AXI_BASEADDR 0xC0000000
#define XPAR_PSV_PMC_QSPI_OSPI_0_S_AXI_HIGHADDR 0xDFFFFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RAM */
#define XPAR_PSV_PMC_RAM_0_S_AXI_BASEADDR 0xF2000000
#define XPAR_PSV_PMC_RAM_0_S_AXI_HIGHADDR 0xF201FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RAM_NPI */
#define XPAR_PSV_PMC_RAM_NPI_0_S_AXI_BASEADDR 0xF6000000
#define XPAR_PSV_PMC_RAM_NPI_0_S_AXI_HIGHADDR 0xF7FFFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RSA */
#define XPAR_PSV_PMC_RSA_0_S_AXI_BASEADDR 0xF1200000
#define XPAR_PSV_PMC_RSA_0_S_AXI_HIGHADDR 0xF120FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SHA */
#define XPAR_PSV_PMC_SHA_0_S_AXI_BASEADDR 0xF1210000
#define XPAR_PSV_PMC_SHA_0_S_AXI_HIGHADDR 0xF121FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT */
#define XPAR_PSV_PMC_SLAVE_BOOT_0_S_AXI_BASEADDR 0xF1220000
#define XPAR_PSV_PMC_SLAVE_BOOT_0_S_AXI_HIGHADDR 0xF122FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SLAVE_BOOT_STREAM */
#define XPAR_PSV_PMC_SLAVE_BOOT_STREAM_0_S_AXI_BASEADDR 0xF2100000
#define XPAR_PSV_PMC_SLAVE_BOOT_STREAM_0_S_AXI_HIGHADDR 0xF210FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XMPU_0 */
#define XPAR_PSV_PMC_XMPU_0_S_AXI_BASEADDR 0xF12F0000
#define XPAR_PSV_PMC_XMPU_0_S_AXI_HIGHADDR 0xF12FFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XPPU_0 */
#define XPAR_PSV_PMC_XPPU_0_S_AXI_BASEADDR 0xF1310000
#define XPAR_PSV_PMC_XPPU_0_S_AXI_HIGHADDR 0xF131FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_XPPU_NPI_0 */
#define XPAR_PSV_PMC_XPPU_NPI_0_S_AXI_BASEADDR 0xF1300000
#define XPAR_PSV_PMC_XPPU_NPI_0_S_AXI_HIGHADDR 0xF130FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_PSM_GLOBAL_REG */
#define XPAR_PSV_PSM_GLOBAL_REG_0_S_AXI_BASEADDR 0xFFC90000
#define XPAR_PSV_PSM_GLOBAL_REG_0_S_AXI_HIGHADDR 0xFFC9EFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_1_ATCM_GLOBAL */
#define XPAR_PSV_TCM_GLOBAL_0_S_AXI_BASEADDR 0xFFE90000
#define XPAR_PSV_TCM_GLOBAL_0_S_AXI_HIGHADDR 0xFFE9FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_1_BTCM_GLOBAL */
#define XPAR_PSV_TCM_GLOBAL_1_S_AXI_BASEADDR 0xFFEB0000
#define XPAR_PSV_TCM_GLOBAL_1_S_AXI_HIGHADDR 0xFFEBFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_R5_TCM_RAM_GLOBAL */
#define XPAR_PSV_R5_TCM_0_S_AXI_BASEADDR 0xFFE00000
#define XPAR_PSV_R5_TCM_0_S_AXI_HIGHADDR 0xFFE3FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_RPU_0 */
#define XPAR_PSV_RPU_0_S_AXI_BASEADDR 0xFF9A0000
#define XPAR_PSV_RPU_0_S_AXI_HIGHADDR 0xFF9AFFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_SCNTR_0 */
#define XPAR_PSV_SCNTR_0_S_AXI_BASEADDR 0xFF130000
#define XPAR_PSV_SCNTR_0_S_AXI_HIGHADDR 0xFF13FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_SCNTRS_0 */
#define XPAR_PSV_SCNTRS_0_S_AXI_BASEADDR 0xFF140000
#define XPAR_PSV_SCNTRS_0_S_AXI_HIGHADDR 0xFF14FFFF


/* Canonical Definitions for peripheral CIPS_0_PSPMC_0_PSV_USB_0 */
#define XPAR_PSV_USB_0_S_AXI_BASEADDR 0xFF9D0000
#define XPAR_PSV_USB_0_S_AXI_HIGHADDR 0xFF9DFFFF


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_GPIO_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_GPIO_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_GPIO_0_BASEADDR 0xF1020000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_GPIO_0_HIGHADDR 0xF102FFFF


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xF1020000
#define XPAR_XGPIOPS_0_HIGHADDR 0xF102FFFF


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 2

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_I2C_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_0_BASEADDR 0xFF020000
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_0_HIGHADDR 0xFF02FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_0_I2C_CLK_FREQ_HZ 99999901


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_I2C_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_1_DEVICE_ID 1
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_1_BASEADDR 0xFF030000
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_1_HIGHADDR 0xFF03FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_I2C_1_I2C_CLK_FREQ_HZ 99999901


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xFF020000
#define XPAR_XIICPS_0_HIGHADDR 0xFF02FFFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 99999901

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_I2C_1 */
#define XPAR_XIICPS_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_I2C_1_DEVICE_ID
#define XPAR_XIICPS_1_BASEADDR 0xFF030000
#define XPAR_XIICPS_1_HIGHADDR 0xFF03FFFF
#define XPAR_XIICPS_1_I2C_CLK_FREQ_HZ 99999901


/******************************************************************/

/* Definition for input Clock */
/* Definition for input Clock */
/* Definitions for driver INSTRUMENTATION_WRAPPER */
#define XPAR_XINSTRUMENTATION_WRAPPER_NUM_INSTANCES 1

/* Definitions for peripheral INSTRUMENTATION_WRAPPER_0 */
#define XPAR_INSTRUMENTATION_WRAPPER_0_DEVICE_ID 0
#define XPAR_INSTRUMENTATION_WRAPPER_0_S_AXI_CTRL_BASEADDR 0xA4010000
#define XPAR_INSTRUMENTATION_WRAPPER_0_S_AXI_CTRL_HIGHADDR 0xA401FFFF


/******************************************************************/

/* Canonical definitions for peripheral INSTRUMENTATION_WRAPPER_0 */
#define XPAR_XINSTRUMENTATION_WRAPPER_0_DEVICE_ID XPAR_INSTRUMENTATION_WRAPPER_0_DEVICE_ID
#define XPAR_XINSTRUMENTATION_WRAPPER_0_S_AXI_CTRL_BASEADDR 0xA4010000
#define XPAR_XINSTRUMENTATION_WRAPPER_0_S_AXI_CTRL_HIGHADDR 0xA401FFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 15
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral AXI_INTC_0 */
#define XPAR_AXI_INTC_0_DEVICE_ID 0
#define XPAR_AXI_INTC_0_BASEADDR 0xA4000000
#define XPAR_AXI_INTC_0_HIGHADDR 0xA400FFFF
#define XPAR_AXI_INTC_0_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_AXI_INTC_0_HAS_FAST 0
#define XPAR_AXI_INTC_0_IVAR_RESET_VALUE 0x0000000000000010
#define XPAR_AXI_INTC_0_NUM_INTR_INPUTS 15
#define XPAR_AXI_INTC_0_NUM_SW_INTR 0
#define XPAR_AXI_INTC_0_ADDR_WIDTH 32


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0xA4000000
#define XPAR_INTC_SINGLE_HIGHADDR 0xA400FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_AXI_INTC_0_DEVICE_ID
#define XPAR_AXI_INTC_0_TYPE 0U

/******************************************************************/

/* Canonical definitions for peripheral AXI_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_AXI_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0xA4000000U
#define XPAR_INTC_0_HIGHADDR 0xA400FFFFU
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFFFU
#define XPAR_INTC_0_HAS_FAST 0U
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x0000000000000010U
#define XPAR_INTC_0_NUM_INTR_INPUTS 15U
#define XPAR_INTC_0_NUM_SW_INTR 0U
#define XPAR_INTC_0_ADDR_WIDTH 32U
#define XPAR_INTC_0_INTC_TYPE 0U


/******************************************************************/

#define  XPAR_XIPIPSU_NUM_INSTANCES  7U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_0 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_DEVICE_ID  0U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_S_AXI_BASEADDR  0xFF330000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BIT_MASK  0x00000004U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BUFFER_INDEX  0x2U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_INT_ID  62U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_1 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_DEVICE_ID  1U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_S_AXI_BASEADDR  0xFF340000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BIT_MASK  0x00000008U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BUFFER_INDEX  0x3U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_INT_ID  63U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_2 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_DEVICE_ID  2U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_S_AXI_BASEADDR  0xFF350000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BIT_MASK  0x00000010U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BUFFER_INDEX  0x4U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_INT_ID  64U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_3 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_DEVICE_ID  3U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_S_AXI_BASEADDR  0xFF360000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BIT_MASK  0x00000020U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BUFFER_INDEX  0x5U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_INT_ID  65U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_4 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_DEVICE_ID  4U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_S_AXI_BASEADDR  0xFF370000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BIT_MASK  0x00000040U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BUFFER_INDEX  0x6U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_INT_ID  66U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_5 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_DEVICE_ID  5U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_S_AXI_BASEADDR  0xFF380000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BIT_MASK  0x00000080U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BUFFER_INDEX  0x7U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_INT_ID  67U

/* Parameter definitions for peripheral CIPS_0_pspmc_0_psv_ipi_6 */
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_DEVICE_ID  6U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_S_AXI_BASEADDR  0xFF3A0000U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BIT_MASK  0x00000200U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BUFFER_INDEX  0xFFFFU
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_INT_ID  68U

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_0 */
#define  XPAR_XIPIPSU_0_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_DEVICE_ID
#define  XPAR_XIPIPSU_0_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_0_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BIT_MASK
#define  XPAR_XIPIPSU_0_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BUFFER_INDEX
#define  XPAR_XIPIPSU_0_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_1 */
#define  XPAR_XIPIPSU_1_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_DEVICE_ID
#define  XPAR_XIPIPSU_1_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_1_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BIT_MASK
#define  XPAR_XIPIPSU_1_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BUFFER_INDEX
#define  XPAR_XIPIPSU_1_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_2 */
#define  XPAR_XIPIPSU_2_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_DEVICE_ID
#define  XPAR_XIPIPSU_2_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_2_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BIT_MASK
#define  XPAR_XIPIPSU_2_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BUFFER_INDEX
#define  XPAR_XIPIPSU_2_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_3 */
#define  XPAR_XIPIPSU_3_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_DEVICE_ID
#define  XPAR_XIPIPSU_3_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_3_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BIT_MASK
#define  XPAR_XIPIPSU_3_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BUFFER_INDEX
#define  XPAR_XIPIPSU_3_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_4 */
#define  XPAR_XIPIPSU_4_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_DEVICE_ID
#define  XPAR_XIPIPSU_4_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_4_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BIT_MASK
#define  XPAR_XIPIPSU_4_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BUFFER_INDEX
#define  XPAR_XIPIPSU_4_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_5 */
#define  XPAR_XIPIPSU_5_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_DEVICE_ID
#define  XPAR_XIPIPSU_5_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_5_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BIT_MASK
#define  XPAR_XIPIPSU_5_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BUFFER_INDEX
#define  XPAR_XIPIPSU_5_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_INT_ID

/* Canonical definitions for peripheral CIPS_0_pspmc_0_psv_ipi_6 */
#define  XPAR_XIPIPSU_6_DEVICE_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_DEVICE_ID
#define  XPAR_XIPIPSU_6_BASE_ADDRESS	XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_6_BIT_MASK	XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BIT_MASK
#define  XPAR_XIPIPSU_6_BUFFER_INDEX	XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BUFFER_INDEX
#define  XPAR_XIPIPSU_6_INT_ID	XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_INT_ID

#define  XPAR_XIPIPSU_NUM_TARGETS  10U

#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BIT_MASK  0x00000004U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BUFFER_INDEX  0x2U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BIT_MASK  0x00000008U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BUFFER_INDEX  0x3U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BIT_MASK  0x00000010U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BUFFER_INDEX  0x4U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BIT_MASK  0x00000020U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BUFFER_INDEX  0x5U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BIT_MASK  0x00000040U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BUFFER_INDEX  0x6U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BIT_MASK  0x00000080U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BUFFER_INDEX  0x7U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BIT_MASK  0x00000200U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BUFFER_INDEX  0xFFFFU
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_BIT_MASK  0x00000002U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_BUFFER_INDEX  0x1U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_NOBUF_BIT_MASK  0x00000100U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_NOBUF_BUFFER_INDEX  0xFFFFU
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PSM_BIT_MASK  0x00000001U
#define  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PSM_BUFFER_INDEX  0x0U
/* Target List for referring to processor IPI Targets */

#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH0_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH0_INDEX  0U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH1_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH1_INDEX  1U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH2_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH2_INDEX  2U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH3_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH3_INDEX  3U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH4_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH4_INDEX  4U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH5_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH5_INDEX  5U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH6_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_0_CH6_INDEX  6U

#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH0_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH0_INDEX  0U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH1_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_1_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH1_INDEX  1U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH2_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_2_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH2_INDEX  2U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH3_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_3_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH3_INDEX  3U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH4_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_4_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH4_INDEX  4U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH5_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_5_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH5_INDEX  5U
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH6_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_6_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_CORTEXA72_1_CH6_INDEX  6U



#define  XPAR_XIPIPS_TARGET_PSV_PMC_0_CH0_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_PMC_0_CH0_INDEX  7U
#define  XPAR_XIPIPS_TARGET_PSV_PMC_0_CH1_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PMC_NOBUF_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_PMC_0_CH1_INDEX  8U

#define  XPAR_XIPIPS_TARGET_PSV_PSM_0_CH0_MASK  XPAR_CIPS_0_PSPMC_0_PSV_IPI_PSM_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSV_PSM_0_CH0_INDEX  9U

/* Definitions for driver PMONPSV */
#define XPAR_XPMONPSV_NUM_INSTANCES 2

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_ATM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_ATM_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_ATM_S_AXI_BASEADDR 0xF0B80000


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_LPD_ATM */
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_LPD_ATM_DEVICE_ID 1
#define XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_LPD_ATM_S_AXI_BASEADDR 0xF0980000


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_ATM */
#define XPAR_XPMONPSV_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_FPD_ATM_DEVICE_ID
#define XPAR_XPMONPSV_0_S_AXI_BASEADDR 0xF0B80000

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_CORESIGHT_LPD_ATM */
#define XPAR_XPMONPSV_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_CORESIGHT_LPD_ATM_DEVICE_ID
#define XPAR_XPMONPSV_1_S_AXI_BASEADDR 0xF0980000


/******************************************************************/

/* Definitions for driver QSPIPSU */
#define XPAR_XQSPIPSU_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_QSPI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_BASEADDR 0xF1030000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_HIGHADDR 0xF103FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_QSPI_CLK_FREQ_HZ 295833038
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_QSPI_MODE 2
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_QSPI_BUS_WIDTH 2


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_QSPI_0 */
#define XPAR_XQSPIPSU_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPSU_0_BASEADDR 0xF1030000
#define XPAR_XQSPIPSU_0_HIGHADDR 0xF103FFFF
#define XPAR_XQSPIPSU_0_QSPI_CLK_FREQ_HZ 295833038
#define XPAR_XQSPIPSU_0_QSPI_MODE 2
#define XPAR_XQSPIPSU_0_QSPI_BUS_WIDTH 2
#define XPAR_XQSPIPSU_0_IS_CACHE_COHERENT 0


/******************************************************************/

/* Definitions for driver RTCPSU */
#define XPAR_XRTCPSU_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RTC_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RTC_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RTC_0_BASEADDR 0xF12A0000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_RTC_0_HIGHADDR 0xF12AFFFF


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_RTC_0 */
#define XPAR_XRTCPSU_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_RTC_0_DEVICE_ID
#define XPAR_XRTCPSU_0_BASEADDR 0xF12A0000
#define XPAR_XRTCPSU_0_HIGHADDR 0xF12AFFFF


/******************************************************************/

/* Definitions for Fabric interrupts connected to CIPS_0_pspmc_0_psv_acpu_gic */
#define XPAR_FABRIC_AXI_INTC_0_IRQ_INTR 116U

/******************************************************************/

/* Canonical definitions for Fabric interrupts connected to CIPS_0_pspmc_0_psv_acpu_gic */
#define XPAR_FABRIC_INTC_0_VEC_ID XPAR_FABRIC_AXI_INTC_0_IRQ_INTR

/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1U

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ACPU_GIC */
#define XPAR_CIPS_0_PSPMC_0_PSV_ACPU_GIC_DEVICE_ID 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_ACPU_GIC_BASEADDR 0xF9040000U
#define XPAR_CIPS_0_PSPMC_0_PSV_ACPU_GIC_HIGHADDR 0xF9041000U
#define XPAR_CIPS_0_PSPMC_0_PSV_ACPU_GIC_DIST_BASEADDR 0xF9000000U


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ACPU_GIC */
#define XPAR_SCUGIC_0_DEVICE_ID 0U
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF9040000U
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF9041000U
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF9000000U


/******************************************************************/

/* Definitions for driver SDPS */
#define XPAR_XSDPS_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SD_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_BASEADDR 0xF1050000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_HIGHADDR 0xF105FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_SDIO_CLK_FREQ_HZ 199999802
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_HAS_CD 1
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_HAS_WP 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_BUS_WIDTH 8
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_MIO_BANK 1
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_HAS_EMIO 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_SLOT_TYPE 3
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_50_SDR_ITAP_DLY 0x2C
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_50_SDR_OTAP_DLY 0x4
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_50_DDR_ITAP_DLY 0x36
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_50_DDR_OTAP_DLY 0x3
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_100_SDR_OTAP_DLY 0x3
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_CLK_200_SDR_OTAP_DLY 0x2


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_SD_1 */
#define XPAR_XSDPS_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_SD_1_DEVICE_ID
#define XPAR_XSDPS_0_BASEADDR 0xF1050000
#define XPAR_XSDPS_0_HIGHADDR 0xF105FFFF
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 199999802
#define XPAR_XSDPS_0_HAS_CD 1
#define XPAR_XSDPS_0_HAS_WP 0
#define XPAR_XSDPS_0_BUS_WIDTH 8
#define XPAR_XSDPS_0_MIO_BANK 1
#define XPAR_XSDPS_0_HAS_EMIO 0
#define XPAR_XSDPS_0_SLOT_TYPE 3
#define XPAR_XSDPS_0_IS_CACHE_COHERENT 0
#define XPAR_XSDPS_0_CLK_50_SDR_ITAP_DLY 0x2C
#define XPAR_XSDPS_0_CLK_50_SDR_OTAP_DLY 0x4
#define XPAR_XSDPS_0_CLK_50_DDR_ITAP_DLY 0x36
#define XPAR_XSDPS_0_CLK_50_DDR_OTAP_DLY 0x3
#define XPAR_XSDPS_0_CLK_100_SDR_OTAP_DLY 0x3
#define XPAR_XSDPS_0_CLK_200_SDR_OTAP_DLY 0x2


/******************************************************************/

#define XPAR_XSYSMONPSV_NUM_INSTANCES 1

/* Definitions for peripheral  */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SYSMON_0_S_AXI_BASEADDR 0xF1270000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_SYSMON_0_S_AXI_HIGHADDR 0xF129FFFF


/******************************************************************/

/* Canonical definitions for peripheral  */
#define XPAR_XSYSMONPSV_0_S_AXI_BASEADDR 0xF1270000
#define XPAR_XSYSMONPSV_0_S_AXI_HIGHADDR 0xF129FFFF

#define XPAR_XSYSMONPSV_0_NO_MEAS	161

/******************************************************************/

/* Xilinx Sysmon Device Name */

/******************************************************************/

/* Definitions for driver TRNGPSV */
#define XPAR_XTRNGPSV_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_TRNG */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_TRNG_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_TRNG_BASEADDR 0xF1230000
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_TRNG_HIGHADDR 0xF123FFFF


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_TRNG */
#define XPAR_XTRNGPSV_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_PMC_TRNG_DEVICE_ID
#define XPAR_XTRNGPSV_0_BASEADDR 0xF1230000
#define XPAR_XTRNGPSV_0_HIGHADDR 0xF123FFFF


/******************************************************************/

/* Definitions for driver TTCPS */
#define XPAR_XTTCPS_NUM_INSTANCES 3U

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_TTC_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_0_DEVICE_ID 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_0_BASEADDR 0XFF0E0000U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_0_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_0_TTC_CLK_CLKSRC 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_1_DEVICE_ID 1U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_1_BASEADDR 0XFF0E0004U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_1_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_1_TTC_CLK_CLKSRC 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_2_DEVICE_ID 2U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_2_BASEADDR 0XFF0E0008U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_2_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_CIPS_0_PSPMC_0_PSV_TTC_2_TTC_CLK_CLKSRC 0U


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_TTC_0 */
#define XPAR_XTTCPS_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_TTC_0_DEVICE_ID
#define XPAR_XTTCPS_0_BASEADDR 0xFF0E0000U
#define XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_XTTCPS_0_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_TTC_1_DEVICE_ID
#define XPAR_XTTCPS_1_BASEADDR 0xFF0E0004U
#define XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_XTTCPS_1_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_2_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_TTC_2_DEVICE_ID
#define XPAR_XTTCPS_2_BASEADDR 0xFF0E0008U
#define XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ 149999863U
#define XPAR_XTTCPS_2_TTC_CLK_CLKSRC 0U


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1U

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_DEVICE_ID 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_BASEADDR 0xF0310000U
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_HIGHADDR 0xF0317FFFU
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_BAUDRATE 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_USE_PARITY 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_ODD_PARITY 0U
#define XPAR_CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0_DATA_BITS 0U

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_PMC_PPU1_MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID 0U
#define XPAR_UARTLITE_0_BASEADDR 0xF0310000U
#define XPAR_UARTLITE_0_HIGHADDR 0xF0317FFFU
#define XPAR_UARTLITE_0_BAUDRATE 0U
#define XPAR_UARTLITE_0_USE_PARITY 0U
#define XPAR_UARTLITE_0_ODD_PARITY 0U
#define XPAR_UARTLITE_0_DATA_BITS 0U


/******************************************************************/
/* Definitions for driver UARTPSV */
#define XPAR_XUARTPSV_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_SBSAUART_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_BASEADDR 0xFF000000
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_HIGHADDR 0xFF00FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_UART_CLK_FREQ_HZ 99999901
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_HAS_MODEM 0
#define XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_BAUDRATE 115200


/******************************************************************/

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_SBSAUART_0 */
#define XPAR_XUARTPSV_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_SBSAUART_0_DEVICE_ID
#define XPAR_XUARTPSV_0_BASEADDR 0xFF000000
#define XPAR_XUARTPSV_0_HIGHADDR 0xFF00FFFF
#define XPAR_XUARTPSV_0_UART_CLK_FREQ_HZ 99999901
#define XPAR_XUARTPSV_0_HAS_MODEM 0
#define XPAR_XUARTPSV_0_BAUDRATE 115200


/******************************************************************/

/* Definitions for driver USBPSU */
#define XPAR_XUSBPSU_NUM_INSTANCES 1

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_USB_XHCI_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_BASEADDR 0xFE200000
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_HIGHADDR 0xFE2FFFFF


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_SUPER_SPEED 0
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_USB_XHCI_0 */
#define XPAR_XUSBPSU_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_USB_XHCI_0_DEVICE_ID
#define XPAR_XUSBPSU_0_BASEADDR 0xFE200000
#define XPAR_XUSBPSU_0_HIGHADDR 0xFE2FFFFF


/******************************************************************/

/* Definitions for driver ZDMA */
#define XPAR_XZDMA_NUM_INSTANCES 8

/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_0 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_DEVICE_ID 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_BASEADDR 0xFFA80000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_HIGHADDR 0xFFA8FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_1 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_DEVICE_ID 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_BASEADDR 0xFFA90000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_HIGHADDR 0xFFA9FFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_2 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_DEVICE_ID 2
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_BASEADDR 0xFFAA0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_HIGHADDR 0xFFAAFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_3 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_DEVICE_ID 3
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_BASEADDR 0xFFAB0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_HIGHADDR 0xFFABFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_4 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_DEVICE_ID 4
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_BASEADDR 0xFFAC0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_HIGHADDR 0xFFACFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_5 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_DEVICE_ID 5
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_BASEADDR 0xFFAD0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_HIGHADDR 0xFFADFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_6 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_DEVICE_ID 6
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_BASEADDR 0xFFAE0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_HIGHADDR 0xFFAEFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_7 */
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_DEVICE_ID 7
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_BASEADDR 0xFFAF0000
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_DMA_MODE 1
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_HIGHADDR 0xFFAFFFFF
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_ZDMA_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_IS_CACHE_COHERENT 0
#define XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_0 */
#define XPAR_XZDMA_0_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_0_DEVICE_ID
#define XPAR_XZDMA_0_BASEADDR 0xFFA80000
#define XPAR_XZDMA_0_DMA_MODE 1
#define XPAR_XZDMA_0_HIGHADDR 0xFFA8FFFF
#define XPAR_XZDMA_0_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_1 */
#define XPAR_XZDMA_1_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_1_DEVICE_ID
#define XPAR_XZDMA_1_BASEADDR 0xFFA90000
#define XPAR_XZDMA_1_DMA_MODE 1
#define XPAR_XZDMA_1_HIGHADDR 0xFFA9FFFF
#define XPAR_XZDMA_1_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_2 */
#define XPAR_XZDMA_2_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_2_DEVICE_ID
#define XPAR_XZDMA_2_BASEADDR 0xFFAA0000
#define XPAR_XZDMA_2_DMA_MODE 1
#define XPAR_XZDMA_2_HIGHADDR 0xFFAAFFFF
#define XPAR_XZDMA_2_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_3 */
#define XPAR_XZDMA_3_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_3_DEVICE_ID
#define XPAR_XZDMA_3_BASEADDR 0xFFAB0000
#define XPAR_XZDMA_3_DMA_MODE 1
#define XPAR_XZDMA_3_HIGHADDR 0xFFABFFFF
#define XPAR_XZDMA_3_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_4 */
#define XPAR_XZDMA_4_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_4_DEVICE_ID
#define XPAR_XZDMA_4_BASEADDR 0xFFAC0000
#define XPAR_XZDMA_4_DMA_MODE 1
#define XPAR_XZDMA_4_HIGHADDR 0xFFACFFFF
#define XPAR_XZDMA_4_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_5 */
#define XPAR_XZDMA_5_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_5_DEVICE_ID
#define XPAR_XZDMA_5_BASEADDR 0xFFAD0000
#define XPAR_XZDMA_5_DMA_MODE 1
#define XPAR_XZDMA_5_HIGHADDR 0xFFADFFFF
#define XPAR_XZDMA_5_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_6 */
#define XPAR_XZDMA_6_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_6_DEVICE_ID
#define XPAR_XZDMA_6_BASEADDR 0xFFAE0000
#define XPAR_XZDMA_6_DMA_MODE 1
#define XPAR_XZDMA_6_HIGHADDR 0xFFAEFFFF
#define XPAR_XZDMA_6_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral CIPS_0_PSPMC_0_PSV_ADMA_7 */
#define XPAR_XZDMA_7_DEVICE_ID XPAR_CIPS_0_PSPMC_0_PSV_ADMA_7_DEVICE_ID
#define XPAR_XZDMA_7_BASEADDR 0xFFAF0000
#define XPAR_XZDMA_7_DMA_MODE 1
#define XPAR_XZDMA_7_HIGHADDR 0xFFAFFFFF
#define XPAR_XZDMA_7_ZDMA_CLK_FREQ_HZ 0


/******************************************************************/

#endif  /* end of protection macro */
