// Seed: 1408623750
module module_0 (
    output tri1 void id_0,
    input supply0 id_1,
    input tri id_2,
    input logic id_3,
    input supply0 id_4,
    output logic id_5,
    id_9,
    input uwire id_6,
    output supply0 id_7
);
  always_comb if (1) if (1) id_5 <= id_3;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri0 id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input logic id_7,
    id_11,
    output logic id_8,
    output wor id_9
);
  always @(-1 or -1)
    if (-1) begin : LABEL_0
      @(negedge id_1 - id_7) id_8 <= id_7;
    end
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_2,
      id_7,
      id_6,
      id_8,
      id_5,
      id_9
  );
  parameter id_13 = -1;
  wand id_14, id_15 = -1;
  wire id_16;
endmodule
