INTSTYLE=ise
INFILE=C:\Users\cal\Desktop\School\CST345\Midterm\Problem01\Problem01\exampleVerilog.ncd
OUTFILE=C:\Users\cal\Desktop\School\CST345\Midterm\Problem01\Problem01\exampleVerilog.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=C:\Users\cal\Desktop\School\CST345\Midterm\Problem01\Problem01
LICENSE=WebPack
USER_INFO=210993382_0_0_379
