EESchema Schematic File Version 4
LIBS:clock-module-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "Clock module"
Date "2019-07-10"
Rev "1"
Comp ""
Comment1 "\"8 bit computer\" project by Ben Eater"
Comment2 "From breadboard to PCB by Damiano Lodi"
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 530  720  0    79   ~ 16
Astable LMC555 Timer
Text Notes 550  3150 0    79   ~ 16
Monostable LMC555 Timer
$Sheet
S 2225 1150 1805 1220
U 5D26EDA1
F0 "Astable Timer" 50
F1 "astable-timer.sch" 50
$EndSheet
$Sheet
S 2225 3550 1800 1225
U 5D26F003
F0 "Monostable Timer" 50
F1 "monostable-timer.sch" 50
$EndSheet
$Sheet
S 2225 6050 1800 1225
U 5D28C6D7
F0 "Timer Selection Circuit" 50
F1 "timer-selection-circuit.sch" 50
$EndSheet
Wire Notes Line
	5850 480  5850 7790
Wire Notes Line
	475  5325 5850 5325
Text Notes 575  5575 0    79   ~ 16
Timer Selection Circuit
Wire Notes Line
	475  2900 5850 2900
$EndSCHEMATC
