 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: ripplecarry_201b299                 Date:  2-21-2023,  3:26PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /36  ( 22%) 26  /180  ( 14%) 13 /108 ( 12%)   0  /36  (  0%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18        8/54       15/90       5/17
FB2           3/18        5/54       11/90       9/17
             -----       -----       -----      -----    
              8/36       13/108      26/180     14/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    14      28
Output        :    5           5    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     14          14

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 8 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ripplecarry_201b299.ise'.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                                         Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                           Pts   Inps          No.  Type    Use     Mode Rate State
C4                                             4     5     FB1_2   41   I/O     O       LOW  FAST 
S3                                             4     4     FB1_9   5    I/O     O       LOW  FAST 
S2                                             3     3     FB1_14  13   I/O     O       LOW  FAST 
S1                                             4     4     FB2_2   38   I/O     O       LOW  FAST 
S0                                             3     3     FB2_11  28   I/O     O       LOW  FAST 

** 3 Buried Nodes **

Signal                                         Total Total Loc     Pwr  Reg Init
Name                                           Pts   Inps          Mode State
FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D  2     2     FB1_17  LOW  
FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D  2     2     FB1_18  LOW  
C2/C2_D2                                       4     5     FB2_18  LOW  

** 9 Inputs **

Signal                                         Loc     Pin  Pin     Pin     
Name                                                   No.  Type    Use     
B2                                             FB1_1   40   I/O     I
C0                                             FB1_17  18   I/O     I
B1                                             FB2_1   39   I/O     I
A2                                             FB2_8   31   I/O     I
A0                                             FB2_9   30   I/O     I
A1                                             FB2_10  29   I/O     I
A3                                             FB2_13  23   I/O     I
B0                                             FB2_15  21   I/O     I
B3                                             FB2_16  20   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     I
C4                    4       0     0   1     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
S3                    4       0     0   1     FB1_9   5     I/O     O
(unused)              0       0     0   5     FB1_10  6     I/O     
(unused)              0       0     0   5     FB1_11  7     I/O     
(unused)              0       0     0   5     FB1_12  8     I/O     
(unused)              0       0     0   5     FB1_13  12    I/O     
S2                    3       0     0   2     FB1_14  13    I/O     O
(unused)              0       0     0   5     FB1_15  14    I/O     
(unused)              0       0     0   5     FB1_16  16    I/O     
FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D
                      2       0     0   3     FB1_17  18    I/O     I
FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A1                 4: B1                 7: C2/C2_D2 
  2: A2                 5: B2                 8: FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D 
  3: A3                 6: B3               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C4                   .X..XXXX................................ 5
S3                   .X..X.XX................................ 4
S2                   .X..X.X................................. 3
FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D 
                     ..X..X.................................. 2
FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D 
                     X..X.................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
S1                    4       0     0   1     FB2_2   38    I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O 
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0     0   5     FB2_10  29    I/O     I
S0                    3       0     0   2     FB2_11  28    I/O     O
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     I
(unused)              0       0     0   5     FB2_14  22    I/O     
(unused)              0       0     0   5     FB2_15  21    I/O     I
(unused)              0       0     0   5     FB2_16  20    I/O     I
(unused)              0       0     0   5     FB2_17  19    I/O     
C2/C2_D2              4       0     0   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A0                 3: B1                 5: FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D 
  2: B0                 4: C0               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
S1                   XX.XX................................... 4
S0                   XX.X.................................... 3
C2/C2_D2             XXXXX................................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


C2/C2_D2 <= ((B1 AND 
	NOT FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D)
	OR (C0 AND B0 AND 
	FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D)
	OR (C0 AND A0 AND 
	FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D)
	OR (B0 AND A0 AND 
	FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D));


C4 <= ((B3 AND 
	NOT FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D)
	OR (B2 AND A2 AND 
	FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D)
	OR (B2 AND C2/C2_D2 AND 
	FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D)
	OR (A2 AND C2/C2_D2 AND 
	FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D));


FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D <= A1
	 XOR 
FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D <= B1;


FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D <= A3
	 XOR 
FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D <= B3;


S0 <= NOT (A0
	 XOR 
S0 <= NOT (((C0 AND B0)
	OR (NOT C0 AND NOT B0)));


S1 <= FA1/Mxor_Sum__xor0000/FA1/Mxor_Sum__xor0000_D
	 XOR 
S1 <= ((C0 AND B0)
	OR (C0 AND A0)
	OR (B0 AND A0));


S2 <= NOT (A2
	 XOR 
S2 <= NOT (((B2 AND C2/C2_D2)
	OR (NOT B2 AND NOT C2/C2_D2)));


S3 <= FA3/Mxor_Sum__xor0000/FA3/Mxor_Sum__xor0000_D
	 XOR 
S3 <= ((B2 AND A2)
	OR (B2 AND C2/C2_D2)
	OR (A2 AND C2/C2_D2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 A3                            
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 S3                               27 KPR                           
  6 KPR                              28 S0                            
  7 KPR                              29 A1                            
  8 KPR                              30 A0                            
  9 TDI                              31 A2                            
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 S2                               35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 S1                            
 17 GND                              39 B1                            
 18 C0                               40 B2                            
 19 KPR                              41 C4                            
 20 B3                               42 KPR                           
 21 B0                               43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
