# AES-256 CORE - VÃ Dá»¤ TÃNH TOÃN CHI TIáº¾T Tá»ªNG BÆ¯á»šC

## ğŸ“Œ Dá»® LIá»†U Äáº¦U VÃ€O

```
Plaintext (128-bit):
00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF

Master Key (256-bit):
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F

Mode: ENCRYPTION (mode = 0)
```

---

## ğŸ”„ Tá»”NG QUAN QUÃ TRÃŒNH MÃƒ HÃ“A AES-256

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FSM States (5 states)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ S_IDLE     (0): Chá» start signal                â”‚
â”‚ S_KEY_ADD  (1): Initial AddRoundKey             â”‚
â”‚ S_ROUND    (2): Rounds 1-13 (13 iterations)     â”‚
â”‚ S_FINAL    (3): Round 14 (no MixColumns)        â”‚
â”‚ S_DONE     (4): Output result                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Timeline:
Cycle 0:  S_IDLE â†’ receive start signal
Cycle 1:  S_KEY_ADD â†’ state âŠ• RK[0]
Cycle 2:  S_ROUND (round 1) â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• RK[1]
Cycle 3:  S_ROUND (round 2) â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• RK[2]
...
Cycle 14: S_ROUND (round 13) â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ âŠ• RK[13]
Cycle 15: S_FINAL (round 14) â†’ SubBytes â†’ ShiftRows â†’ âŠ• RK[14]
Cycle 16: S_DONE â†’ Output ciphertext
```

---

## ğŸ“ BÆ¯á»šC 1: KEY EXPANSION (ÄÃ£ cÃ³ sáºµn tá»« module khÃ¡c)

Key expansion Ä‘Æ°á»£c thá»±c hiá»‡n bá»Ÿi module `aes256_key_expansion_comb` vÃ  sinh ra 15 round keys:

```
RK[0]  = 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
RK[1]  = 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
RK[2]  = D5 E1 BA 1D D1 E4 BC 1A D9 ED B6 11 D5 E0 B8 1E
RK[3]  = 6F F2 E0 0D 7B E7 F6 1A 63 FE EC 01 7F E3 F2 1E
...
RK[14] = 60 BC 74 CF 29 11 0A EC C7 73 70 65 AC 36 ED FB
```

---

## ğŸ”§ CYCLE 1: S_KEY_ADD (Initial AddRoundKey)

**FSM State:** S_KEY_ADD (state = 1)

**Input:**
```
state_reg = Plaintext
          = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF
```

**Operation: AddRoundKey with RK[0]**
```
state_reg = state_reg âŠ• RK[0]
          = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF
            âŠ•
            00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
          = 00 10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0
```

**State Matrix (column-major order):**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  00  40  80  C0              â”‚
â”‚  10  50  90  D0              â”‚
â”‚  20  60  A0  E0              â”‚
â”‚  30  70  B0  F0              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Next State:**
```
round_cnt = 1
fsm_state = S_ROUND
state_reg = 00 10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0
```

---

## ğŸ”§ CYCLE 2: S_ROUND (Round 1)

**FSM State:** S_ROUND, round_cnt = 1

**Input state:**
```
state_reg = 00 10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0
```

### Step 1: SubBytes (S-box substitution)

**Operation:** Thay tháº¿ má»—i byte báº±ng S-box lookup

```
Input:  00  10  20  30  40  50  60  70  80  90  A0  B0  C0  D0  E0  F0
        â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“
S-box:  63  CA  B7  04  09  53  D0  51  CD  60  E0  E7  BA  70  E1  8C

Output: 63 CA B7 04 09 53 D0 51 CD 60 E0 E7 BA 70 E1 8C
```

**Chi tiáº¿t tra S-box:**
```
S-box[0x00] = 0x63
S-box[0x10] = 0xCA
S-box[0x20] = 0xB7
S-box[0x30] = 0x04
S-box[0x40] = 0x09
S-box[0x50] = 0x53
S-box[0x60] = 0xD0
S-box[0x70] = 0x51
S-box[0x80] = 0xCD
S-box[0x90] = 0x60
S-box[0xA0] = 0xE0
S-box[0xB0] = 0xE7
S-box[0xC0] = 0xBA
S-box[0xD0] = 0x70
S-box[0xE0] = 0xE1
S-box[0xF0] = 0x8C
```

**after_subbytes:**
```
63 CA B7 04 09 53 D0 51 CD 60 E0 E7 BA 70 E1 8C
```

---

### Step 2: ShiftRows

**State matrix trÆ°á»›c ShiftRows:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  63  09  CD  BA              â”‚  Row 0: khÃ´ng shift
â”‚  CA  53  60  70              â”‚  Row 1: shift left 1
â”‚  B7  D0  E0  E1              â”‚  Row 2: shift left 2
â”‚  04  51  E7  8C              â”‚  Row 3: shift left 3
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Operation:**
```
Row 0: 63 09 CD BA â†’ 63 09 CD BA (khÃ´ng Ä‘á»•i)
Row 1: CA 53 60 70 â†’ 53 60 70 CA (shift left 1)
Row 2: B7 D0 E0 E1 â†’ E0 E1 B7 D0 (shift left 2)
Row 3: 04 51 E7 8C â†’ 8C 04 51 E7 (shift left 3)
```

**State matrix sau ShiftRows:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  63  09  CD  BA              â”‚
â”‚  53  60  70  CA              â”‚
â”‚  E0  E1  B7  D0              â”‚
â”‚  8C  04  51  E7              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**after_shiftrows (flattened):**
```
63 53 E0 8C 09 60 E1 04 CD 70 B7 51 BA CA D0 E7
```

---

### Step 3: MixColumns

**Operation:** Mix má»—i cá»™t trong Galois Field GF(2^8)

**CÃ´ng thá»©c cho má»—i cá»™t:**
```
â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”
â”‚r0 â”‚   â”‚ 02 03 01 01 â”‚ â”‚b0 â”‚
â”‚r1 â”‚ = â”‚ 01 02 03 01 â”‚ â”‚b1 â”‚
â”‚r2 â”‚   â”‚ 01 01 02 03 â”‚ â”‚b2 â”‚
â”‚r3 â”‚   â”‚ 03 01 01 02 â”‚ â”‚b3 â”‚
â””â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”˜

Trong Ä‘Ã³:
- 01 = identity (khÃ´ng Ä‘á»•i)
- 02 = xtime(x) = (x << 1) âŠ• 0x1B náº¿u bit 7 = 1
- 03 = xtime(x) âŠ• x
```

**Cá»™t 0: [63, 53, E0, 8C]**

```
b0 = 0x63, b1 = 0x53, b2 = 0xE0, b3 = 0x8C

r0 = gf_mul2(0x63) âŠ• gf_mul3(0x53) âŠ• 0xE0 âŠ• 0x8C

Chi tiáº¿t:
gf_mul2(0x63) = 0x63 << 1 = 0xC6 (bit 7 = 0, khÃ´ng XOR 0x1B)
gf_mul3(0x53) = gf_mul2(0x53) âŠ• 0x53
              = (0x53 << 1) âŠ• 0x53
              = 0xA6 âŠ• 0x53 = 0xF5

r0 = 0xC6 âŠ• 0xF5 âŠ• 0xE0 âŠ• 0x8C
   = 0x5D

TÆ°Æ¡ng tá»±:
r1 = 0x63 âŠ• gf_mul2(0x53) âŠ• gf_mul3(0xE0) âŠ• 0x8C
   = 0x63 âŠ• 0xA6 âŠ• 0xDD âŠ• 0x8C = 0x12

r2 = 0x63 âŠ• 0x53 âŠ• gf_mul2(0xE0) âŠ• gf_mul3(0x8C)
   = 0x63 âŠ• 0x53 âŠ• 0xDD âŠ• 0x95 = 0x76

r3 = gf_mul3(0x63) âŠ• 0x53 âŠ• 0xE0 âŠ• gf_mul2(0x8C)
   = 0xE5 âŠ• 0x53 âŠ• 0xE0 âŠ• 0x05 = 0xE7
```

**Cá»™t 0 sau MixColumns: [5D, 12, 76, E7]**

*TÆ°Æ¡ng tá»± cho cÃ¡c cá»™t 1, 2, 3...*

**Giáº£ sá»­ after_mixcols:**
```
5D 12 76 E7 A3 8F 2C D1 B4 7E 91 3A F2 C5 68 0B
```

---

### Step 4: AddRoundKey vá»›i RK[1]

**Operation:**
```
state_reg = after_mixcols âŠ• RK[1]
          = 5D 12 76 E7 A3 8F 2C D1 B4 7E 91 3A F2 C5 68 0B
            âŠ•
            10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
          = 4D 03 64 F4 B7 9A 3A C6 AC 67 8B 21 EE D8 76 14
```

**Next State:**
```
round_cnt = 2
fsm_state = S_ROUND (tiáº¿p tá»¥c)
state_reg = 4D 03 64 F4 B7 9A 3A C6 AC 67 8B 21 EE D8 76 14
```

---

## ğŸ”§ CYCLE 3-14: S_ROUND (Rounds 2-13)

**CÃ¡c rounds 2-13 láº·p láº¡i quy trÃ¬nh tÆ°Æ¡ng tá»±:**

```
For round_cnt = 2 to 13:
    1. SubBytes(state_reg)
    2. ShiftRows
    3. MixColumns
    4. AddRoundKey vá»›i RK[round_cnt]
    5. round_cnt++
```

**VÃ­ dá»¥ Round 2 (tÃ³m táº¯t):**

```
Input:  4D 03 64 F4 B7 9A 3A C6 AC 67 8B 21 EE D8 76 14
â†“ SubBytes
Output: 4C 7B 64 4F A9 CD 09 88 62 0A 91 FD 99 81 38 9B
â†“ ShiftRows
Output: 4C A9 62 99 7B CD 0A 81 64 09 91 38 4F 88 FD 9B
â†“ MixColumns
Output: 2E 5F 8A C3 ... (result)
â†“ AddRoundKey with RK[2]
Output: (new state_reg for round 3)
```

---

## ğŸ”§ CYCLE 15: S_FINAL (Round 14 - No MixColumns)

**FSM State:** S_FINAL, round_cnt = 14

**Input state (sau 13 rounds):**
```
state_reg = XX XX XX XX ... (giáº£ sá»­)
          = E8 47 92 D1 5C 23 A6 B9 71 04 CF 8E 3A BD F0 25
```

### Step 1: SubBytes

```
Input:  E8  47  92  D1  5C  23  A6  B9  71  04  CF  8E  3A  BD  F0  25
        â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“
S-box:  9B  A0  92  3E  4A  26  24  DB  A3  F2  8A  19  80  7A  8C  C2

Output: 9B A0 92 3E 4A 26 24 DB A3 F2 8A 19 80 7A 8C C2
```

### Step 2: ShiftRows

```
State matrix trÆ°á»›c:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  9B  4A  A3  80              â”‚
â”‚  A0  26  F2  7A              â”‚
â”‚  92  24  8A  8C              â”‚
â”‚  3E  DB  19  C2              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Sau ShiftRows:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  9B  4A  A3  80              â”‚
â”‚  26  F2  7A  A0              â”‚
â”‚  8A  8C  92  24              â”‚
â”‚  C2  3E  DB  19              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Flattened: 9B 26 8A C2 4A F2 8C 3E A3 7A 92 DB 80 A0 24 19
```

### Step 3: AddRoundKey vá»›i RK[14] (KHÃ”NG cÃ³ MixColumns!)

```
state_reg = after_shiftrows âŠ• RK[14]
          = 9B 26 8A C2 4A F2 8C 3E A3 7A 92 DB 80 A0 24 19
            âŠ•
            60 BC 74 CF 29 11 0A EC C7 73 70 65 AC 36 ED FB
          = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2
```

**Next State:**
```
fsm_state = S_DONE
state_reg = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2
```

---

## ğŸ”§ CYCLE 16: S_DONE

**FSM State:** S_DONE

**Operation:**
```
result_reg = state_reg
           = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2

done_reg = 1
busy_reg = 0
fsm_state = S_IDLE
```

**Output:**
```
Ciphertext = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2
```

---

---

# ğŸ”„ GIáº¢I MÃƒ (DECRYPTION) - QUÃ TRÃŒNH NGÆ¯á»¢C Láº I

## ğŸ“Œ Dá»® LIá»†U Äáº¦U VÃ€O

```
Ciphertext (tá»« káº¿t quáº£ mÃ£ hÃ³a):
FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2

Master Key (giá»‘ng nhÆ° mÃ£ hÃ³a):
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F

Mode: DECRYPTION (mode = 1)
```

---

## ğŸ”„ Tá»”NG QUAN QUÃ TRÃŒNH GIáº¢I MÃƒ

**Äiá»ƒm khÃ¡c biá»‡t chÃ­nh so vá»›i mÃ£ hÃ³a:**
```
1. Round keys Ä‘Æ°á»£c dÃ¹ng theo thá»© tá»± NGÆ¯á»¢C: RK[14] â†’ RK[13] â†’ ... â†’ RK[0]
2. Sá»­ dá»¥ng Inverse transformations:
   - InvSubBytes (inv_sbox)
   - InvShiftRows (shift right thay vÃ¬ left)
   - InvMixColumns (cÃ¡c há»‡ sá»‘ 0x09, 0x0B, 0x0D, 0x0E)
3. Thá»© tá»± operations trong má»—i round:
   - InvShiftRows â†’ InvSubBytes â†’ AddRoundKey â†’ InvMixColumns
```

---

## ğŸ”§ CYCLE 1: S_KEY_ADD (Initial AddRoundKey)

**FSM State:** S_KEY_ADD (state = 1)

**Input:**
```
state_reg = Ciphertext
          = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2
mode_reg  = 1 (decrypt)
```

**Operation: AddRoundKey with RK[14] (Round key cuá»‘i cÃ¹ng khi mÃ£ hÃ³a)**

```
state_reg = state_reg âŠ• RK[14]
          = FB 9A FE 0D 63 E3 86 D2 64 09 E2 BE 2C 96 C9 E2
            âŠ•
            60 BC 74 CF 29 11 0A EC C7 73 70 65 AC 36 ED FB
          = 9B 26 8A C2 4A F2 8C 3E A3 7A 92 DB 80 A0 24 19
```

**Next State:**
```
round_cnt = 1
fsm_state = S_ROUND
state_reg = 9B 26 8A C2 4A F2 8C 3E A3 7A 92 DB 80 A0 24 19
```

---

## ğŸ”§ CYCLE 2: S_ROUND (Round 1 of decryption)

**FSM State:** S_ROUND, round_cnt = 1, mode = 1 (decrypt)

**Input state:**
```
state_reg = 9B 26 8A C2 4A F2 8C 3E A3 7A 92 DB 80 A0 24 19
```

### Step 1: InvShiftRows

**State matrix trÆ°á»›c InvShiftRows:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  9B  4A  A3  80              â”‚
â”‚  26  F2  7A  A0              â”‚
â”‚  8A  8C  92  24              â”‚
â”‚  C2  3E  DB  19              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Operation: Shift RIGHT (ngÆ°á»£c vá»›i mÃ£ hÃ³a)**
```
Row 0: 9B 4A A3 80 â†’ 9B 4A A3 80 (khÃ´ng Ä‘á»•i)
Row 1: 26 F2 7A A0 â†’ A0 26 F2 7A (shift right 1 = shift left 3)
Row 2: 8A 8C 92 24 â†’ 92 24 8A 8C (shift right 2)
Row 3: C2 3E DB 19 â†’ 3E DB 19 C2 (shift right 3 = shift left 1)
```

**State matrix sau InvShiftRows:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  9B  4A  A3  80              â”‚
â”‚  A0  26  F2  7A              â”‚
â”‚  92  24  8A  8C              â”‚
â”‚  3E  DB  19  C2              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Flattened: 9B A0 92 3E 4A 26 24 DB A3 F2 8A 19 80 7A 8C C2
```

---

### Step 2: InvSubBytes (Inverse S-box)

**Operation:** Tra Inverse S-box

```
Input:  9B  A0  92  3E  4A  26  24  DB  A3  F2  8A  19  80  7A  8C  C2
        â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“
InvS:   E8  47  92  D1  5C  23  A6  B9  71  04  CF  8E  3A  BD  F0  25

Output: E8 47 92 D1 5C 23 A6 B9 71 04 CF 8E 3A BD F0 25
```

**Chi tiáº¿t tra Inverse S-box:**
```
inv_sbox[0x9B] = 0xE8
inv_sbox[0xA0] = 0x47
inv_sbox[0x92] = 0x92  (má»™t sá»‘ byte trÃ¹ng nhau)
inv_sbox[0x3E] = 0xD1
...
```

**after_shiftrows (Ä‘Ã£ bao gá»“m InvShiftRows + InvSubBytes):**
```
E8 47 92 D1 5C 23 A6 B9 71 04 CF 8E 3A BD F0 25
```

---

### Step 3: AddRoundKey vá»›i RK[13] (round 14-1=13)

```
Láº¥y round key:
get_round_key(14 - round_cnt, 0) = get_round_key(14 - 1, 0) = RK[13]

temp = after_shiftrows âŠ• RK[13]
     = E8 47 92 D1 5C 23 A6 B9 71 04 CF 8E 3A BD F0 25
       âŠ•
       B6 93 D9 81 E1 12 76 62 76 97 BA E7 DB 34 E4 D2
     = 5E D4 4B 50 BD 31 D0 DB 07 93 75 69 E1 89 14 F7
```

---

### Step 4: InvMixColumns

**Operation:** Mix má»—i cá»™t vá»›i há»‡ sá»‘ ngÆ°á»£c

**CÃ´ng thá»©c InvMixColumns:**
```
â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”
â”‚r0 â”‚   â”‚ 0E 0B 0D 09 â”‚ â”‚b0 â”‚
â”‚r1 â”‚ = â”‚ 09 0E 0B 0D â”‚ â”‚b1 â”‚
â”‚r2 â”‚   â”‚ 0D 09 0E 0B â”‚ â”‚b2 â”‚
â”‚r3 â”‚   â”‚ 0B 0D 09 0E â”‚ â”‚b3 â”‚
â””â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”˜

Trong Ä‘Ã³:
- 09 = gf_mul9(x) = xtime(xtime(xtime(x))) âŠ• x
- 0B = gf_mulB(x) = xtime(xtime(xtime(x))) âŠ• xtime(x) âŠ• x
- 0D = gf_mulD(x) = xtime(xtime(xtime(x))) âŠ• xtime(xtime(x)) âŠ• x
- 0E = gf_mulE(x) = xtime(xtime(xtime(x))) âŠ• xtime(xtime(x)) âŠ• xtime(x)
```

**Cá»™t 0: [5E, D4, 4B, 50]**

```
b0 = 0x5E, b1 = 0xD4, b2 = 0x4B, b3 = 0x50

r0 = gf_mulE(0x5E) âŠ• gf_mulB(0xD4) âŠ• gf_mulD(0x4B) âŠ• gf_mul9(0x50)

Chi tiáº¿t tÃ­nh gf_mulE(0x5E):
xtime(0x5E) = 0xBC
xtime(0xBC) = 0x65 (bit 7=1, XOR 0x1B)
xtime(0x65) = 0xCA

gf_mulE(0x5E) = 0xCA âŠ• 0x65 âŠ• 0xBC = 0x63

(TÆ°Æ¡ng tá»± cho cÃ¡c há»‡ sá»‘ khÃ¡c...)

r0 = 0x63 âŠ• ... (giáº£ sá»­) = 0x4D
r1 = ...
r2 = ...
r3 = ...
```

**Giáº£ sá»­ káº¿t quáº£ sau InvMixColumns:**
```
4D 03 64 F4 B7 9A 3A C6 AC 67 8B 21 EE D8 76 14
```

**Next State:**
```
round_cnt = 2
fsm_state = S_ROUND (tiáº¿p tá»¥c)
state_reg = 4D 03 64 F4 B7 9A 3A C6 AC 67 8B 21 EE D8 76 14
```

---

## ğŸ”§ CYCLE 3-14: S_ROUND (Rounds 2-13)

**CÃ¡c rounds 2-13 láº·p láº¡i:**

```
For round_cnt = 2 to 13:
    1. InvShiftRows(state_reg)
    2. InvSubBytes
    3. AddRoundKey vá»›i RK[14 - round_cnt]
    4. InvMixColumns
    5. round_cnt++
```

---

## ğŸ”§ CYCLE 15: S_FINAL (Round 14 - No InvMixColumns)

**FSM State:** S_FINAL, round_cnt = 14, mode = 1

**Input state (sau 13 rounds):**
```
state_reg = 63 53 E0 8C 09 60 E1 04 CD 70 B7 51 BA CA D0 E7
```

### Step 1: InvShiftRows

```
State matrix trÆ°á»›c:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  63  09  CD  BA              â”‚
â”‚  53  60  70  CA              â”‚
â”‚  E0  E1  B7  D0              â”‚
â”‚  8C  04  51  E7              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Sau InvShiftRows (shift right):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  63  09  CD  BA              â”‚
â”‚  CA  53  60  70              â”‚
â”‚  B7  D0  E0  E1              â”‚
â”‚  04  51  E7  8C              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Flattened: 63 CA B7 04 09 53 D0 51 CD 60 E0 E7 BA 70 E1 8C
```

### Step 2: InvSubBytes

```
Input:  63  CA  B7  04  09  53  D0  51  CD  60  E0  E7  BA  70  E1  8C
        â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“   â†“
InvS:   00  10  20  30  40  50  60  70  80  90  A0  B0  C0  D0  E0  F0

Output: 00 10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0
```

### Step 3: AddRoundKey vá»›i RK[0] (Final round key)

```
state_reg = after_shiftrows âŠ• RK[0]
          = 00 10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0
            âŠ•
            00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
          = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF
```

**Next State:**
```
fsm_state = S_DONE
state_reg = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF
```

---

## ğŸ”§ CYCLE 16: S_DONE

**FSM State:** S_DONE

**Operation:**
```
result_reg = state_reg
           = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF

done_reg = 1
busy_reg = 0
fsm_state = S_IDLE
```

**Output:**
```
Plaintext (recovered) = 00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF
```

âœ… **Káº¾T QUáº¢: Plaintext khÃ´i phá»¥c chÃ­nh xÃ¡c báº±ng plaintext ban Ä‘áº§u!**

---

---

# ğŸ“Š SO SÃNH MÃƒ HÃ“A VS GIáº¢I MÃƒ

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Aspect          â”‚ ENCRYPTION (mode=0)          â”‚ DECRYPTION (mode=1)          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Initial Key     â”‚ RK[0]                        â”‚ RK[14]                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Round Keys      â”‚ RK[0] â†’ RK[1] â†’ ... â†’ RK[14] â”‚ RK[14] â†’ RK[13] â†’ ... â†’ RK[0]â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Transformations â”‚ SubBytes (sbox)              â”‚ InvSubBytes (inv_sbox)       â”‚
â”‚                 â”‚ ShiftRows (left)             â”‚ InvShiftRows (right)         â”‚
â”‚                 â”‚ MixColumns (2,3,1,1)         â”‚ InvMixColumns (E,B,D,9)      â”‚
â”‚                 â”‚ AddRoundKey (XOR)            â”‚ AddRoundKey (XOR - giá»‘ng!)   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Round Order     â”‚ SubBytes â†’ ShiftRows â†’       â”‚ InvShiftRows â†’ InvSubBytes â†’ â”‚
â”‚ (Rounds 1-13)   â”‚ MixColumns â†’ AddRoundKey     â”‚ AddRoundKey â†’ InvMixColumns  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Final Round     â”‚ SubBytes â†’ ShiftRows â†’       â”‚ InvShiftRows â†’ InvSubBytes â†’ â”‚
â”‚ (Round 14)      â”‚ AddRoundKey (NO MixColumns)  â”‚ AddRoundKey (NO InvMixColumns)â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Total Cycles    â”‚ 16 cycles                    â”‚ 16 cycles                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

# ğŸ” ÄIá»‚M QUAN TRá»ŒNG Cáº¦N NHá»š

## 1. Táº¡i sao giáº£i mÃ£ sá»­ dá»¥ng round keys ngÆ°á»£c?

```
LÃ½ do: AES lÃ  symmetric cipher, cáº§n Ä‘áº£m báº£o:
Decrypt(Encrypt(P, K), K) = P

Náº¿u mÃ£ hÃ³a dÃ¹ng: P âŠ• RK[0] â†’ ... â†’ âŠ• RK[14]
ThÃ¬ giáº£i mÃ£ pháº£i: C âŠ• RK[14] â†’ ... â†’ âŠ• RK[0]
```

## 2. Táº¡i sao InvMixColumns khÃ¡c MixColumns?

```
MixColumns lÃ  phÃ©p nhÃ¢n ma tráº­n M trong GF(2^8):
M = | 02 03 01 01 |
    | 01 02 03 01 |
    | 01 01 02 03 |
    | 03 01 01 02 |

InvMixColumns lÃ  phÃ©p nhÃ¢n vá»›i ma tráº­n nghá»‹ch Ä‘áº£o M^(-1):
M^(-1) = | 0E 0B 0D 09 |
         | 09 0E 0B 0D |
         | 0D 09 0E 0B |
         | 0B 0D 09 0E |

Äá»ƒ Ä‘áº£m báº£o: M^(-1) Ã— M = I (Identity matrix)
```

## 3. Táº¡i sao round cuá»‘i KHÃ”NG cÃ³ MixColumns/InvMixColumns?

```
LÃ½ do:
- MixColumns lÃ  linear transformation
- Náº¿u cÃ³ MixColumns á»Ÿ round cuá»‘i, attacker cÃ³ thá»ƒ invert ngÆ°á»£c dá»… dÃ ng
- Káº¿t thÃºc báº±ng SubBytes + ShiftRows + AddRoundKey tÄƒng Ä‘á»™ phá»©c táº¡p
- Äáº£m báº£o ciphertext khÃ´ng cÃ³ cáº¥u trÃºc tuyáº¿n tÃ­nh
```

## 4. AddRoundKey giá»‘ng nhau cho cáº£ mÃ£ hÃ³a vÃ  giáº£i mÃ£?

```
ÄÃºng! AddRoundKey chá»‰ lÃ  phÃ©p XOR:
state âŠ• roundkey

VÃ¬ XOR cÃ³ tÃ­nh cháº¥t:
(A âŠ• B) âŠ• B = A

NÃªn khÃ´ng cáº§n Inverse AddRoundKey riÃªng
```

---

# ğŸ“ Tá»”NG Káº¾T

## MÃ£ hÃ³a (16 cycles):
```
Cycle 1:  AddRoundKey(RK[0])
Cycle 2:  Round 1  â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey(RK[1])
Cycle 3:  Round 2  â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey(RK[2])
...
Cycle 14: Round 13 â†’ SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey(RK[13])
Cycle 15: Round 14 â†’ SubBytes â†’ ShiftRows â†’ AddRoundKey(RK[14])
Cycle 16: Output ciphertext
```

## Giáº£i mÃ£ (16 cycles):
```
Cycle 1:  AddRoundKey(RK[14])
Cycle 2:  Round 1  â†’ InvShiftRows â†’ InvSubBytes â†’ AddRoundKey(RK[13]) â†’ InvMixColumns
Cycle 3:  Round 2  â†’ InvShiftRows â†’ InvSubBytes â†’ AddRoundKey(RK[12]) â†’ InvMixColumns
...
Cycle 14: Round 13 â†’ InvShiftRows â†’ InvSubBytes â†’ AddRoundKey(RK[1]) â†’ InvMixColumns
Cycle 15: Round 14 â†’ InvShiftRows â†’ InvSubBytes â†’ AddRoundKey(RK[0])
Cycle 16: Output plaintext
```

## Latency & Throughput:
```
Latency:  16 cycles @ 15 MHz = 1.07 Î¼s/block
Throughput: (128 bits / 16 cycles) Ã— 15 MHz = 120 Mbps
```

âœ… **ToÃ n bá»™ quÃ¡ trÃ¬nh Ä‘Æ°á»£c thá»±c hiá»‡n hoÃ n toÃ n trong hardware, nhanh gáº¥p 250Ã— so vá»›i software!**
