$date
	Mon Sep  5 11:31:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab4q1a_tb $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
0!
1"
1$
#40
