Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 26 10:21:56 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedWave_BASYS3_timing_summary_routed.rpt -pb LedWave_BASYS3_timing_summary_routed.pb -rpx LedWave_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedWave_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.123        0.000                      0                   42        0.245        0.000                      0                   42        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.123        0.000                      0                   42        0.245        0.000                      0                   42        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.966ns (24.944%)  route 2.907ns (75.056%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.624     5.145    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.980     6.544    MY_DESIGN/count[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.299     6.843 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_6/O
                         net (fo=1, routed)           0.815     7.658    MY_DESIGN/PULSE_GENERATOR.count[23]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_2/O
                         net (fo=24, routed)          1.112     8.894    MY_DESIGN/PULSE_GENERATOR.count[23]_i_2_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.124     9.018 r  MY_DESIGN/PULSE_GENERATOR.count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.018    MY_DESIGN/count_0[6]
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.031    15.141    MY_DESIGN/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.994ns (25.483%)  route 2.907ns (74.517%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.624     5.145    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.980     6.544    MY_DESIGN/count[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.299     6.843 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_6/O
                         net (fo=1, routed)           0.815     7.658    MY_DESIGN/PULSE_GENERATOR.count[23]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_2/O
                         net (fo=24, routed)          1.112     8.894    MY_DESIGN/PULSE_GENERATOR.count[23]_i_2_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.152     9.046 r  MY_DESIGN/PULSE_GENERATOR.count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.046    MY_DESIGN/count_0[9]
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[9]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.075    15.185    MY_DESIGN/PULSE_GENERATOR.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 2.103ns (55.019%)  route 1.719ns (44.981%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  MY_DESIGN/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.447    MY_DESIGN/count0_carry__2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.564 r  MY_DESIGN/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    MY_DESIGN/count0_carry__3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.783 r  MY_DESIGN/count0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.641    MY_DESIGN/data0[21]
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.323     8.964 r  MY_DESIGN/PULSE_GENERATOR.count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.964    MY_DESIGN/count_0[21]
    SLICE_X3Y31          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    MY_DESIGN/CLK
    SLICE_X3Y31          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.075    15.164    MY_DESIGN/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.073ns (55.487%)  route 1.663ns (44.513%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  MY_DESIGN/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.447    MY_DESIGN/count0_carry__2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.770 r  MY_DESIGN/count0_carry__3/O[1]
                         net (fo=1, routed)           0.801     8.571    MY_DESIGN/data0[18]
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.306     8.877 r  MY_DESIGN/PULSE_GENERATOR.count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.877    MY_DESIGN/count_0[18]
    SLICE_X3Y31          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    MY_DESIGN/CLK
    SLICE_X3Y31          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.029    15.118    MY_DESIGN/PULSE_GENERATOR.count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.986ns (53.569%)  route 1.721ns (46.431%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  MY_DESIGN/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.447    MY_DESIGN/count0_carry__2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.666 r  MY_DESIGN/count0_carry__3/O[0]
                         net (fo=1, routed)           0.859     8.526    MY_DESIGN/data0[17]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.323     8.849 r  MY_DESIGN/PULSE_GENERATOR.count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.849    MY_DESIGN/count_0[17]
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.075    15.163    MY_DESIGN/PULSE_GENERATOR.count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.966ns (26.581%)  route 2.668ns (73.419%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.624     5.145    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.980     6.544    MY_DESIGN/count[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.299     6.843 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_6/O
                         net (fo=1, routed)           0.815     7.658    MY_DESIGN/PULSE_GENERATOR.count[23]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_2/O
                         net (fo=24, routed)          0.874     8.655    MY_DESIGN/PULSE_GENERATOR.count[23]_i_2_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.779 r  MY_DESIGN/PULSE_GENERATOR.count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.779    MY_DESIGN/count_0[2]
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)        0.031    15.115    MY_DESIGN/PULSE_GENERATOR.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.956ns (54.062%)  route 1.662ns (45.937%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.653 r  MY_DESIGN/count0_carry__2/O[1]
                         net (fo=1, routed)           0.800     8.453    MY_DESIGN/data0[14]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.306     8.759 r  MY_DESIGN/PULSE_GENERATOR.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.759    MY_DESIGN/count_0[14]
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.031    15.119    MY_DESIGN/PULSE_GENERATOR.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 2.095ns (57.405%)  route 1.555ns (42.595%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.447 r  MY_DESIGN/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.447    MY_DESIGN/count0_carry__2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.762 r  MY_DESIGN/count0_carry__3/O[3]
                         net (fo=1, routed)           0.693     8.455    MY_DESIGN/data0[20]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.336     8.791 r  MY_DESIGN/PULSE_GENERATOR.count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.791    MY_DESIGN/count_0[20]
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.075    15.163    MY_DESIGN/PULSE_GENERATOR.count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.961ns (26.480%)  route 2.668ns (73.520%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.624     5.145    MY_DESIGN/CLK
    SLICE_X3Y28          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  MY_DESIGN/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.980     6.544    MY_DESIGN/count[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.299     6.843 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_6/O
                         net (fo=1, routed)           0.815     7.658    MY_DESIGN/PULSE_GENERATOR.count[23]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  MY_DESIGN/PULSE_GENERATOR.count[23]_i_2/O
                         net (fo=24, routed)          0.874     8.655    MY_DESIGN/PULSE_GENERATOR.count[23]_i_2_n_0
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.119     8.774 r  MY_DESIGN/PULSE_GENERATOR.count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.774    MY_DESIGN/count_0[3]
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.504    14.845    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)        0.075    15.159    MY_DESIGN/PULSE_GENERATOR.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.869ns (52.085%)  route 1.719ns (47.915%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.620     5.141    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  MY_DESIGN/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.862     6.459    MY_DESIGN/count[1]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.096 r  MY_DESIGN/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.096    MY_DESIGN/count0_carry_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  MY_DESIGN/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    MY_DESIGN/count0_carry__0_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  MY_DESIGN/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.330    MY_DESIGN/count0_carry__1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.549 r  MY_DESIGN/count0_carry__2/O[0]
                         net (fo=1, routed)           0.857     8.407    MY_DESIGN/data0[13]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.323     8.730 r  MY_DESIGN/PULSE_GENERATOR.count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.730    MY_DESIGN/count_0[13]
    SLICE_X3Y29          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    MY_DESIGN/CLK
    SLICE_X3Y29          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.075    15.163    MY_DESIGN/PULSE_GENERATOR.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MY_DESIGN/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  MY_DESIGN/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.774    MY_DESIGN/count[0]
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  MY_DESIGN/PULSE_GENERATOR.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    MY_DESIGN/count_0[0]
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    MY_DESIGN/CLK
    SLICE_X3Y26          FDCE                                         r  MY_DESIGN/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.105     1.571    MY_DESIGN/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 MY_DESIGN/FSM_onehot_currentState_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  MY_DESIGN/FSM_onehot_currentState_reg[13]/Q
                         net (fo=4, routed)           0.161     1.759    MY_DESIGN/FSM_onehot_currentState_reg_n_0_[13]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.102     1.861 r  MY_DESIGN/FSM_onehot_currentState[13]_i_1/O
                         net (fo=1, routed)           0.000     1.861    MY_DESIGN/FSM_onehot_currentState[13]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[13]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.107     1.577    MY_DESIGN/FSM_onehot_currentState_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MY_DESIGN/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.187ns (45.575%)  route 0.223ns (54.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    MY_DESIGN/CLK
    SLICE_X1Y30          FDRE                                         r  MY_DESIGN/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MY_DESIGN/pulse_reg/Q
                         net (fo=18, routed)          0.223     1.834    MY_DESIGN/pulse
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.046     1.880 r  MY_DESIGN/FSM_onehot_currentState[17]_i_1/O
                         net (fo=1, routed)           0.000     1.880    MY_DESIGN/FSM_onehot_currentState[17]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    MY_DESIGN/CLK
    SLICE_X1Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[17]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.107     1.592    MY_DESIGN/FSM_onehot_currentState_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 MY_DESIGN/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.442%)  route 0.223ns (54.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    MY_DESIGN/CLK
    SLICE_X1Y30          FDRE                                         r  MY_DESIGN/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MY_DESIGN/pulse_reg/Q
                         net (fo=18, routed)          0.223     1.834    MY_DESIGN/pulse
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045     1.879 r  MY_DESIGN/FSM_onehot_currentState[16]_i_1/O
                         net (fo=1, routed)           0.000     1.879    MY_DESIGN/FSM_onehot_currentState[16]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    MY_DESIGN/CLK
    SLICE_X1Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[16]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.091     1.576    MY_DESIGN/FSM_onehot_currentState_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 MY_DESIGN/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.345%)  route 0.224ns (54.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    MY_DESIGN/CLK
    SLICE_X1Y30          FDRE                                         r  MY_DESIGN/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MY_DESIGN/pulse_reg/Q
                         net (fo=18, routed)          0.224     1.835    MY_DESIGN/pulse
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  MY_DESIGN/FSM_onehot_currentState[12]_i_1/O
                         net (fo=1, routed)           0.000     1.880    MY_DESIGN/FSM_onehot_currentState[12]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    MY_DESIGN/CLK
    SLICE_X3Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[12]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.091     1.575    MY_DESIGN/FSM_onehot_currentState_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MY_DESIGN/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.187ns (44.642%)  route 0.232ns (55.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    MY_DESIGN/CLK
    SLICE_X4Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MY_DESIGN/FSM_onehot_currentState_reg[2]/Q
                         net (fo=4, routed)           0.232     1.842    MY_DESIGN/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.046     1.888 r  MY_DESIGN/FSM_onehot_currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    MY_DESIGN/FSM_onehot_currentState[3]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    MY_DESIGN/CLK
    SLICE_X4Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.107     1.576    MY_DESIGN/FSM_onehot_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MY_DESIGN/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    MY_DESIGN/CLK
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MY_DESIGN/FSM_onehot_currentState_reg[8]/Q
                         net (fo=4, routed)           0.236     1.845    MY_DESIGN/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.043     1.888 r  MY_DESIGN/FSM_onehot_currentState[9]_i_1/O
                         net (fo=1, routed)           0.000     1.888    MY_DESIGN/FSM_onehot_currentState[9]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    MY_DESIGN/CLK
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.107     1.575    MY_DESIGN/FSM_onehot_currentState_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 MY_DESIGN/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.708%)  route 0.221ns (54.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    MY_DESIGN/CLK
    SLICE_X4Y31          FDPE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  MY_DESIGN/FSM_onehot_currentState_reg[0]/Q
                         net (fo=1, routed)           0.221     1.831    MY_DESIGN/FSM_onehot_currentState_reg_n_0_[0]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  MY_DESIGN/FSM_onehot_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    MY_DESIGN/FSM_onehot_currentState[1]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    MY_DESIGN/CLK
    SLICE_X4Y31          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.091     1.560    MY_DESIGN/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 MY_DESIGN/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.189ns (41.046%)  route 0.271ns (58.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    MY_DESIGN/CLK
    SLICE_X1Y30          FDRE                                         r  MY_DESIGN/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MY_DESIGN/pulse_reg/Q
                         net (fo=18, routed)          0.271     1.883    MY_DESIGN/pulse
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.048     1.931 r  MY_DESIGN/FSM_onehot_currentState[11]_i_1/O
                         net (fo=1, routed)           0.000     1.931    MY_DESIGN/FSM_onehot_currentState[11]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    MY_DESIGN/CLK
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[11]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.107     1.610    MY_DESIGN/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 MY_DESIGN/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DESIGN/FSM_onehot_currentState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    MY_DESIGN/CLK
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MY_DESIGN/FSM_onehot_currentState_reg[8]/Q
                         net (fo=4, routed)           0.236     1.845    MY_DESIGN/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  MY_DESIGN/FSM_onehot_currentState[8]_i_1/O
                         net (fo=1, routed)           0.000     1.890    MY_DESIGN/FSM_onehot_currentState[8]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    MY_DESIGN/CLK
    SLICE_X4Y30          FDCE                                         r  MY_DESIGN/FSM_onehot_currentState_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    MY_DESIGN/FSM_onehot_currentState_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    MY_DESIGN/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    MY_DESIGN/FSM_onehot_currentState_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    MY_DESIGN/FSM_onehot_currentState_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    MY_DESIGN/FSM_onehot_currentState_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    MY_DESIGN/FSM_onehot_currentState_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    MY_DESIGN/FSM_onehot_currentState_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    MY_DESIGN/FSM_onehot_currentState_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    MY_DESIGN/FSM_onehot_currentState_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    MY_DESIGN/FSM_onehot_currentState_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    MY_DESIGN/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    MY_DESIGN/FSM_onehot_currentState_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    MY_DESIGN/FSM_onehot_currentState_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    MY_DESIGN/FSM_onehot_currentState_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    MY_DESIGN/FSM_onehot_currentState_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    MY_DESIGN/FSM_onehot_currentState_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    MY_DESIGN/FSM_onehot_currentState_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    MY_DESIGN/FSM_onehot_currentState_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    MY_DESIGN/FSM_onehot_currentState_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    MY_DESIGN/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    MY_DESIGN/PULSE_GENERATOR.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    MY_DESIGN/PULSE_GENERATOR.count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    MY_DESIGN/PULSE_GENERATOR.count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    MY_DESIGN/PULSE_GENERATOR.count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    MY_DESIGN/PULSE_GENERATOR.count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    MY_DESIGN/PULSE_GENERATOR.count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    MY_DESIGN/PULSE_GENERATOR.count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    MY_DESIGN/PULSE_GENERATOR.count_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    MY_DESIGN/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    MY_DESIGN/FSM_onehot_currentState_reg[0]/C



