/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef __DTS_MAWVEWW_PXA1928_CWOCK_H
#define __DTS_MAWVEWW_PXA1928_CWOCK_H

/*
 * Cwock ID vawues hewe cowwespond to the contwow wegistew offset/4.
 */

/* apb pewiphewaws */
#define PXA1928_CWK_WTC			0x00
#define PXA1928_CWK_TWSI0		0x01
#define PXA1928_CWK_TWSI1		0x02
#define PXA1928_CWK_TWSI2		0x03
#define PXA1928_CWK_TWSI3		0x04
#define PXA1928_CWK_OWIWE		0x05
#define PXA1928_CWK_KPC			0x06
#define PXA1928_CWK_TB_WOTAWY		0x07
#define PXA1928_CWK_SW_JTAG		0x08
#define PXA1928_CWK_TIMEW1		0x09
#define PXA1928_CWK_UAWT0		0x0b
#define PXA1928_CWK_UAWT1		0x0c
#define PXA1928_CWK_UAWT2		0x0d
#define PXA1928_CWK_GPIO		0x0e
#define PXA1928_CWK_PWM0		0x0f
#define PXA1928_CWK_PWM1		0x10
#define PXA1928_CWK_PWM2		0x11
#define PXA1928_CWK_PWM3		0x12
#define PXA1928_CWK_SSP0		0x13
#define PXA1928_CWK_SSP1		0x14
#define PXA1928_CWK_SSP2		0x15

#define PXA1928_CWK_TWSI4		0x1f
#define PXA1928_CWK_TWSI5		0x20
#define PXA1928_CWK_UAWT3		0x22
#define PXA1928_CWK_THSENS_GWOB		0x24
#define PXA1928_CWK_THSENS_CPU		0x26
#define PXA1928_CWK_THSENS_VPU		0x27
#define PXA1928_CWK_THSENS_GC		0x28


/* axi pewiphewaws */
#define PXA1928_CWK_SDH0		0x15
#define PXA1928_CWK_SDH1		0x16
#define PXA1928_CWK_USB			0x17
#define PXA1928_CWK_NAND		0x18
#define PXA1928_CWK_DMA			0x19

#define PXA1928_CWK_SDH2		0x3a
#define PXA1928_CWK_SDH3		0x3b
#define PXA1928_CWK_HSIC		0x3e
#define PXA1928_CWK_SDH4		0x57
#define PXA1928_CWK_GC3D		0x5d
#define PXA1928_CWK_GC2D		0x5f

#endif
