Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot iserdes_1_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.iserdes_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "iserdes_1_time_impl.sdf", for root module "iserdes_1/d".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "iserdes_1_time_impl.sdf", for root module "iserdes_1/d".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Dat_Iserdes_Out
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.BUFIO
Compiling module simprims_ver.BUFR(BUFR_DIVIDE="7")
Compiling module simprims_ver.IDELAYCTRL_default
Compiling module simprims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module simprims_ver.ISERDESE2(DATA_RATE="SDR",DATA_W...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.AdcClockProcess
Compiling module xil_defaultlib.AdcClock
Compiling module xil_defaultlib.Adc_FDPE
Compiling module xil_defaultlib.AdcDataDone
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.FCLK_GenPulse_Fdcr
Compiling module xil_defaultlib.FCLK_GenPulse_Fdcr_8
Compiling module xil_defaultlib.FCLK_GenPulse
Compiling module xil_defaultlib.FCLKSrdsReg
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.EquCntModule_1
Compiling module xil_defaultlib.IntRegOutModule_2
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.IntRstFfModule_3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.IntSrlModule_4
Compiling module xil_defaultlib.RSTSetModule_5
Compiling module xil_defaultlib.DataOutModule_6
Compiling module xil_defaultlib.IntSlipCntModule_7
Compiling module xil_defaultlib.FclkCntEqu
Compiling module xil_defaultlib.EquCntModule
Compiling module xil_defaultlib.IntRegOutModule
Compiling module xil_defaultlib.IntRstFfModule
Compiling module xil_defaultlib.IntSrlModule
Compiling module xil_defaultlib.RSTSetModule
Compiling module xil_defaultlib.DataOutModule
Compiling module xil_defaultlib.IntSlipCntModule
Compiling module xil_defaultlib.FclkCntEqu_0
Compiling module xil_defaultlib.IBUFDS_DIFF_OUT_UNIQ_BASE_
Compiling module simprims_ver.ISERDESE2(DATA_RATE="SDR",INTERF...
Compiling module xil_defaultlib.FCLK_ADC
Compiling module simprims_ver.ISERDESE2(DATA_RATE="SDR",DATA_W...
Compiling module xil_defaultlib.iserdes_adc
Compiling module xil_defaultlib.adcClock_FclkFrm
Compiling architecture behavioral of entity xil_defaultlib.iserdes_1
Built simulation snapshot iserdes_1_time_impl
