[2025-09-17 07:41:08] START suite=qualcomm_srv trace=srv102_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv102_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2632434 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5057095 heartbeat IPC: 4.124 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5057095 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5057095 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14401132 heartbeat IPC: 1.07 cumulative IPC: 1.07 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 23687907 heartbeat IPC: 1.077 cumulative IPC: 1.073 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 33000581 heartbeat IPC: 1.074 cumulative IPC: 1.074 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 42211149 heartbeat IPC: 1.086 cumulative IPC: 1.077 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 51408300 heartbeat IPC: 1.087 cumulative IPC: 1.079 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 60751535 heartbeat IPC: 1.07 cumulative IPC: 1.077 (Simulation time: 00 hr 08 min 30 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 70006868 heartbeat IPC: 1.08 cumulative IPC: 1.078 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 79437922 heartbeat IPC: 1.06 cumulative IPC: 1.076 (Simulation time: 00 hr 10 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv102_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 88813768 heartbeat IPC: 1.067 cumulative IPC: 1.075 (Simulation time: 00 hr 12 min 10 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93021613 cumulative IPC: 1.075 (Simulation time: 00 hr 13 min 23 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93021613 cumulative IPC: 1.075 (Simulation time: 00 hr 13 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv102_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.075 instructions: 100000002 cycles: 93021613
CPU 0 Branch Prediction Accuracy: 90.85% MPKI: 16.09 Average ROB Occupancy at Mispredict: 25.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3796
BRANCH_INDIRECT: 0.4177
BRANCH_CONDITIONAL: 13.15
BRANCH_DIRECT_CALL: 0.9207
BRANCH_INDIRECT_CALL: 0.6016
BRANCH_RETURN: 0.6204


====Backend Stall Breakdown====
ROB_STALL: 129310
LQ_STALL: 0
SQ_STALL: 510796


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 132.825
REPLAY_LOAD: 129.06349
NON_REPLAY_LOAD: 24.584341

== Total ==
ADDR_TRANS: 5313
REPLAY_LOAD: 8131
NON_REPLAY_LOAD: 115866

== Counts ==
ADDR_TRANS: 40
REPLAY_LOAD: 63
NON_REPLAY_LOAD: 4713

cpu0->cpu0_STLB TOTAL        ACCESS:    1867767 HIT:    1863737 MISS:       4030 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867767 HIT:    1863737 MISS:       4030 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8345960 HIT:    7136611 MISS:    1209349 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6785073 HIT:    5760411 MISS:    1024662 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     558840 HIT:     402280 MISS:     156560 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     994728 HIT:     973507 MISS:      21221 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7319 HIT:        413 MISS:       6906 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15021445 HIT:    8026311 MISS:    6995134 MSHR_MERGE:    1654535
cpu0->cpu0_L1I LOAD         ACCESS:   15021445 HIT:    8026311 MISS:    6995134 MSHR_MERGE:    1654535
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30444196 HIT:   26939472 MISS:    3504724 MSHR_MERGE:    1494086
cpu0->cpu0_L1D LOAD         ACCESS:   17085904 HIT:   15268818 MISS:    1817086 MSHR_MERGE:     372611
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13350089 HIT:   11669849 MISS:    1680240 MSHR_MERGE:    1121396
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8203 HIT:        805 MISS:       7398 MSHR_MERGE:         79
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12458585 HIT:   10537645 MISS:    1920940 MSHR_MERGE:     965125
cpu0->cpu0_ITLB LOAD         ACCESS:   12458585 HIT:   10537645 MISS:    1920940 MSHR_MERGE:     965125
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28876512 HIT:   27652104 MISS:    1224408 MSHR_MERGE:     312455
cpu0->cpu0_DTLB LOAD         ACCESS:   28876512 HIT:   27652104 MISS:    1224408 MSHR_MERGE:     312455
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.945 cycles
cpu0->LLC TOTAL        ACCESS:    1427719 HIT:    1374996 MISS:      52723 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1024662 HIT:    1004194 MISS:      20468 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     156559 HIT:     128602 MISS:      27957 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     239592 HIT:     239376 MISS:        216 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6906 HIT:       2824 MISS:       4082 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3321
  ROW_BUFFER_MISS:      49181
  AVG DBUS CONGESTED CYCLE: 3.557
Channel 0 WQ ROW_BUFFER_HIT:       1096
  ROW_BUFFER_MISS:      21134
  FULL:          0
Channel 0 REFRESHES ISSUED:       7752

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       514124       428376        90699         2620
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           84          343          335
  STLB miss resolved @ L2C                0           24           74          182           61
  STLB miss resolved @ LLC                0           83          172         1500          642
  STLB miss resolved @ MEM                0            7          205         2234         2220

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166444        49033      1264028       149848          365
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           53          115           40
  STLB miss resolved @ L2C                0           39           27           52           11
  STLB miss resolved @ LLC                0           59          118          361           51
  STLB miss resolved @ MEM                0            1           59          203          138
[2025-09-17 07:54:32] END   suite=qualcomm_srv trace=srv102_ap (rc=0)
