// Seed: 3593261089
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = 1 + 1'b0 || id_1;
  wire id_4;
endmodule
module module_1 (
    output wor  id_0,
    output wor  id_1
    , id_5,
    output tri1 id_2,
    output wire id_3
);
  wire id_6;
  module_0(
      id_5, id_6
  ); id_7(
      .id_0(),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4((id_2)),
      .id_5(id_2),
      .id_6(1),
      .id_7(1),
      .id_8(id_0),
      .id_9(id_2),
      .id_10(1)
  );
endmodule
