// Seed: 1544569563
module module_0;
  reg id_1;
  assign id_1 = 1;
  always @(negedge id_1) begin
    if (1'b0 < 1) begin
      id_1 = 1;
    end else if (1) begin
      id_1 = #id_2 id_1;
      $display;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  module_0();
  wire id_11 = id_4;
endmodule
