#
# Supergate library derived for "d:/calab/UCAS_CAlab_19/ex10/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/inst_ram_synth_1/.Xil/Vivado-31760-ddlovedd/realtime/tmp\genlib.7C10.0_temp" on Fri Sep 27 01:44:57 2024.
#
# Command line: "super  -i 5  -l 1  -d 10000000.00  -a 10000000.00  -t 100    d:/calab/UCAS_CAlab_19/ex10/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/inst_ram_synth_1/.Xil/Vivado-31760-ddlovedd/realtime/tmp\genlib.7C10.0_temp".
#
# The number of inputs      =          5.
# The number of levels      =          1.
# The maximum delay         = 10000000.00.
# The maximum area          = 10000000.00.
# The maximum runtime (sec) =        100.
#
# The number of attempts    =        225.
# The number of supergates  =         16.
# The number of functions   =          0.
# The total functions       = 4294967296 (2^32).
#
# Generation time (sec)     =       0.00.
#
d:/calab/UCAS_CAlab_19/ex10/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/inst_ram_synth_1/.Xil/Vivado-31760-ddlovedd/realtime/tmp\genlib.7C10.0_temp
5
16
21       
* GATE_2_2 1 0
* GATE_2_2 0 1
* GATE_2_6_XOR 1 0
* GATE_2_8_AND 1 0
* MUX1 2 1 0
* MUX1 1 2 0
* MUX1 2 0 1
* MUX1 0 2 1
* MUX1 1 0 2
* MUX1 0 1 2
* GATE_2_14_OR 1 0
* GATE_2_1_NOR 1 0
* GATE_2_7_NAND 1 0
* GATE_2_9_XNOR 1 0
* GATE_2_11 1 0
* GATE_2_11 0 1
