
*** Running vivado
    with args -log pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.tcl -notrace
Command: synth_design -top pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30925 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1112.926 ; gain = 181.086 ; free physical = 1233 ; free virtual = 10702
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0/synth/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.vhd:76]
	Parameter format bound to: signed - type: string 
	Parameter opp bound to: add - type: string 
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'adder_substracter' declared at '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/7e76/hdl/adder_substracter.vhd:5' bound to instance 'U0' of component 'adder_substracter' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0/synth/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'adder_substracter' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/7e76/hdl/adder_substracter.vhd:32]
	Parameter format bound to: signed - type: string 
	Parameter opp bound to: add - type: string 
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder_substracter' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/7e76/hdl/adder_substracter.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0/synth/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.vhd:76]
WARNING: [Synth 8-3331] design adder_substracter has unconnected port data2_rst_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1153.395 ; gain = 221.555 ; free physical = 1234 ; free virtual = 10643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1153.395 ; gain = 221.555 ; free physical = 1225 ; free virtual = 10642
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1483.793 ; gain = 1.000 ; free physical = 773 ; free virtual = 10226
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 1145 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 1145 ; free virtual = 10612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 1144 ; free virtual = 10611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 1131 ; free virtual = 10587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder_substracter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0 has unconnected port data2_rst_i
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 1103 ; free virtual = 10558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 765 ; free virtual = 10255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 765 ; free virtual = 10255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 747 ; free virtual = 10237
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 743 ; free virtual = 10233
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 743 ; free virtual = 10233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 743 ; free virtual = 10233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 743 ; free virtual = 10233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 741 ; free virtual = 10231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 741 ; free virtual = 10231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    17|
|4     |LUT3   |     1|
|5     |LUT4   |     4|
|6     |LUT5   |     1|
|7     |LUT6   |     3|
|8     |FDRE   |    83|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   114|
|2     |  U0     |adder_substracter |   114|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.793 ; gain = 551.953 ; free physical = 741 ; free virtual = 10231
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1483.793 ; gain = 108.465 ; free physical = 741 ; free virtual = 10231
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 1483.801 ; gain = 551.961 ; free physical = 741 ; free virtual = 10231
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1483.801 ; gain = 451.457 ; free physical = 713 ; free virtual = 10202
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1507.805 ; gain = 0.000 ; free physical = 694 ; free virtual = 10184
INFO: [Common 17-206] Exiting Vivado at Wed May  9 11:30:40 2018...
