<stg><name>ChenIDct.1_Pipeline_VITIS_LOOP_178_1</name>


<trans_list>

<trans id="262" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln171 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_12 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln178 = icmp_eq  i4 %i_12, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln178 = add i4 %i_12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln178 = br i1 %icmp_ln178, void %for.inc.split, void %for.inc197.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:8 %xor_ln181 = xor i4 %i_12, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln181"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:9 %zext_ln182 = zext i4 %xor_ln181

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %QuantBuff_addr_1 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:11 %QuantBuff_load_1 = load i6 %QuantBuff_addr_1

]]></Node>
<StgValue><ssdm name="QuantBuff_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="4">
<![CDATA[
for.inc.split:18 %sext_ln186 = sext i4 %xor_ln181

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:19 %zext_ln186 = zext i5 %sext_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %QuantBuff_addr_3 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:21 %QuantBuff_load_3 = load i6 %QuantBuff_addr_3

]]></Node>
<StgValue><ssdm name="QuantBuff_load_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:166 %store_ln171 = store i4 %add_ln178, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="4">
<![CDATA[
for.inc.split:1 %zext_ln178_1 = zext i4 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:11 %QuantBuff_load_1 = load i6 %QuantBuff_addr_1

]]></Node>
<StgValue><ssdm name="QuantBuff_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:21 %QuantBuff_load_3 = load i6 %QuantBuff_addr_3

]]></Node>
<StgValue><ssdm name="QuantBuff_load_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:28 %add_ln189 = add i6 %zext_ln178_1, i6 40

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:29 %zext_ln190 = zext i6 %add_ln189

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %QuantBuff_addr_5 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln190

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:31 %QuantBuff_load_5 = load i6 %QuantBuff_addr_5

]]></Node>
<StgValue><ssdm name="QuantBuff_load_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="4">
<![CDATA[
for.inc.split:38 %sext_ln194 = sext i4 %xor_ln181

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:39 %zext_ln194 = zext i6 %sext_ln194

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:40 %QuantBuff_addr_7 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln194

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:41 %QuantBuff_load_7 = load i6 %QuantBuff_addr_7

]]></Node>
<StgValue><ssdm name="QuantBuff_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %a0 = shl i32 %QuantBuff_load_1, i32 2

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc.split:13 %zext_ln184_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln184_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:14 %zext_ln184 = zext i5 %zext_ln184_cast

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %QuantBuff_addr_2 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:16 %QuantBuff_load_2 = load i6 %QuantBuff_addr_2

]]></Node>
<StgValue><ssdm name="QuantBuff_load_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %a1 = shl i32 %QuantBuff_load_3, i32 2

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:31 %QuantBuff_load_5 = load i6 %QuantBuff_addr_5

]]></Node>
<StgValue><ssdm name="QuantBuff_load_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="5">
<![CDATA[
for.inc.split:33 %sext_ln192 = sext i5 %zext_ln184_cast

]]></Node>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:34 %zext_ln192 = zext i6 %sext_ln192

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %QuantBuff_addr_6 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:36 %QuantBuff_load_6 = load i6 %QuantBuff_addr_6

]]></Node>
<StgValue><ssdm name="QuantBuff_load_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:41 %QuantBuff_load_7 = load i6 %QuantBuff_addr_7

]]></Node>
<StgValue><ssdm name="QuantBuff_load_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="32">
<![CDATA[
for.inc.split:44 %sext_ln200 = sext i32 %a0

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.split:45 %mul_ln200 = mul i40 %sext_ln200, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln200"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:54 %sext_ln201_1 = sext i32 %a1

]]></Node>
<StgValue><ssdm name="sext_ln201_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:55 %mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268

]]></Node>
<StgValue><ssdm name="mul_ln201_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln178 = zext i4 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %QuantBuff_addr = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="QuantBuff_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:6 %QuantBuff_load = load i6 %QuantBuff_addr

]]></Node>
<StgValue><ssdm name="QuantBuff_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:16 %QuantBuff_load_2 = load i6 %QuantBuff_addr_2

]]></Node>
<StgValue><ssdm name="QuantBuff_load_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc.split:23 %zext_ln188_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln188_cast"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:24 %zext_ln188 = zext i6 %zext_ln188_cast

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %QuantBuff_addr_4 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="QuantBuff_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:26 %QuantBuff_load_4 = load i6 %QuantBuff_addr_4

]]></Node>
<StgValue><ssdm name="QuantBuff_load_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %a2 = shl i32 %QuantBuff_load_5, i32 2

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:36 %QuantBuff_load_6 = load i6 %QuantBuff_addr_6

]]></Node>
<StgValue><ssdm name="QuantBuff_load_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:42 %a3 = shl i32 %QuantBuff_load_7, i32 2

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.split:45 %mul_ln200 = mul i40 %sext_ln200, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln200"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:48 %sext_ln200_3 = sext i32 %a3

]]></Node>
<StgValue><ssdm name="sext_ln200_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:49 %mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050

]]></Node>
<StgValue><ssdm name="mul_ln200_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:52 %sext_ln201 = sext i32 %a2

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:53 %mul_ln201 = mul i41 %sext_ln201, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln201"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:55 %mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268

]]></Node>
<StgValue><ssdm name="mul_ln201_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:101 %trunc_ln230 = trunc i4 %i_12

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:6 %QuantBuff_load = load i6 %QuantBuff_addr

]]></Node>
<StgValue><ssdm name="QuantBuff_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:26 %QuantBuff_load_4 = load i6 %QuantBuff_addr_4

]]></Node>
<StgValue><ssdm name="QuantBuff_load_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:49 %mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050

]]></Node>
<StgValue><ssdm name="mul_ln200_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:53 %mul_ln201 = mul i41 %sext_ln201, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln201"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:58 %mul_ln202 = mul i41 %sext_ln201_1, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln202"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:59 %mul_ln202_1 = mul i41 %sext_ln201, i41 284

]]></Node>
<StgValue><ssdm name="mul_ln202_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:43 %sext_ln203 = sext i32 %a0

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="41" op_0_bw="40">
<![CDATA[
for.inc.split:46 %sext_ln200_1 = sext i40 %mul_ln200

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="32">
<![CDATA[
for.inc.split:47 %sext_ln200_2 = sext i32 %a3

]]></Node>
<StgValue><ssdm name="sext_ln200_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:50 %add_ln200 = add i41 %mul_ln200_1, i41 %sext_ln200_1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:51 %c0 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln200, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:56 %add_ln201 = add i41 %mul_ln201, i41 %mul_ln201_1

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:57 %c1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln201, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:58 %mul_ln202 = mul i41 %sext_ln201_1, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln202"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:59 %mul_ln202_1 = mul i41 %sext_ln201, i41 284

]]></Node>
<StgValue><ssdm name="mul_ln202_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:62 %mul_ln203 = mul i41 %sext_ln203, i41 502

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.split:63 %mul_ln203_1 = mul i40 %sext_ln200_2, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %b0 = shl i32 %QuantBuff_load, i32 2

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:17 %b2 = shl i32 %QuantBuff_load_2, i32 2

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %b1 = shl i32 %QuantBuff_load_4, i32 2

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:37 %b3 = shl i32 %QuantBuff_load_6, i32 2

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:60 %add_ln202 = add i41 %mul_ln202_1, i41 %mul_ln202

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:61 %c2 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln202, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:62 %mul_ln203 = mul i41 %sext_ln203, i41 502

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.split:63 %mul_ln203_1 = mul i40 %sext_ln200_2, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:67 %add_ln207 = add i32 %b1, i32 %b0

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:71 %sub_ln208 = sub i32 %b0, i32 %b1

]]></Node>
<StgValue><ssdm name="sub_ln208"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:75 %sext_ln211 = sext i32 %b2

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:77 %sext_ln210 = sext i32 %b3

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:81 %mul_ln211 = mul i41 %sext_ln211, i41 473

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:82 %mul_ln211_1 = mul i41 %sext_ln210, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln211_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="41" op_0_bw="40">
<![CDATA[
for.inc.split:64 %sext_ln203_1 = sext i40 %mul_ln203_1

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:65 %add_ln203 = add i41 %sext_ln203_1, i41 %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:66 %c3 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln203, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:68 %sext_ln207 = sext i32 %add_ln207

]]></Node>
<StgValue><ssdm name="sext_ln207"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:69 %mul_ln207 = mul i41 %sext_ln207, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln207"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:76 %mul_ln210 = mul i41 %sext_ln211, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln210"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:81 %mul_ln211 = mul i41 %sext_ln211, i41 473

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:82 %mul_ln211_1 = mul i41 %sext_ln210, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln211_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="122" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:69 %mul_ln207 = mul i41 %sext_ln207, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln207"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:70 %a0_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln207, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a0_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:72 %sext_ln208 = sext i32 %sub_ln208

]]></Node>
<StgValue><ssdm name="sext_ln208"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:73 %mul_ln208 = mul i41 %sext_ln208, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:76 %mul_ln210 = mul i41 %sext_ln211, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln210"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:78 %mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079

]]></Node>
<StgValue><ssdm name="mul_ln210_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:83 %add_ln211 = add i41 %mul_ln211_1, i41 %mul_ln211

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:84 %a3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln211, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a3_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:89 %a0_5 = add i32 %c0, i32 %c1

]]></Node>
<StgValue><ssdm name="a0_5"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:90 %a1_3 = sub i32 %c0, i32 %c1

]]></Node>
<StgValue><ssdm name="a1_3"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:91 %a2_3 = sub i32 %c3, i32 %c2

]]></Node>
<StgValue><ssdm name="a2_3"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:92 %a3_5 = add i32 %c3, i32 %c2

]]></Node>
<StgValue><ssdm name="a3_5"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:93 %sub_ln226 = sub i32 %a2_3, i32 %a1_3

]]></Node>
<StgValue><ssdm name="sub_ln226"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:97 %add_ln227 = add i32 %a2_3, i32 %a1_3

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="136" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:73 %mul_ln208 = mul i41 %sext_ln208, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:74 %a1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln208, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:78 %mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079

]]></Node>
<StgValue><ssdm name="mul_ln210_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:94 %sext_ln226 = sext i32 %sub_ln226

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:95 %mul_ln226 = mul i41 %sext_ln226, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="41" op_0_bw="32">
<![CDATA[
for.inc.split:98 %sext_ln227 = sext i32 %add_ln227

]]></Node>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:99 %mul_ln227 = mul i41 %sext_ln227, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
for.inc197.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:79 %add_ln210 = add i41 %mul_ln210_1, i41 %mul_ln210

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:80 %a2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln210, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:85 %b0_2 = add i32 %a3_1, i32 %a0_1

]]></Node>
<StgValue><ssdm name="b0_2"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:88 %b3_2 = sub i32 %a0_1, i32 %a3_1

]]></Node>
<StgValue><ssdm name="b3_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:95 %mul_ln226 = mul i41 %sext_ln226, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:96 %c1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln226, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c1_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc.split:99 %mul_ln227 = mul i41 %sext_ln227, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:100 %c2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln227, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c2_1"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc.split:102 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln230, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="5">
<![CDATA[
for.inc.split:103 %zext_ln230 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:104 %aptr = add i10 %zext_ln230, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:105 %add_ln231 = add i32 %a3_5, i32 %b0_2

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:106 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:107 %zext_ln231 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:108 %IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc.split:109 %store_ln231 = store i32 %add_ln231, i9 %IDCTBuff_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:161 %sub_ln245 = sub i32 %b0_2, i32 %a3_5

]]></Node>
<StgValue><ssdm name="sub_ln245"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="160" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:86 %b1_2 = add i32 %a2_1, i32 %a1_1

]]></Node>
<StgValue><ssdm name="b1_2"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:87 %b2_2 = sub i32 %a1_1, i32 %a2_1

]]></Node>
<StgValue><ssdm name="b2_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="3" op_3_bw="2">
<![CDATA[
for.inc.split:110 %zext_ln232_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 1, i3 %trunc_ln230, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln232_cast"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="6">
<![CDATA[
for.inc.split:111 %zext_ln232 = zext i6 %zext_ln232_cast

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:112 %aptr_8 = add i10 %zext_ln232, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_8"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:113 %add_ln233 = add i32 %c2_1, i32 %b1_2

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:114 %lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_8, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:115 %zext_ln233 = zext i8 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:116 %IDCTBuff_addr_4 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:117 %store_ln233 = store i32 %add_ln233, i9 %IDCTBuff_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:153 %sub_ln243 = sub i32 %b1_2, i32 %c2_1

]]></Node>
<StgValue><ssdm name="sub_ln243"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="3" op_3_bw="2">
<![CDATA[
for.inc.split:118 %zext_ln234_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i3.i2, i2 2, i3 %trunc_ln230, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln234_cast"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:119 %zext_ln234 = zext i7 %zext_ln234_cast

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:120 %aptr_9 = add i10 %zext_ln234, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_9"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:121 %add_ln235 = add i32 %c1_1, i32 %b2_2

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:122 %lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_9, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:123 %zext_ln235 = zext i8 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:124 %IDCTBuff_addr_5 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:125 %store_ln235 = store i32 %add_ln235, i9 %IDCTBuff_addr_5

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:145 %sub_ln241 = sub i32 %b2_2, i32 %c1_1

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="6">
<![CDATA[
for.inc.split:126 %sext_ln236 = sext i6 %zext_ln232_cast

]]></Node>
<StgValue><ssdm name="sext_ln236"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:127 %zext_ln236 = zext i7 %sext_ln236

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:128 %aptr_10 = add i10 %zext_ln236, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_10"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:129 %add_ln237 = add i32 %a0_5, i32 %b3_2

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:130 %lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_10, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:131 %zext_ln237 = zext i8 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:132 %IDCTBuff_addr_6 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:133 %store_ln237 = store i32 %add_ln237, i9 %IDCTBuff_addr_6

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:137 %sub_ln239 = sub i32 %b3_2, i32 %a0_5

]]></Node>
<StgValue><ssdm name="sub_ln239"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="3" op_3_bw="2">
<![CDATA[
for.inc.split:134 %zext_ln238_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 4, i3 %trunc_ln230, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln238_cast"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:135 %zext_ln238 = zext i8 %zext_ln238_cast

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:136 %aptr_11 = add i10 %zext_ln238, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_11"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:138 %lshr_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_11, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:139 %zext_ln239 = zext i8 %lshr_ln10

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:140 %IDCTBuff_addr_7 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_7"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:141 %store_ln239 = store i32 %sub_ln239, i9 %IDCTBuff_addr_7

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="3" op_3_bw="2">
<![CDATA[
for.inc.split:142 %zext_ln240_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 5, i3 %trunc_ln230, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln240_cast"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:143 %zext_ln240 = zext i8 %zext_ln240_cast

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:144 %aptr_12 = add i10 %zext_ln240, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_12"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:146 %lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_12, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln11"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:147 %zext_ln241 = zext i8 %lshr_ln11

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:148 %IDCTBuff_addr_8 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_8"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:149 %store_ln241 = store i32 %sub_ln241, i9 %IDCTBuff_addr_8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:150 %sext_ln242 = sext i7 %zext_ln234_cast

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:151 %zext_ln242 = zext i8 %sext_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:152 %aptr_13 = add i10 %zext_ln242, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_13"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:154 %lshr_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_13, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln12"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="6">
<![CDATA[
for.inc.split:158 %sext_ln244 = sext i6 %zext_ln232_cast

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8">
<![CDATA[
for.inc.split:159 %zext_ln244 = zext i8 %sext_ln244

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:160 %aptr_14 = add i10 %zext_ln244, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_14"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:162 %lshr_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_14, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:155 %zext_ln243 = zext i8 %lshr_ln12

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:156 %IDCTBuff_addr_9 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_9"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:157 %store_ln243 = store i32 %sub_ln243, i9 %IDCTBuff_addr_9

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln171"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln171"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:163 %zext_ln245 = zext i8 %lshr_ln13

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:164 %IDCTBuff_addr_10 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_10"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc.split:165 %store_ln245 = store i32 %sub_ln245, i9 %IDCTBuff_addr_10

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:167 %br_ln178 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
