

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  174049|  174049|  174049|  174049|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  174048|  174048|        37|          -|          -|  4704|    no    |
        | + loop_chin_loop_ky_loop_kx      |      33|      33|        10|          1|          1|    25|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    911|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |        1|      -|      32|      3|
|Multiplexer      |        -|      -|       -|    234|
|Register         |        0|      -|     844|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    1181|   1981|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U1  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U2  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  305|  705|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |c1_bias_U    |conv_1_c1_bias    |        0|  32|   3|     6|   32|     1|          192|
    |c1_weight_U  |conv_1_c1_weight  |        1|   0|   0|   150|   32|     1|         4800|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                  |        1|  32|   3|   156|   64|     2|         4992|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |cout_s_fu_430_p2                   |     +    |      0|  0|  12|           3|           1|
    |h_1_fu_539_p2                      |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten63_op_fu_1242_p2     |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next1_5_fu_410_p2   |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten_next1_fu_776_p2     |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_op_fu_1168_p2       |     +    |      0|  0|  15|           6|           1|
    |sum_fu_1147_p2                     |     +    |      0|  0|  40|          33|          33|
    |tmp2_fu_681_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp2_mid1_fu_961_p2                |     +    |      0|  0|  12|           3|           2|
    |tmp3_fu_748_p2                     |     +    |      0|  0|  13|           4|           4|
    |tmp3_mid1_fu_1036_p2               |     +    |      0|  0|  13|           4|           4|
    |tmp4_fu_1082_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp7_fu_1199_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_45_fu_372_p2                   |     +    |      0|  0|  15|           9|           9|
    |tmp_45_mid1_fu_571_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp_53_fu_660_p2                   |     +    |      0|  0|  12|           3|           3|
    |tmp_53_mid1_fu_822_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_56_fu_1224_p2                  |     +    |      0|  0|  19|          14|          14|
    |tmp_61_fu_716_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_61_mid1_fu_996_p2              |     +    |      0|  0|  15|           6|           6|
    |tmp_61_mid_fu_859_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_65_fu_1133_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_66_fu_1209_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_758_p2                      |     +    |      0|  0|  15|           5|           5|
    |tmp_mid1_10_fu_1046_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_mid_fu_898_p2                  |     +    |      0|  0|  15|           5|           5|
    |w_1_fu_1237_p2                     |     +    |      0|  0|  15|           5|           1|
    |x_1_fu_1162_p2                     |     +    |      0|  0|  12|           3|           1|
    |xi_fu_1092_p2                      |     +    |      0|  0|  15|           6|           6|
    |y_1_fu_937_p2                      |     +    |      0|  0|  12|           3|           1|
    |yi_fu_691_p2                       |     +    |      0|  0|  15|           6|           6|
    |yi_mid1_fu_971_p2                  |     +    |      0|  0|  15|           6|           6|
    |yi_mid_fu_620_p2                   |     +    |      0|  0|  15|           6|           3|
    |tmp_42_fu_362_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_42_mid1_fu_460_p2              |     -    |      0|  0|  15|           9|           9|
    |tmp_46_fu_398_p2                   |     -    |      0|  0|  19|          14|          14|
    |tmp_46_mid1_fu_597_p2              |     -    |      0|  0|  19|          14|          14|
    |tmp_46_mid_fu_507_p2               |     -    |      0|  0|  19|          14|          14|
    |tmp_62_fu_742_p2                   |     -    |      0|  0|  13|          11|          11|
    |tmp_62_mid1_fu_1022_p2             |     -    |      0|  0|  13|          11|          11|
    |tmp_62_mid_fu_884_p2               |     -    |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1046                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_231                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op184_readreq_state5  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_read_state12    |    and   |      0|  0|   2|           1|           1|
    |exitcond1_mid_fu_533_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_931_p2             |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_1127_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp5_fu_1121_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp6_fu_764_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp6_mid1_fu_1060_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp6_mid_fu_646_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_925_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten10_fu_770_p2       |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_flatten11_fu_782_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten9_fu_416_p2        |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten_fu_404_p2         |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_fu_527_p2                 |   icmp   |      0|  0|  11|           5|           4|
    |tmp_64_fu_1115_p2                  |   icmp   |      0|  0|  11|           6|           5|
    |tmp_mid1_fu_990_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |tmp_mid_12_fu_640_p2               |   icmp   |      0|  0|  11|           6|           5|
    |tmp_s_fu_710_p2                    |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |tmp_14_fu_545_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_943_p2                   |    or    |      0|  0|   2|           1|           1|
    |c1_bias_load_mid2_v_fu_474_p3      |  select  |      0|  0|   3|           1|           3|
    |h_cast_mid2_fu_563_p3              |  select  |      0|  0|   5|           1|           5|
    |h_mid_fu_422_p3                    |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next1_4_fu_1248_p3  |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_1174_p3     |  select  |      0|  0|   6|           1|           1|
    |p_shl4_mid2_fu_851_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp6_mid2_fu_1066_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp6_mid3_fu_912_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_42_mid2_fu_466_p3              |  select  |      0|  0|   9|           1|           9|
    |tmp_46_mid2_fu_603_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_46_mid3_fu_513_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_52_cast_mid2_fu_810_p3         |  select  |      0|  0|   2|           1|           1|
    |tmp_53_cast1_mid2_fu_827_p3        |  select  |      0|  0|   3|           1|           3|
    |tmp_62_mid2_fu_1028_p3             |  select  |      0|  0|  11|           1|          11|
    |tmp_62_mid3_fu_890_p3              |  select  |      0|  0|  11|           1|          11|
    |tmp_cast9_mid244_v_fu_904_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_cast9_mid2_v_fu_1052_p3        |  select  |      0|  0|   5|           1|           5|
    |w_mid2_fu_551_p3                   |  select  |      0|  0|   5|           1|           1|
    |x_mid2_fu_949_p3                   |  select  |      0|  0|   3|           1|           1|
    |y_mid2_fu_1074_p3                  |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_788_p3                    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |cin_s_fu_796_p2                    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_8_fu_521_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_919_p2     |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_634_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_984_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev8_fu_1109_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_704_p2                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 911|         430|         457|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                     |   9|          2|    1|          2|
    |ap_phi_mux_cin_phi_fu_258_p4                |   9|          2|    1|          2|
    |ap_phi_mux_input_buffer1_phi_fu_314_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_input_buffer1_reg_310  |   9|          2|   32|         64|
    |ap_sig_ioackin_m_axi_in_r_ARREADY           |   9|          2|    1|          2|
    |cin_reg_254                                 |   9|          2|    1|          2|
    |cout_reg_198                                |   9|          2|    3|          6|
    |grp_fu_321_p0                               |  15|          3|   32|         96|
    |grp_fu_321_p1                               |  15|          3|   32|         96|
    |h_reg_221                                   |   9|          2|    5|         10|
    |in_r_blk_n_AR                               |   9|          2|    1|          2|
    |in_r_blk_n_R                                |   9|          2|    1|          2|
    |indvar_flatten6_reg_187                     |   9|          2|   13|         26|
    |indvar_flatten7_reg_209                     |   9|          2|   10|         20|
    |indvar_flatten8_reg_243                     |   9|          2|    5|         10|
    |indvar_flatten_reg_265                      |   9|          2|    6|         12|
    |output_buffer_2_reg_287                     |   9|          2|   32|         64|
    |w_reg_232                                   |   9|          2|    5|         10|
    |x_reg_299                                   |   9|          2|    3|          6|
    |y_reg_276                                   |   9|          2|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 234|         50|  221|        510|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY           |   1|   0|    1|          0|
    |c1_bias_load_mid2_v_reg_1273                |   3|   0|    3|          0|
    |c1_bias_load_reg_1303                       |  32|   0|   32|          0|
    |cin_reg_254                                 |   1|   0|    1|          0|
    |cout_reg_198                                |   3|   0|    3|          0|
    |exitcond_flatten10_reg_1334                 |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1268                  |   1|   0|    1|          0|
    |h_cast_mid2_cast_reg_1308                   |   5|   0|    6|          1|
    |h_cast_mid2_reg_1292                        |   5|   0|    5|          0|
    |h_reg_221                                   |   5|   0|    5|          0|
    |in_addr41_read_reg_1384                     |  32|   0|   32|          0|
    |in_addr41_reg_1368                          |  32|   0|   32|          0|
    |indvar_flatten6_reg_187                     |  13|   0|   13|          0|
    |indvar_flatten7_reg_209                     |  10|   0|   10|          0|
    |indvar_flatten8_reg_243                     |   5|   0|    5|          0|
    |indvar_flatten_next1_5_reg_1263             |  13|   0|   13|          0|
    |indvar_flatten_reg_265                      |   6|   0|    6|          0|
    |or_cond2_reg_1364                           |   1|   0|    1|          0|
    |output_buffer_2_reg_287                     |  32|   0|   32|          0|
    |sext_cast_reg_1255                          |  30|   0|   33|          3|
    |tmp6_mid_reg_1329                           |   1|   0|    1|          0|
    |tmp_46_mid2_reg_1298                        |  12|   0|   14|          2|
    |tmp_52_cast_mid2_reg_1343                   |   1|   0|    1|          0|
    |tmp_cast9_mid2_v_reg_1353                   |   5|   0|    5|          0|
    |w_cast3_reg_1314                            |   5|   0|   14|          9|
    |w_cast_reg_1319                             |   5|   0|    6|          1|
    |w_mid2_reg_1285                             |   5|   0|    5|          0|
    |w_reg_232                                   |   5|   0|    5|          0|
    |x_mid2_reg_1348                             |   3|   0|    3|          0|
    |x_reg_299                                   |   3|   0|    3|          0|
    |y_reg_276                                   |   3|   0|    3|          0|
    |yi_mid_reg_1324                             |   6|   0|    6|          0|
    |exitcond_flatten10_reg_1334                 |  64|  32|    1|          0|
    |or_cond2_reg_1364                           |  64|  32|    1|          0|
    |tmp_cast9_mid2_v_reg_1353                   |  64|  32|    5|          0|
    |x_mid2_reg_1348                             |  64|  32|    3|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 844| 128|  614|         16|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv.1    | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|in_offset            |  in |   30|   ap_none  |   in_offset  |    scalar    |
|output_r_address0    | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0         | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0         | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0          | out |   32|  ap_memory |   output_r   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

