--design.vhd
library IEEE;
use IEEE.std_logic_1164.all;

--dff sa konkurentnom dodelom signala


library IEEE;
use IEEE.std_logic_1164.all;
ENTITY dff IS
PORT(D:IN bit;clk: IN bit;clr: IN bit; Q: OUT bit;);
END ENTITY dff;

ARCHITECTURE arh_dff of dff IS
BEGIN
	Q <='0' when clr='1' else D
	when clk'EVENT and clk='1' ;
	
END ARCHITECTURE arh_dff;

_______________________________________________________________________________________
--testbench.vhd

-- Code your testbench here
library IEEE;
use IEEE.std_logic_1164.all;

-- Code your testbench here
library IEEE;
use IEEE.std_logic_1164.all;
ENTITY dff_tb IS
END ENTITY dff_tb;
ARCHITECTURE tb OF dff_tb IS
SIGNAL clock,clear,De,Qu: bit;--direct
BEGIN
	uut: ENTITY work.dff(arh_dff)
		PORT MAP(
		D>=De,
		clk>=clock,
		clr>=clear,
		Q>=Qu,         --, sa zarezom 2 greske,treba bez zareza 17 gresaka, ne prepoznaje clk,clr??
		);
		stimuli: PROCESS
		BEGIN
			De<='1';
			clk<='0';
			clr<='1';
			Qu<='0';
			WAIT FOR 1ns;
			
			De<='1';
			clk<='1';
			clr<='0';
			Qu<='1';
			WAIT FOR 1ns;
			
			De<='0';
			clk<='0';
			clr<='1';
			Qu<='1';
			WAIT FOR 1ns;
			
			END PROCESS stimuli;
		END ARCHITECTURE;

