

================================================================
== Vitis HLS Report for 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1'
================================================================
* Date:           Wed May  8 02:27:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.235 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  49.995 ns|  49.995 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1005_1  |       13|       13|         7|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      231|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|      256|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      256|      340|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1005_fu_171_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln1017_fu_252_p2     |         +|   0|  0|  15|           8|           8|
    |and_ln1008_fu_311_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln1017_fu_319_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1005_fu_165_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln1008_fu_181_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1017_1_fu_302_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln1017_fu_296_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln1011_fu_212_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln1017_fu_315_p2      |        or|   0|  0|   2|           1|           1|
    |flag_1_fu_324_p3         |    select|   0|  0|  32|           1|           1|
    |flag_2_fu_332_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 231|         121|          88|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |flag_fu_76               |   9|          2|   32|         64|
    |j_2_fu_80                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln1017_reg_388                   |   8|   0|    8|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |dc_reg_398                           |  64|   0|   64|          0|
    |flag_fu_76                           |  32|   0|   32|          0|
    |icmp_ln1005_reg_369                  |   1|   0|    1|          0|
    |icmp_ln1008_reg_373                  |   1|   0|    1|          0|
    |icmp_ln1017_1_reg_413                |   1|   0|    1|          0|
    |icmp_ln1017_1_reg_413_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln1017_reg_408                  |   1|   0|    1|          0|
    |icmp_ln1017_reg_408_pp0_iter5_reg    |   1|   0|    1|          0|
    |j_2_fu_80                            |   4|   0|    4|          0|
    |tmp_16_reg_418                       |   1|   0|    1|          0|
    |icmp_ln1005_reg_369                  |  64|  32|    1|          0|
    |icmp_ln1008_reg_373                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 256|  64|  130|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|grp_fu_1227_p_din0    |  out|   64|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|grp_fu_1227_p_din1    |  out|   64|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|grp_fu_1227_p_opcode  |  out|    5|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|grp_fu_1227_p_dout0   |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|grp_fu_1227_p_ce      |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1|  return value|
|div                   |   in|   32|     ap_none|                                                       div|        scalar|
|cmp5                  |   in|    1|     ap_none|                                                      cmp5|        scalar|
|i_3                   |   in|    4|     ap_none|                                                       i_3|        scalar|
|Order_address0        |  out|    8|   ap_memory|                                                     Order|         array|
|Order_ce0             |  out|    1|   ap_memory|                                                     Order|         array|
|Order_q0              |   in|   32|   ap_memory|                                                     Order|         array|
|Order_address1        |  out|    8|   ap_memory|                                                     Order|         array|
|Order_ce1             |  out|    1|   ap_memory|                                                     Order|         array|
|Order_q1              |   in|   32|   ap_memory|                                                     Order|         array|
|dataA_address0        |  out|    8|   ap_memory|                                                     dataA|         array|
|dataA_ce0             |  out|    1|   ap_memory|                                                     dataA|         array|
|dataA_q0              |   in|   64|   ap_memory|                                                     dataA|         array|
|flag_out              |  out|   32|      ap_vld|                                                  flag_out|       pointer|
|flag_out_ap_vld       |  out|    1|      ap_vld|                                                  flag_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%flag = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1004]   --->   Operation 10 'alloca' 'flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 11 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Order, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_3"   --->   Operation 14 'read' 'i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp5"   --->   Operation 15 'read' 'cmp5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%div_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div"   --->   Operation 16 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln1005 = store i4 0, i4 %j_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 17 'store' 'store_ln1005' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln1004 = store i32 0, i32 %flag" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1004]   --->   Operation 18 'store' 'store_ln1004' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = load i4 %j_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 20 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln1005 = icmp_eq  i4 %j, i4 8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 21 'icmp' 'icmp_ln1005' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln1005 = add i4 %j, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 22 'add' 'add_ln1005' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1005 = br i1 %icmp_ln1005, void %for.body4.split_ifconv, void %for.end.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 23 'br' 'br_ln1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1005 = zext i4 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 24 'zext' 'zext_ln1005' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln1008 = icmp_slt  i32 %zext_ln1005, i32 %div_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1008]   --->   Operation 25 'icmp' 'icmp_ln1008' <Predicate = (!icmp_ln1005)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1010 = trunc i4 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 26 'trunc' 'trunc_ln1010' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1010 = shl i4 %j, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 27 'shl' 'shl_ln1010' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %i_3_read, i3 %trunc_ln1010, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i8 %tmp_s" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 29 'zext' 'zext_ln1010' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln1010" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 30 'getelementptr' 'Order_addr' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.19ns)   --->   "%p1 = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 31 'load' 'p1' <Predicate = (!icmp_ln1005)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln1011 = or i4 %shl_ln1010, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 32 'or' 'or_ln1011' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_3_read, i4 %or_ln1011" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 33 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1011 = zext i8 %tmp_26" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 34 'zext' 'zext_ln1011' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Order_addr_3 = getelementptr i32 %Order, i64 0, i64 %zext_ln1011" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 35 'getelementptr' 'Order_addr_3' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.19ns)   --->   "%q1 = load i8 %Order_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 36 'load' 'q1' <Predicate = (!icmp_ln1005)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln1005 = store i4 %add_ln1005, i4 %j_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 37 'store' 'store_ln1005' <Predicate = (!icmp_ln1005)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 38 [1/2] (1.19ns)   --->   "%p1 = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1010]   --->   Operation 38 'load' 'p1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1009 = trunc i32 %p1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1009]   --->   Operation 39 'trunc' 'trunc_ln1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.19ns)   --->   "%q1 = load i8 %Order_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1011]   --->   Operation 40 'load' 'q1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1009, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 41 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1017 = trunc i32 %q1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 42 'trunc' 'trunc_ln1017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln1017 = add i8 %tmp_27, i8 %trunc_ln1017" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 43 'add' 'add_ln1017' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1017 = zext i8 %add_ln1017" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 44 'zext' 'zext_ln1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dataA_addr = getelementptr i64 %dataA, i64 0, i64 %zext_ln1017" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 45 'getelementptr' 'dataA_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.23ns)   --->   "%dc = load i8 %dataA_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 46 'load' 'dc' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 47 [1/2] (2.23ns)   --->   "%dc = load i8 %dataA_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 47 'load' 'dc' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\absdouble.cpp:7->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:42->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 48 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\absdouble.cpp:7->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:42->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 49 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1017_1 = trunc i64 %data" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 50 'trunc' 'trunc_ln1017_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln479" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\absdouble.cpp:7->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:42->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 51 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\absdouble.cpp:7->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include\hw/math_helper.hpp:42->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 52 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 53 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.73ns)   --->   "%icmp_ln1017 = icmp_ne  i11 %tmp_15, i11 2047" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 54 'icmp' 'icmp_ln1017' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln1017_1 = icmp_eq  i52 %trunc_ln1017_1, i52 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 55 'icmp' 'icmp_ln1017_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/2] (2.01ns)   --->   "%tmp_16 = fcmp_ogt  i64 %bitcast_ln497, i64 8.22045e-17" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 56 'dcmp' 'tmp_16' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 57 [1/2] (2.01ns)   --->   "%tmp_16 = fcmp_ogt  i64 %bitcast_ln497, i64 8.22045e-17" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 57 'dcmp' 'tmp_16' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%flag_load = load i32 %flag"   --->   Operation 69 'load' 'flag_load' <Predicate = (icmp_ln1005)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %flag_out, i32 %flag_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln1005)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln1005)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.84>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%flag_load_1 = load i32 %flag" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1008]   --->   Operation 58 'load' 'flag_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln1007 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1007]   --->   Operation 59 'specpipeline' 'specpipeline_ln1007' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1004 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1004]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln1004' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln1005 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 61 'specloopname' 'specloopname_ln1005' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node flag_2)   --->   "%and_ln1008 = and i1 %cmp5_read, i1 %icmp_ln1008" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1008]   --->   Operation 62 'and' 'and_ln1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node flag_1)   --->   "%or_ln1017 = or i1 %icmp_ln1017_1, i1 %icmp_ln1017" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 63 'or' 'or_ln1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node flag_1)   --->   "%and_ln1017 = and i1 %or_ln1017, i1 %tmp_16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 64 'and' 'and_ln1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.22ns) (out node of the LUT)   --->   "%flag_1 = select i1 %and_ln1017, i32 1, i32 %flag_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1017]   --->   Operation 65 'select' 'flag_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.22ns) (out node of the LUT)   --->   "%flag_2 = select i1 %and_ln1008, i32 %flag_1, i32 %flag_load_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1008]   --->   Operation 66 'select' 'flag_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln1004 = store i32 %flag_2, i32 %flag" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1004]   --->   Operation 67 'store' 'store_ln1004' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1005 = br void %for.body4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1005]   --->   Operation 68 'br' 'br_ln1005' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Order]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dataA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flag_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
flag                     (alloca           ) [ 01111111]
j_2                      (alloca           ) [ 01000000]
specmemcore_ln0          (specmemcore      ) [ 00000000]
specmemcore_ln0          (specmemcore      ) [ 00000000]
i_3_read                 (read             ) [ 00000000]
cmp5_read                (read             ) [ 01111111]
div_read                 (read             ) [ 00000000]
store_ln1005             (store            ) [ 00000000]
store_ln1004             (store            ) [ 00000000]
br_ln0                   (br               ) [ 00000000]
j                        (load             ) [ 00000000]
icmp_ln1005              (icmp             ) [ 01111110]
add_ln1005               (add              ) [ 00000000]
br_ln1005                (br               ) [ 00000000]
zext_ln1005              (zext             ) [ 00000000]
icmp_ln1008              (icmp             ) [ 01111111]
trunc_ln1010             (trunc            ) [ 00000000]
shl_ln1010               (shl              ) [ 00000000]
tmp_s                    (bitconcatenate   ) [ 00000000]
zext_ln1010              (zext             ) [ 00000000]
Order_addr               (getelementptr    ) [ 01100000]
or_ln1011                (or               ) [ 00000000]
tmp_26                   (bitconcatenate   ) [ 00000000]
zext_ln1011              (zext             ) [ 00000000]
Order_addr_3             (getelementptr    ) [ 01100000]
store_ln1005             (store            ) [ 00000000]
p1                       (load             ) [ 00000000]
trunc_ln1009             (trunc            ) [ 00000000]
q1                       (load             ) [ 00000000]
tmp_27                   (bitconcatenate   ) [ 00000000]
trunc_ln1017             (trunc            ) [ 00000000]
add_ln1017               (add              ) [ 01010000]
zext_ln1017              (zext             ) [ 00000000]
dataA_addr               (getelementptr    ) [ 01001000]
dc                       (load             ) [ 01000100]
data                     (bitcast          ) [ 00000000]
trunc_ln479              (trunc            ) [ 00000000]
trunc_ln1017_1           (trunc            ) [ 00000000]
t                        (bitconcatenate   ) [ 00000000]
bitcast_ln497            (bitcast          ) [ 01000010]
tmp_15                   (partselect       ) [ 00000000]
icmp_ln1017              (icmp             ) [ 01000011]
icmp_ln1017_1            (icmp             ) [ 01000011]
tmp_16                   (dcmp             ) [ 01000001]
flag_load_1              (load             ) [ 00000000]
specpipeline_ln1007      (specpipeline     ) [ 00000000]
speclooptripcount_ln1004 (speclooptripcount) [ 00000000]
specloopname_ln1005      (specloopname     ) [ 00000000]
and_ln1008               (and              ) [ 00000000]
or_ln1017                (or               ) [ 00000000]
and_ln1017               (and              ) [ 00000000]
flag_1                   (select           ) [ 00000000]
flag_2                   (select           ) [ 00000000]
store_ln1004             (store            ) [ 00000000]
br_ln1005                (br               ) [ 00000000]
flag_load                (load             ) [ 00000000]
write_ln0                (write            ) [ 00000000]
ret_ln0                  (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="div">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Order">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Order"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flag_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="flag_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cmp5_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp5_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="div_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="Order_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="124" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p1/1 q1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Order_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dataA_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dc/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln1005_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1005/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln1004_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1004/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln1005_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1005/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln1005_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1005/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1005_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1005/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln1008_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1008/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln1010_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1010/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln1010_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1010/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="1" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln1010_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1010/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln1011_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1011/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_26_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln1011_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln1005_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1005/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln1009_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1009/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln1017_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1017/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln1017_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln1017_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1017/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="data_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln479_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln479/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln1017_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1017_1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="t_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="63" slack="0"/>
<pin id="277" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln497_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_15_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln1017_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1017/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1017_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="52" slack="0"/>
<pin id="304" dir="0" index="1" bw="52" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1017_1/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="flag_load_1_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="6"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_load_1/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln1008_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="6"/>
<pin id="313" dir="0" index="1" bw="1" slack="6"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1008/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln1017_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="0" index="1" bw="1" slack="2"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1017/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln1017_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1017/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="flag_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flag_1/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="flag_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flag_2/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln1004_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="6"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1004/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="flag_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="5"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_load/6 "/>
</bind>
</comp>

<comp id="349" class="1005" name="flag_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="flag "/>
</bind>
</comp>

<comp id="357" class="1005" name="j_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="cmp5_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="6"/>
<pin id="366" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="cmp5_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln1005_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="5"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1005 "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln1008_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="6"/>
<pin id="375" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1008 "/>
</bind>
</comp>

<comp id="378" class="1005" name="Order_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="Order_addr_3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr_3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="add_ln1017_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1017 "/>
</bind>
</comp>

<comp id="393" class="1005" name="dataA_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="dc_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="403" class="1005" name="bitcast_ln497_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln497 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln1017_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1017 "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln1017_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1017_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_16_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="162" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="96" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="162" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="84" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="187" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="216"><net_src comp="191" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="84" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="235"><net_src comp="171" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="116" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="116" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="240" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="265" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="262" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="269" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="308" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="311" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="324" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="308" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="352"><net_src comp="76" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="80" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="367"><net_src comp="90" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="372"><net_src comp="165" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="181" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="381"><net_src comp="109" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="386"><net_src comp="126" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="391"><net_src comp="252" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="396"><net_src comp="134" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="401"><net_src comp="141" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="406"><net_src comp="281" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="411"><net_src comp="296" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="416"><net_src comp="302" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="421"><net_src comp="147" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="319" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataA | {}
	Port: flag_out | {6 }
 - Input state : 
	Port: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 : div | {1 }
	Port: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 : cmp5 | {1 }
	Port: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 : i_3 | {1 }
	Port: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 : Order | {1 2 }
	Port: Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_1005_1 : dataA | {3 4 }
  - Chain level:
	State 1
		store_ln1005 : 1
		store_ln1004 : 1
		j : 1
		icmp_ln1005 : 2
		add_ln1005 : 2
		br_ln1005 : 3
		zext_ln1005 : 2
		icmp_ln1008 : 3
		trunc_ln1010 : 2
		shl_ln1010 : 2
		tmp_s : 3
		zext_ln1010 : 4
		Order_addr : 5
		p1 : 6
		or_ln1011 : 2
		tmp_26 : 2
		zext_ln1011 : 3
		Order_addr_3 : 4
		q1 : 5
		store_ln1005 : 3
	State 2
		trunc_ln1009 : 1
		tmp_27 : 2
		trunc_ln1017 : 1
		add_ln1017 : 3
	State 3
		dataA_addr : 1
		dc : 2
	State 4
	State 5
		trunc_ln479 : 1
		trunc_ln1017_1 : 1
		t : 2
		bitcast_ln497 : 3
		tmp_15 : 1
		icmp_ln1017 : 2
		icmp_ln1017_1 : 2
		tmp_16 : 4
	State 6
		write_ln0 : 1
	State 7
		flag_2 : 1
		store_ln1004 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1005_fu_165   |    0    |    12   |
|   icmp   |   icmp_ln1008_fu_181   |    0    |    39   |
|          |   icmp_ln1017_fu_296   |    0    |    18   |
|          |  icmp_ln1017_1_fu_302  |    0    |    59   |
|----------|------------------------|---------|---------|
|  select  |      flag_1_fu_324     |    0    |    32   |
|          |      flag_2_fu_332     |    0    |    32   |
|----------|------------------------|---------|---------|
|    add   |    add_ln1005_fu_171   |    0    |    12   |
|          |    add_ln1017_fu_252   |    0    |    15   |
|----------|------------------------|---------|---------|
|    and   |    and_ln1008_fu_311   |    0    |    2    |
|          |    and_ln1017_fu_319   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |    or_ln1011_fu_212    |    0    |    0    |
|          |    or_ln1017_fu_315    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   i_3_read_read_fu_84  |    0    |    0    |
|   read   |  cmp5_read_read_fu_90  |    0    |    0    |
|          |   div_read_read_fu_96  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_102 |    0    |    0    |
|----------|------------------------|---------|---------|
|   dcmp   |       grp_fu_147       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln1005_fu_177   |    0    |    0    |
|   zext   |   zext_ln1010_fu_207   |    0    |    0    |
|          |   zext_ln1011_fu_226   |    0    |    0    |
|          |   zext_ln1017_fu_258   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln1010_fu_187  |    0    |    0    |
|          |   trunc_ln1009_fu_236  |    0    |    0    |
|   trunc  |   trunc_ln1017_fu_248  |    0    |    0    |
|          |   trunc_ln479_fu_265   |    0    |    0    |
|          |  trunc_ln1017_1_fu_269 |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln1010_fu_191   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_197      |    0    |    0    |
|bitconcatenate|      tmp_26_fu_218     |    0    |    0    |
|          |      tmp_27_fu_240     |    0    |    0    |
|          |        t_fu_273        |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_15_fu_286     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   225   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| Order_addr_3_reg_383|    8   |
|  Order_addr_reg_378 |    8   |
|  add_ln1017_reg_388 |    8   |
|bitcast_ln497_reg_403|   64   |
|  cmp5_read_reg_364  |    1   |
|  dataA_addr_reg_393 |    8   |
|      dc_reg_398     |   64   |
|     flag_reg_349    |   32   |
| icmp_ln1005_reg_369 |    1   |
| icmp_ln1008_reg_373 |    1   |
|icmp_ln1017_1_reg_413|    1   |
| icmp_ln1017_reg_408 |    1   |
|     j_2_reg_357     |    4   |
|    tmp_16_reg_418   |    1   |
+---------------------+--------+
|        Total        |   202  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_147    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   202  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   202  |   261  |
+-----------+--------+--------+--------+
