// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module log10_39_25_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x_V,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [38:0] x_V;
output  [38:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] log_apfixed_reduce_3_address0;
reg    log_apfixed_reduce_3_ce0;
wire   [5:0] log_apfixed_reduce_3_q0;
wire   [5:0] log_apfixed_reduce_2_address0;
reg    log_apfixed_reduce_2_ce0;
wire   [21:0] log_apfixed_reduce_2_q0;
wire   [3:0] log_apfixed_reduce_s_address0;
reg    log_apfixed_reduce_s_ce0;
wire   [17:0] log_apfixed_reduce_s_q0;
reg   [44:0] p_Val2_10_lcssa_reg_437;
reg   [44:0] p_Val2_10_lcssa_reg_437_pp0_iter3_reg;
reg   [38:0] x_V_read_reg_2839;
wire   [0:0] icmp_ln1497_fu_700_p2;
reg   [0:0] icmp_ln1497_reg_2882;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter1_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter2_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter3_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter4_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter5_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter6_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter7_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter8_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter9_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter10_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter11_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter12_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter13_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter14_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter15_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter16_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter17_reg;
reg   [0:0] icmp_ln1497_reg_2882_pp0_iter18_reg;
wire   [0:0] and_ln948_fu_722_p2;
reg   [0:0] and_ln948_reg_2886;
wire   [0:0] or_ln948_fu_766_p2;
reg   [0:0] or_ln948_reg_2890;
wire   [0:0] or_ln948_1_fu_804_p2;
reg   [0:0] or_ln948_1_reg_2894;
wire   [0:0] or_ln948_2_fu_842_p2;
reg   [0:0] or_ln948_2_reg_2898;
wire   [0:0] or_ln948_3_fu_880_p2;
reg   [0:0] or_ln948_3_reg_2902;
wire   [0:0] or_ln948_4_fu_918_p2;
reg   [0:0] or_ln948_4_reg_2906;
wire   [0:0] or_ln948_5_fu_956_p2;
reg   [0:0] or_ln948_5_reg_2910;
wire   [0:0] or_ln948_6_fu_994_p2;
reg   [0:0] or_ln948_6_reg_2914;
wire   [0:0] or_ln948_7_fu_1032_p2;
reg   [0:0] or_ln948_7_reg_2918;
wire   [0:0] or_ln948_8_fu_1070_p2;
reg   [0:0] or_ln948_8_reg_2922;
wire   [0:0] or_ln948_9_fu_1108_p2;
reg   [0:0] or_ln948_9_reg_2926;
wire   [0:0] or_ln948_10_fu_1146_p2;
reg   [0:0] or_ln948_10_reg_2930;
wire   [0:0] or_ln948_11_fu_1184_p2;
reg   [0:0] or_ln948_11_reg_2934;
wire   [0:0] or_ln948_12_fu_1222_p2;
reg   [0:0] or_ln948_12_reg_2938;
wire   [0:0] or_ln948_13_fu_1260_p2;
reg   [0:0] or_ln948_13_reg_2942;
wire   [0:0] or_ln948_14_fu_1298_p2;
reg   [0:0] or_ln948_14_reg_2946;
wire   [0:0] or_ln948_15_fu_1336_p2;
reg   [0:0] or_ln948_15_reg_2950;
wire   [0:0] or_ln948_16_fu_1374_p2;
reg   [0:0] or_ln948_16_reg_2954;
wire   [0:0] or_ln948_17_fu_1412_p2;
reg   [0:0] or_ln948_17_reg_2958;
wire   [0:0] or_ln948_18_fu_1450_p2;
reg   [0:0] or_ln948_18_reg_2962;
wire   [0:0] or_ln948_19_fu_1488_p2;
reg   [0:0] or_ln948_19_reg_2966;
wire   [0:0] or_ln948_20_fu_1526_p2;
reg   [0:0] or_ln948_20_reg_2970;
wire   [0:0] or_ln948_21_fu_1564_p2;
reg   [0:0] or_ln948_21_reg_2974;
wire   [0:0] or_ln948_22_fu_1602_p2;
reg   [0:0] or_ln948_22_reg_2978;
wire   [0:0] or_ln948_23_fu_1640_p2;
reg   [0:0] or_ln948_23_reg_2982;
wire   [0:0] or_ln948_24_fu_1678_p2;
reg   [0:0] or_ln948_24_reg_2986;
wire   [0:0] or_ln948_25_fu_1716_p2;
reg   [0:0] or_ln948_25_reg_2990;
wire   [0:0] or_ln948_26_fu_1754_p2;
reg   [0:0] or_ln948_26_reg_2994;
wire   [0:0] or_ln948_27_fu_1792_p2;
reg   [0:0] or_ln948_27_reg_2998;
wire   [0:0] or_ln948_28_fu_1830_p2;
reg   [0:0] or_ln948_28_reg_3002;
wire   [0:0] or_ln948_29_fu_1868_p2;
reg   [0:0] or_ln948_29_reg_3006;
wire   [0:0] or_ln948_30_fu_1906_p2;
reg   [0:0] or_ln948_30_reg_3010;
wire   [0:0] or_ln948_31_fu_1944_p2;
reg   [0:0] or_ln948_31_reg_3014;
wire   [0:0] tmp_34_fu_1950_p3;
reg   [0:0] tmp_34_reg_3018;
wire   [0:0] or_ln948_32_fu_1982_p2;
reg   [0:0] or_ln948_32_reg_3023;
wire   [0:0] tmp_35_fu_1988_p3;
reg   [0:0] tmp_35_reg_3027;
wire   [0:0] xor_ln948_34_fu_2008_p2;
reg   [0:0] xor_ln948_34_reg_3033;
wire   [0:0] or_ln948_33_fu_2020_p2;
reg   [0:0] or_ln948_33_reg_3038;
wire   [0:0] xor_ln948_35_fu_2026_p2;
reg   [0:0] xor_ln948_35_reg_3042;
wire   [44:0] p_Result_2_fu_2035_p4;
wire   [44:0] shl_ln_fu_2045_p3;
wire   [44:0] shl_ln1299_1_fu_2056_p3;
wire   [44:0] shl_ln1299_2_fu_2067_p3;
wire   [44:0] shl_ln1299_3_fu_2078_p3;
wire   [44:0] shl_ln1299_4_fu_2089_p3;
wire   [44:0] shl_ln1299_5_fu_2100_p3;
wire   [44:0] shl_ln1299_6_fu_2111_p3;
wire   [44:0] shl_ln1299_7_fu_2122_p3;
wire   [44:0] shl_ln1299_8_fu_2133_p3;
wire   [44:0] shl_ln1299_9_fu_2144_p3;
wire   [44:0] shl_ln1299_s_fu_2155_p3;
wire   [44:0] shl_ln1299_10_fu_2166_p3;
wire   [44:0] shl_ln1299_11_fu_2177_p3;
wire   [44:0] shl_ln1299_12_fu_2188_p3;
wire   [44:0] shl_ln1299_13_fu_2199_p3;
wire   [44:0] shl_ln1299_14_fu_2210_p3;
wire   [44:0] shl_ln1299_15_fu_2221_p3;
wire   [44:0] shl_ln1299_16_fu_2232_p3;
wire   [44:0] shl_ln1299_17_fu_2243_p3;
wire   [44:0] shl_ln1299_18_fu_2254_p3;
wire   [44:0] shl_ln1299_19_fu_2265_p3;
wire   [44:0] shl_ln1299_20_fu_2276_p3;
wire   [44:0] shl_ln1299_21_fu_2287_p3;
wire   [44:0] shl_ln1299_22_fu_2298_p3;
wire   [44:0] shl_ln1299_23_fu_2309_p3;
wire   [44:0] shl_ln1299_24_fu_2320_p3;
wire   [44:0] shl_ln1299_25_fu_2331_p3;
wire   [44:0] shl_ln1299_26_fu_2342_p3;
wire   [44:0] shl_ln1299_27_fu_2353_p3;
wire   [44:0] shl_ln1299_28_fu_2364_p3;
wire   [44:0] shl_ln1299_29_fu_2375_p3;
wire   [44:0] shl_ln1299_30_fu_2386_p3;
wire   [44:0] shl_ln1299_31_fu_2397_p3;
wire   [44:0] shl_ln1299_32_fu_2408_p3;
wire   [44:0] shl_ln1299_33_fu_2419_p3;
wire   [44:0] shl_ln1299_34_fu_2457_p3;
wire   [0:0] or_ln948_34_fu_2448_p2;
wire   [44:0] shl_ln1299_35_fu_2499_p3;
wire   [0:0] or_ln948_35_fu_2490_p2;
wire   [5:0] select_ln948_fu_2519_p3;
wire   [0:0] and_ln948_109_fu_2513_p2;
wire   [44:0] select_ln948_1_fu_2535_p3;
reg   [5:0] b_frac_tilde_inverse_reg_3270;
reg   [21:0] log_sum_V_reg_3275;
reg   [21:0] log_sum_V_reg_3275_pp0_iter4_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter5_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter6_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter7_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter8_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter9_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter10_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter11_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter12_reg;
reg   [21:0] log_sum_V_reg_3275_pp0_iter13_reg;
wire   [50:0] grp_fu_2586_p2;
reg   [50:0] r_V_7_reg_3290;
reg   [23:0] z1_V_reg_3297;
reg   [3:0] a_V_reg_3303;
reg   [3:0] a_V_reg_3303_pp0_iter10_reg;
reg   [3:0] a_V_reg_3303_pp0_iter11_reg;
(* use_dsp48 = "no" *) wire   [28:0] add_ln703_fu_2676_p2;
reg   [28:0] add_ln703_reg_3309;
reg   [28:0] add_ln703_reg_3309_pp0_iter11_reg;
wire   [28:0] grp_fu_2826_p3;
reg   [28:0] ret_V_reg_3324;
reg   [17:0] p_Val2_7_reg_3335;
reg   [14:0] tmp_39_reg_3340;
reg   [16:0] r_V_s_reg_3345;
wire   [21:0] log_base_V_fu_2772_p2;
reg  signed [21:0] log_base_V_reg_3350;
wire  signed [28:0] grp_fu_2833_p2;
reg  signed [28:0] mul_ln728_reg_3365;
wire   [46:0] grp_fu_2781_p2;
reg   [46:0] r_V_10_reg_3370;
reg    ap_block_pp0_stage0_subdone;
wire   [44:0] ap_phi_reg_pp0_iter0_p_Val2_10_lcssa_reg_437;
reg   [44:0] ap_phi_reg_pp0_iter1_p_Val2_10_lcssa_reg_437;
reg   [44:0] ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437;
reg   [5:0] ap_phi_mux_index0_V_phi_fu_524_p4;
wire   [5:0] ap_phi_reg_pp0_iter2_index0_V_reg_521;
wire   [0:0] p_Result_s_fu_2543_p3;
wire   [5:0] ap_phi_reg_pp0_iter0_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter1_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter3_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter4_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter5_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter6_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter7_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter8_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter9_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter10_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter11_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter12_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter13_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter14_t_V_lcssa_reg_530;
reg   [5:0] ap_phi_reg_pp0_iter15_t_V_lcssa_reg_530;
reg  signed [5:0] ap_phi_reg_pp0_iter16_t_V_lcssa_reg_530;
reg   [38:0] ap_phi_mux_agg_result_V_0_phi_fu_693_p4;
wire  signed [38:0] r_V_6_fu_2821_p1;
reg   [38:0] ap_phi_reg_pp0_iter19_agg_result_V_0_reg_689;
wire   [38:0] ap_phi_reg_pp0_iter0_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter1_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter2_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter3_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter4_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter5_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter6_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter7_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter8_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter9_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter10_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter11_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter12_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter13_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter14_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter15_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter16_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter17_agg_result_V_0_reg_689;
reg   [38:0] ap_phi_reg_pp0_iter18_agg_result_V_0_reg_689;
wire   [63:0] zext_ln544_fu_2573_p1;
wire   [63:0] zext_ln544_1_fu_2688_p1;
wire   [0:0] tmp_fu_706_p3;
wire   [0:0] tmp_1_fu_714_p3;
wire   [0:0] xor_ln948_fu_728_p2;
wire   [0:0] and_ln948_1_fu_742_p2;
wire   [0:0] tmp_2_fu_734_p3;
wire   [0:0] xor_ln948_1_fu_754_p2;
wire   [0:0] and_ln948_2_fu_748_p2;
wire   [0:0] and_ln948_3_fu_760_p2;
wire   [0:0] and_ln948_4_fu_780_p2;
wire   [0:0] tmp_3_fu_772_p3;
wire   [0:0] xor_ln948_2_fu_792_p2;
wire   [0:0] and_ln948_5_fu_786_p2;
wire   [0:0] and_ln948_6_fu_798_p2;
wire   [0:0] and_ln948_7_fu_818_p2;
wire   [0:0] tmp_4_fu_810_p3;
wire   [0:0] xor_ln948_3_fu_830_p2;
wire   [0:0] and_ln948_8_fu_824_p2;
wire   [0:0] and_ln948_9_fu_836_p2;
wire   [0:0] and_ln948_10_fu_856_p2;
wire   [0:0] tmp_5_fu_848_p3;
wire   [0:0] xor_ln948_4_fu_868_p2;
wire   [0:0] and_ln948_11_fu_862_p2;
wire   [0:0] and_ln948_12_fu_874_p2;
wire   [0:0] and_ln948_13_fu_894_p2;
wire   [0:0] tmp_6_fu_886_p3;
wire   [0:0] xor_ln948_5_fu_906_p2;
wire   [0:0] and_ln948_14_fu_900_p2;
wire   [0:0] and_ln948_15_fu_912_p2;
wire   [0:0] and_ln948_16_fu_932_p2;
wire   [0:0] tmp_7_fu_924_p3;
wire   [0:0] xor_ln948_6_fu_944_p2;
wire   [0:0] and_ln948_17_fu_938_p2;
wire   [0:0] and_ln948_18_fu_950_p2;
wire   [0:0] and_ln948_19_fu_970_p2;
wire   [0:0] tmp_8_fu_962_p3;
wire   [0:0] xor_ln948_7_fu_982_p2;
wire   [0:0] and_ln948_20_fu_976_p2;
wire   [0:0] and_ln948_21_fu_988_p2;
wire   [0:0] and_ln948_22_fu_1008_p2;
wire   [0:0] tmp_9_fu_1000_p3;
wire   [0:0] xor_ln948_8_fu_1020_p2;
wire   [0:0] and_ln948_23_fu_1014_p2;
wire   [0:0] and_ln948_24_fu_1026_p2;
wire   [0:0] and_ln948_25_fu_1046_p2;
wire   [0:0] tmp_10_fu_1038_p3;
wire   [0:0] xor_ln948_9_fu_1058_p2;
wire   [0:0] and_ln948_26_fu_1052_p2;
wire   [0:0] and_ln948_27_fu_1064_p2;
wire   [0:0] and_ln948_28_fu_1084_p2;
wire   [0:0] tmp_11_fu_1076_p3;
wire   [0:0] xor_ln948_10_fu_1096_p2;
wire   [0:0] and_ln948_29_fu_1090_p2;
wire   [0:0] and_ln948_30_fu_1102_p2;
wire   [0:0] and_ln948_31_fu_1122_p2;
wire   [0:0] tmp_12_fu_1114_p3;
wire   [0:0] xor_ln948_11_fu_1134_p2;
wire   [0:0] and_ln948_32_fu_1128_p2;
wire   [0:0] and_ln948_33_fu_1140_p2;
wire   [0:0] and_ln948_34_fu_1160_p2;
wire   [0:0] tmp_13_fu_1152_p3;
wire   [0:0] xor_ln948_12_fu_1172_p2;
wire   [0:0] and_ln948_35_fu_1166_p2;
wire   [0:0] and_ln948_36_fu_1178_p2;
wire   [0:0] and_ln948_37_fu_1198_p2;
wire   [0:0] tmp_14_fu_1190_p3;
wire   [0:0] xor_ln948_13_fu_1210_p2;
wire   [0:0] and_ln948_38_fu_1204_p2;
wire   [0:0] and_ln948_39_fu_1216_p2;
wire   [0:0] and_ln948_40_fu_1236_p2;
wire   [0:0] tmp_15_fu_1228_p3;
wire   [0:0] xor_ln948_14_fu_1248_p2;
wire   [0:0] and_ln948_41_fu_1242_p2;
wire   [0:0] and_ln948_42_fu_1254_p2;
wire   [0:0] and_ln948_43_fu_1274_p2;
wire   [0:0] tmp_16_fu_1266_p3;
wire   [0:0] xor_ln948_15_fu_1286_p2;
wire   [0:0] and_ln948_44_fu_1280_p2;
wire   [0:0] and_ln948_45_fu_1292_p2;
wire   [0:0] and_ln948_46_fu_1312_p2;
wire   [0:0] tmp_17_fu_1304_p3;
wire   [0:0] xor_ln948_16_fu_1324_p2;
wire   [0:0] and_ln948_47_fu_1318_p2;
wire   [0:0] and_ln948_48_fu_1330_p2;
wire   [0:0] and_ln948_49_fu_1350_p2;
wire   [0:0] tmp_18_fu_1342_p3;
wire   [0:0] xor_ln948_17_fu_1362_p2;
wire   [0:0] and_ln948_50_fu_1356_p2;
wire   [0:0] and_ln948_51_fu_1368_p2;
wire   [0:0] and_ln948_52_fu_1388_p2;
wire   [0:0] tmp_19_fu_1380_p3;
wire   [0:0] xor_ln948_18_fu_1400_p2;
wire   [0:0] and_ln948_53_fu_1394_p2;
wire   [0:0] and_ln948_54_fu_1406_p2;
wire   [0:0] and_ln948_55_fu_1426_p2;
wire   [0:0] tmp_20_fu_1418_p3;
wire   [0:0] xor_ln948_19_fu_1438_p2;
wire   [0:0] and_ln948_56_fu_1432_p2;
wire   [0:0] and_ln948_57_fu_1444_p2;
wire   [0:0] and_ln948_58_fu_1464_p2;
wire   [0:0] tmp_21_fu_1456_p3;
wire   [0:0] xor_ln948_20_fu_1476_p2;
wire   [0:0] and_ln948_59_fu_1470_p2;
wire   [0:0] and_ln948_60_fu_1482_p2;
wire   [0:0] and_ln948_61_fu_1502_p2;
wire   [0:0] tmp_22_fu_1494_p3;
wire   [0:0] xor_ln948_21_fu_1514_p2;
wire   [0:0] and_ln948_62_fu_1508_p2;
wire   [0:0] and_ln948_63_fu_1520_p2;
wire   [0:0] and_ln948_64_fu_1540_p2;
wire   [0:0] tmp_23_fu_1532_p3;
wire   [0:0] xor_ln948_22_fu_1552_p2;
wire   [0:0] and_ln948_65_fu_1546_p2;
wire   [0:0] and_ln948_66_fu_1558_p2;
wire   [0:0] and_ln948_67_fu_1578_p2;
wire   [0:0] tmp_24_fu_1570_p3;
wire   [0:0] xor_ln948_23_fu_1590_p2;
wire   [0:0] and_ln948_68_fu_1584_p2;
wire   [0:0] and_ln948_69_fu_1596_p2;
wire   [0:0] and_ln948_70_fu_1616_p2;
wire   [0:0] tmp_25_fu_1608_p3;
wire   [0:0] xor_ln948_24_fu_1628_p2;
wire   [0:0] and_ln948_71_fu_1622_p2;
wire   [0:0] and_ln948_72_fu_1634_p2;
wire   [0:0] and_ln948_73_fu_1654_p2;
wire   [0:0] tmp_26_fu_1646_p3;
wire   [0:0] xor_ln948_25_fu_1666_p2;
wire   [0:0] and_ln948_74_fu_1660_p2;
wire   [0:0] and_ln948_75_fu_1672_p2;
wire   [0:0] and_ln948_76_fu_1692_p2;
wire   [0:0] tmp_27_fu_1684_p3;
wire   [0:0] xor_ln948_26_fu_1704_p2;
wire   [0:0] and_ln948_77_fu_1698_p2;
wire   [0:0] and_ln948_78_fu_1710_p2;
wire   [0:0] and_ln948_79_fu_1730_p2;
wire   [0:0] tmp_28_fu_1722_p3;
wire   [0:0] xor_ln948_27_fu_1742_p2;
wire   [0:0] and_ln948_80_fu_1736_p2;
wire   [0:0] and_ln948_81_fu_1748_p2;
wire   [0:0] and_ln948_82_fu_1768_p2;
wire   [0:0] tmp_29_fu_1760_p3;
wire   [0:0] xor_ln948_28_fu_1780_p2;
wire   [0:0] and_ln948_83_fu_1774_p2;
wire   [0:0] and_ln948_84_fu_1786_p2;
wire   [0:0] and_ln948_85_fu_1806_p2;
wire   [0:0] tmp_30_fu_1798_p3;
wire   [0:0] xor_ln948_29_fu_1818_p2;
wire   [0:0] and_ln948_86_fu_1812_p2;
wire   [0:0] and_ln948_87_fu_1824_p2;
wire   [0:0] and_ln948_88_fu_1844_p2;
wire   [0:0] tmp_31_fu_1836_p3;
wire   [0:0] xor_ln948_30_fu_1856_p2;
wire   [0:0] and_ln948_89_fu_1850_p2;
wire   [0:0] and_ln948_90_fu_1862_p2;
wire   [0:0] and_ln948_91_fu_1882_p2;
wire   [0:0] tmp_32_fu_1874_p3;
wire   [0:0] xor_ln948_31_fu_1894_p2;
wire   [0:0] and_ln948_92_fu_1888_p2;
wire   [0:0] and_ln948_93_fu_1900_p2;
wire   [0:0] and_ln948_94_fu_1920_p2;
wire   [0:0] tmp_33_fu_1912_p3;
wire   [0:0] xor_ln948_32_fu_1932_p2;
wire   [0:0] and_ln948_95_fu_1926_p2;
wire   [0:0] and_ln948_96_fu_1938_p2;
wire   [0:0] and_ln948_97_fu_1958_p2;
wire   [0:0] xor_ln948_33_fu_1970_p2;
wire   [0:0] and_ln948_98_fu_1964_p2;
wire   [0:0] and_ln948_99_fu_1976_p2;
wire   [0:0] and_ln948_100_fu_1996_p2;
wire   [0:0] and_ln948_101_fu_2002_p2;
wire   [0:0] and_ln948_102_fu_2014_p2;
wire   [37:0] trunc_ln612_fu_2032_p1;
wire   [36:0] trunc_ln1299_fu_2053_p1;
wire   [35:0] trunc_ln1299_1_fu_2064_p1;
wire   [34:0] trunc_ln1299_2_fu_2075_p1;
wire   [33:0] trunc_ln1299_3_fu_2086_p1;
wire   [32:0] trunc_ln1299_4_fu_2097_p1;
wire   [31:0] trunc_ln1299_5_fu_2108_p1;
wire   [30:0] trunc_ln1299_6_fu_2119_p1;
wire   [29:0] trunc_ln1299_7_fu_2130_p1;
wire   [28:0] trunc_ln1299_8_fu_2141_p1;
wire   [27:0] trunc_ln1299_9_fu_2152_p1;
wire   [26:0] trunc_ln1299_10_fu_2163_p1;
wire   [25:0] trunc_ln1299_11_fu_2174_p1;
wire   [24:0] trunc_ln1299_12_fu_2185_p1;
wire   [23:0] trunc_ln1299_13_fu_2196_p1;
wire   [22:0] trunc_ln1299_14_fu_2207_p1;
wire   [21:0] trunc_ln1299_15_fu_2218_p1;
wire   [20:0] trunc_ln1299_16_fu_2229_p1;
wire   [19:0] trunc_ln1299_17_fu_2240_p1;
wire   [18:0] trunc_ln1299_18_fu_2251_p1;
wire   [17:0] trunc_ln1299_19_fu_2262_p1;
wire   [16:0] trunc_ln1299_20_fu_2273_p1;
wire   [15:0] trunc_ln1299_21_fu_2284_p1;
wire   [14:0] trunc_ln1299_22_fu_2295_p1;
wire   [13:0] trunc_ln1299_23_fu_2306_p1;
wire   [12:0] trunc_ln1299_24_fu_2317_p1;
wire   [11:0] trunc_ln1299_25_fu_2328_p1;
wire   [10:0] trunc_ln1299_26_fu_2339_p1;
wire   [9:0] trunc_ln1299_27_fu_2350_p1;
wire   [8:0] trunc_ln1299_28_fu_2361_p1;
wire   [7:0] trunc_ln1299_29_fu_2372_p1;
wire   [6:0] trunc_ln1299_30_fu_2383_p1;
wire   [5:0] trunc_ln1299_31_fu_2394_p1;
wire   [4:0] trunc_ln1299_32_fu_2405_p1;
wire   [3:0] trunc_ln1299_33_fu_2416_p1;
wire   [0:0] and_ln948_103_fu_2434_p2;
wire   [0:0] tmp_36_fu_2427_p3;
wire   [0:0] and_ln948_104_fu_2438_p2;
wire   [0:0] and_ln948_105_fu_2444_p2;
wire   [2:0] trunc_ln1299_34_fu_2454_p1;
wire   [0:0] and_ln948_106_fu_2468_p2;
wire   [0:0] trunc_ln948_fu_2465_p1;
wire   [0:0] xor_ln948_36_fu_2479_p2;
wire   [0:0] and_ln948_107_fu_2473_p2;
wire   [0:0] and_ln948_108_fu_2485_p2;
wire   [1:0] trunc_ln1299_35_fu_2496_p1;
wire   [0:0] xor_ln948_37_fu_2507_p2;
wire   [44:0] st_fu_2527_p3;
wire   [44:0] grp_fu_2586_p0;
wire   [5:0] grp_fu_2586_p1;
wire   [22:0] tmp_s_fu_2619_p4;
wire   [27:0] sf_fu_2628_p3;
wire   [0:0] tmp_42_fu_2612_p3;
wire   [28:0] tmp_37_fu_2636_p3;
wire   [28:0] zext_ln1333_fu_2643_p1;
wire   [19:0] tmp_38_fu_2655_p4;
wire   [27:0] lhs_V_fu_2664_p3;
wire   [28:0] zext_ln703_fu_2672_p1;
wire   [28:0] eZ_V_fu_2647_p3;
wire   [8:0] trunc_ln1_fu_2701_p4;
wire   [8:0] r_V_9_fu_2714_p0;
wire   [17:0] zext_ln1116_fu_2710_p1;
wire   [8:0] r_V_9_fu_2714_p1;
wire   [17:0] r_V_9_fu_2714_p2;
wire   [24:0] lhs_V_1_fu_2733_p3;
wire   [25:0] zext_ln728_fu_2740_p1;
wire   [25:0] zext_ln703_2_fu_2744_p1;
wire   [25:0] ret_V_1_fu_2747_p2;
wire   [15:0] trunc_ln708_2_fu_2753_p4;
wire  signed [21:0] sext_ln708_fu_2763_p1;
wire   [21:0] add_ln703_1_fu_2767_p2;
wire   [21:0] zext_ln203_fu_2730_p1;
wire   [24:0] grp_fu_2781_p1;
wire   [50:0] lhs_V_2_fu_2794_p3;
wire  signed [51:0] sext_ln728_1_fu_2801_p1;
wire  signed [51:0] sext_ln1118_1_fu_2791_p1;
wire   [51:0] ret_V_2_fu_2805_p2;
wire   [18:0] tmp_43_fu_2811_p4;
wire   [23:0] grp_fu_2826_p0;
wire   [3:0] grp_fu_2826_p1;
wire   [24:0] grp_fu_2833_p1;
reg    grp_fu_2586_ce;
reg    grp_fu_2781_ce;
reg    grp_fu_2826_ce;
reg    grp_fu_2833_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to18;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [50:0] grp_fu_2586_p00;
wire   [50:0] grp_fu_2586_p10;
wire   [27:0] grp_fu_2826_p00;
wire   [27:0] grp_fu_2826_p10;
reg    ap_condition_120;
reg    ap_condition_681;
reg    ap_condition_684;
reg    ap_condition_687;
reg    ap_condition_690;
reg    ap_condition_693;
reg    ap_condition_696;
reg    ap_condition_699;
reg    ap_condition_702;
reg    ap_condition_705;
reg    ap_condition_708;
reg    ap_condition_711;
reg    ap_condition_714;
reg    ap_condition_717;
reg    ap_condition_720;
reg    ap_condition_723;
reg    ap_condition_726;
reg    ap_condition_729;
reg    ap_condition_732;
reg    ap_condition_735;
reg    ap_condition_738;
reg    ap_condition_741;
reg    ap_condition_744;
reg    ap_condition_747;
reg    ap_condition_750;
reg    ap_condition_753;
reg    ap_condition_756;
reg    ap_condition_759;
reg    ap_condition_762;
reg    ap_condition_765;
reg    ap_condition_768;
reg    ap_condition_771;
reg    ap_condition_774;
reg    ap_condition_777;
reg    ap_condition_780;
reg    ap_condition_783;
reg    ap_condition_786;
reg    ap_condition_789;
reg    ap_condition_560;
reg    ap_condition_672;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
end

log10_39_25_s_logcud #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_3_address0),
    .ce0(log_apfixed_reduce_3_ce0),
    .q0(log_apfixed_reduce_3_q0)
);

log10_39_25_s_logdEe #(
    .DataWidth( 22 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_2_address0),
    .ce0(log_apfixed_reduce_2_ce0),
    .q0(log_apfixed_reduce_2_q0)
);

log10_39_25_s_logeOg #(
    .DataWidth( 18 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
log_apfixed_reduce_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_s_address0),
    .ce0(log_apfixed_reduce_s_ce0),
    .q0(log_apfixed_reduce_s_q0)
);

hcr_metadata_injefYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 51 ))
hcr_metadata_injefYi_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2586_p0),
    .din1(grp_fu_2586_p1),
    .ce(grp_fu_2586_ce),
    .dout(grp_fu_2586_p2)
);

hcr_metadata_injeg8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 47 ))
hcr_metadata_injeg8j_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(log_base_V_reg_3350),
    .din1(grp_fu_2781_p1),
    .ce(grp_fu_2781_ce),
    .dout(grp_fu_2781_p2)
);

hcr_metadata_injehbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
hcr_metadata_injehbi_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2826_p0),
    .din1(grp_fu_2826_p1),
    .din2(add_ln703_reg_3309_pp0_iter11_reg),
    .ce(grp_fu_2826_ce),
    .dout(grp_fu_2826_p3)
);

hcr_metadata_injeibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 29 ))
hcr_metadata_injeibs_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter16_t_V_lcssa_reg_530),
    .din1(grp_fu_2833_p1),
    .ce(grp_fu_2833_ce),
    .dout(grp_fu_2833_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((icmp_ln1497_fu_700_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_V_0_reg_689 <= 39'd274877906944;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter0_agg_result_V_0_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_672)) begin
        if ((1'b1 == ap_condition_560)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= select_ln948_1_fu_2535_p3;
        end else if ((1'b1 == ap_condition_789)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_35_fu_2499_p3;
        end else if ((1'b1 == ap_condition_786)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_34_fu_2457_p3;
        end else if ((1'b1 == ap_condition_783)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_33_fu_2419_p3;
        end else if ((1'b1 == ap_condition_780)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_32_fu_2408_p3;
        end else if ((1'b1 == ap_condition_777)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_31_fu_2397_p3;
        end else if ((1'b1 == ap_condition_774)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_30_fu_2386_p3;
        end else if ((1'b1 == ap_condition_771)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_29_fu_2375_p3;
        end else if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_28_fu_2364_p3;
        end else if ((1'b1 == ap_condition_765)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_27_fu_2353_p3;
        end else if ((1'b1 == ap_condition_762)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_26_fu_2342_p3;
        end else if ((1'b1 == ap_condition_759)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_25_fu_2331_p3;
        end else if ((1'b1 == ap_condition_756)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_24_fu_2320_p3;
        end else if ((1'b1 == ap_condition_753)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_23_fu_2309_p3;
        end else if ((1'b1 == ap_condition_750)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_22_fu_2298_p3;
        end else if ((1'b1 == ap_condition_747)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_21_fu_2287_p3;
        end else if ((1'b1 == ap_condition_744)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_20_fu_2276_p3;
        end else if ((1'b1 == ap_condition_741)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_19_fu_2265_p3;
        end else if ((1'b1 == ap_condition_738)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_18_fu_2254_p3;
        end else if ((1'b1 == ap_condition_735)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_17_fu_2243_p3;
        end else if ((1'b1 == ap_condition_732)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_16_fu_2232_p3;
        end else if ((1'b1 == ap_condition_729)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_15_fu_2221_p3;
        end else if ((1'b1 == ap_condition_726)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_14_fu_2210_p3;
        end else if ((1'b1 == ap_condition_723)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_13_fu_2199_p3;
        end else if ((1'b1 == ap_condition_720)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_12_fu_2188_p3;
        end else if ((1'b1 == ap_condition_717)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_11_fu_2177_p3;
        end else if ((1'b1 == ap_condition_714)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_10_fu_2166_p3;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_s_fu_2155_p3;
        end else if ((1'b1 == ap_condition_708)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_9_fu_2144_p3;
        end else if ((1'b1 == ap_condition_705)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_8_fu_2133_p3;
        end else if ((1'b1 == ap_condition_702)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_7_fu_2122_p3;
        end else if ((1'b1 == ap_condition_699)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_6_fu_2111_p3;
        end else if ((1'b1 == ap_condition_696)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_5_fu_2100_p3;
        end else if ((1'b1 == ap_condition_693)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_4_fu_2089_p3;
        end else if ((1'b1 == ap_condition_690)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_3_fu_2078_p3;
        end else if ((1'b1 == ap_condition_687)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_2_fu_2067_p3;
        end else if ((1'b1 == ap_condition_684)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln1299_1_fu_2056_p3;
        end else if ((1'b1 == ap_condition_681)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= shl_ln_fu_2045_p3;
        end else if (((1'd1 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= p_Result_2_fu_2035_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437 <= ap_phi_reg_pp0_iter1_p_Val2_10_lcssa_reg_437;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_672)) begin
        if ((1'b1 == ap_condition_560)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= select_ln948_fu_2519_p3;
        end else if ((1'b1 == ap_condition_789)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd51;
        end else if ((1'b1 == ap_condition_786)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd52;
        end else if ((1'b1 == ap_condition_783)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd53;
        end else if ((1'b1 == ap_condition_780)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd54;
        end else if ((1'b1 == ap_condition_777)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd55;
        end else if ((1'b1 == ap_condition_774)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd56;
        end else if ((1'b1 == ap_condition_771)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd57;
        end else if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd58;
        end else if ((1'b1 == ap_condition_765)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd59;
        end else if ((1'b1 == ap_condition_762)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd60;
        end else if ((1'b1 == ap_condition_759)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd61;
        end else if ((1'b1 == ap_condition_756)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd62;
        end else if ((1'b1 == ap_condition_753)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd63;
        end else if ((1'b1 == ap_condition_750)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd0;
        end else if ((1'b1 == ap_condition_747)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd1;
        end else if ((1'b1 == ap_condition_744)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd2;
        end else if ((1'b1 == ap_condition_741)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd3;
        end else if ((1'b1 == ap_condition_738)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd4;
        end else if ((1'b1 == ap_condition_735)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd5;
        end else if ((1'b1 == ap_condition_732)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd6;
        end else if ((1'b1 == ap_condition_729)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd7;
        end else if ((1'b1 == ap_condition_726)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd8;
        end else if ((1'b1 == ap_condition_723)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd9;
        end else if ((1'b1 == ap_condition_720)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd10;
        end else if ((1'b1 == ap_condition_717)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd11;
        end else if ((1'b1 == ap_condition_714)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd12;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd13;
        end else if ((1'b1 == ap_condition_708)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd14;
        end else if ((1'b1 == ap_condition_705)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd15;
        end else if ((1'b1 == ap_condition_702)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd16;
        end else if ((1'b1 == ap_condition_699)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd17;
        end else if ((1'b1 == ap_condition_696)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd18;
        end else if ((1'b1 == ap_condition_693)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd19;
        end else if ((1'b1 == ap_condition_690)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd20;
        end else if ((1'b1 == ap_condition_687)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd21;
        end else if ((1'b1 == ap_condition_684)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd22;
        end else if ((1'b1 == ap_condition_681)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd23;
        end else if (((1'd1 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= 6'd24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter1_t_V_lcssa_reg_530;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter8_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_3303 <= {{grp_fu_2586_p2[44:41]}};
        r_V_7_reg_3290 <= grp_fu_2586_p2;
        z1_V_reg_3297 <= {{grp_fu_2586_p2[44:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_3303_pp0_iter10_reg <= a_V_reg_3303;
        a_V_reg_3303_pp0_iter11_reg <= a_V_reg_3303_pp0_iter10_reg;
        add_ln703_reg_3309_pp0_iter11_reg <= add_ln703_reg_3309;
        icmp_ln1497_reg_2882_pp0_iter10_reg <= icmp_ln1497_reg_2882_pp0_iter9_reg;
        icmp_ln1497_reg_2882_pp0_iter11_reg <= icmp_ln1497_reg_2882_pp0_iter10_reg;
        icmp_ln1497_reg_2882_pp0_iter12_reg <= icmp_ln1497_reg_2882_pp0_iter11_reg;
        icmp_ln1497_reg_2882_pp0_iter13_reg <= icmp_ln1497_reg_2882_pp0_iter12_reg;
        icmp_ln1497_reg_2882_pp0_iter14_reg <= icmp_ln1497_reg_2882_pp0_iter13_reg;
        icmp_ln1497_reg_2882_pp0_iter15_reg <= icmp_ln1497_reg_2882_pp0_iter14_reg;
        icmp_ln1497_reg_2882_pp0_iter16_reg <= icmp_ln1497_reg_2882_pp0_iter15_reg;
        icmp_ln1497_reg_2882_pp0_iter17_reg <= icmp_ln1497_reg_2882_pp0_iter16_reg;
        icmp_ln1497_reg_2882_pp0_iter18_reg <= icmp_ln1497_reg_2882_pp0_iter17_reg;
        icmp_ln1497_reg_2882_pp0_iter2_reg <= icmp_ln1497_reg_2882_pp0_iter1_reg;
        icmp_ln1497_reg_2882_pp0_iter3_reg <= icmp_ln1497_reg_2882_pp0_iter2_reg;
        icmp_ln1497_reg_2882_pp0_iter4_reg <= icmp_ln1497_reg_2882_pp0_iter3_reg;
        icmp_ln1497_reg_2882_pp0_iter5_reg <= icmp_ln1497_reg_2882_pp0_iter4_reg;
        icmp_ln1497_reg_2882_pp0_iter6_reg <= icmp_ln1497_reg_2882_pp0_iter5_reg;
        icmp_ln1497_reg_2882_pp0_iter7_reg <= icmp_ln1497_reg_2882_pp0_iter6_reg;
        icmp_ln1497_reg_2882_pp0_iter8_reg <= icmp_ln1497_reg_2882_pp0_iter7_reg;
        icmp_ln1497_reg_2882_pp0_iter9_reg <= icmp_ln1497_reg_2882_pp0_iter8_reg;
        log_sum_V_reg_3275_pp0_iter10_reg <= log_sum_V_reg_3275_pp0_iter9_reg;
        log_sum_V_reg_3275_pp0_iter11_reg <= log_sum_V_reg_3275_pp0_iter10_reg;
        log_sum_V_reg_3275_pp0_iter12_reg <= log_sum_V_reg_3275_pp0_iter11_reg;
        log_sum_V_reg_3275_pp0_iter13_reg <= log_sum_V_reg_3275_pp0_iter12_reg;
        log_sum_V_reg_3275_pp0_iter4_reg <= log_sum_V_reg_3275;
        log_sum_V_reg_3275_pp0_iter5_reg <= log_sum_V_reg_3275_pp0_iter4_reg;
        log_sum_V_reg_3275_pp0_iter6_reg <= log_sum_V_reg_3275_pp0_iter5_reg;
        log_sum_V_reg_3275_pp0_iter7_reg <= log_sum_V_reg_3275_pp0_iter6_reg;
        log_sum_V_reg_3275_pp0_iter8_reg <= log_sum_V_reg_3275_pp0_iter7_reg;
        log_sum_V_reg_3275_pp0_iter9_reg <= log_sum_V_reg_3275_pp0_iter8_reg;
        p_Val2_10_lcssa_reg_437_pp0_iter3_reg <= p_Val2_10_lcssa_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter9_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_reg_3309 <= add_ln703_fu_2676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln948_reg_2886 <= and_ln948_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter9_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter10_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter9_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter10_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter11_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter10_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter11_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter12_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter11_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter12_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter13_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter12_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter13_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter14_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter13_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter14_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter15_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter14_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter15_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter16_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter15_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter16_agg_result_V_0_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter17_agg_result_V_0_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter18_agg_result_V_0_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_10_lcssa_reg_437 <= ap_phi_reg_pp0_iter0_p_Val2_10_lcssa_reg_437;
        ap_phi_reg_pp0_iter1_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter0_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter1_agg_result_V_0_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter2_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter3_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter2_t_V_lcssa_reg_530;
        p_Val2_10_lcssa_reg_437 <= ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter3_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter4_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter3_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter4_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter5_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter4_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter5_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter6_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter5_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter6_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter7_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter6_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter7_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter8_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter7_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_agg_result_V_0_reg_689 <= ap_phi_reg_pp0_iter8_agg_result_V_0_reg_689;
        ap_phi_reg_pp0_iter9_t_V_lcssa_reg_530 <= ap_phi_reg_pp0_iter8_t_V_lcssa_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter2_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_frac_tilde_inverse_reg_3270 <= log_apfixed_reduce_3_q0;
        log_sum_V_reg_3275 <= log_apfixed_reduce_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1497_reg_2882 <= icmp_ln1497_fu_700_p2;
        icmp_ln1497_reg_2882_pp0_iter1_reg <= icmp_ln1497_reg_2882;
        x_V_read_reg_2839 <= x_V;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter13_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_base_V_reg_3350 <= log_base_V_fu_2772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter17_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln728_reg_3365 <= grp_fu_2833_p2;
        r_V_10_reg_3370 <= grp_fu_2781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_10_reg_2930 <= or_ln948_10_fu_1146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_11_reg_2934 <= or_ln948_11_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_12_reg_2938 <= or_ln948_12_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_13_reg_2942 <= or_ln948_13_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_14_reg_2946 <= or_ln948_14_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_15_reg_2950 <= or_ln948_15_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_16_reg_2954 <= or_ln948_16_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_17_reg_2958 <= or_ln948_17_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_18_reg_2962 <= or_ln948_18_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_19_reg_2966 <= or_ln948_19_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_1_reg_2894 <= or_ln948_1_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_20_reg_2970 <= or_ln948_20_fu_1526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_21_reg_2974 <= or_ln948_21_fu_1564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_22_reg_2978 <= or_ln948_22_fu_1602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_23_reg_2982 <= or_ln948_23_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_24_reg_2986 <= or_ln948_24_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_25_reg_2990 <= or_ln948_25_fu_1716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_26_reg_2994 <= or_ln948_26_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_27_reg_2998 <= or_ln948_27_fu_1792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_28_reg_3002 <= or_ln948_28_fu_1830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_29_reg_3006 <= or_ln948_29_fu_1868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_2_reg_2898 <= or_ln948_2_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_29_fu_1868_p2 == 1'd0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_30_reg_3010 <= or_ln948_30_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_30_fu_1906_p2 == 1'd0) & (or_ln948_29_fu_1868_p2 == 1'd0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_31_reg_3014 <= or_ln948_31_fu_1944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_31_fu_1944_p2 == 1'd0) & (or_ln948_30_fu_1906_p2 == 1'd0) & (or_ln948_29_fu_1868_p2 == 1'd0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_32_reg_3023 <= or_ln948_32_fu_1982_p2;
        tmp_34_reg_3018 <= x_V[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_32_fu_1982_p2 == 1'd0) & (or_ln948_31_fu_1944_p2 == 1'd0) & (or_ln948_30_fu_1906_p2 == 1'd0) & (or_ln948_29_fu_1868_p2 == 1'd0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_33_reg_3038 <= or_ln948_33_fu_2020_p2;
        tmp_35_reg_3027 <= x_V[32'd2];
        xor_ln948_34_reg_3033 <= xor_ln948_34_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_3_reg_2902 <= or_ln948_3_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_4_reg_2906 <= or_ln948_4_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_5_reg_2910 <= or_ln948_5_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_6_reg_2914 <= or_ln948_6_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_7_reg_2918 <= or_ln948_7_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_8_reg_2922 <= or_ln948_8_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_9_reg_2926 <= or_ln948_9_fu_1108_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln948_reg_2890 <= or_ln948_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1497_reg_2882_pp0_iter12_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_7_reg_3335 <= log_apfixed_reduce_s_q0;
        r_V_s_reg_3345 <= {{r_V_9_fu_2714_p2[17:1]}};
        tmp_39_reg_3340 <= {{ret_V_reg_3324[28:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1497_reg_2882_pp0_iter11_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_reg_3324 <= grp_fu_2826_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln948_33_fu_2020_p2 == 1'd0) & (or_ln948_32_fu_1982_p2 == 1'd0) & (or_ln948_31_fu_1944_p2 == 1'd0) & (or_ln948_30_fu_1906_p2 == 1'd0) & (or_ln948_29_fu_1868_p2 == 1'd0) & (or_ln948_28_fu_1830_p2 == 1'd0) & (or_ln948_27_fu_1792_p2 == 1'd0) & (or_ln948_26_fu_1754_p2 == 1'd0) & (or_ln948_25_fu_1716_p2 == 1'd0) & (or_ln948_24_fu_1678_p2 == 1'd0) & (or_ln948_23_fu_1640_p2 == 1'd0) & (or_ln948_22_fu_1602_p2 == 1'd0) & (or_ln948_21_fu_1564_p2 == 1'd0) & (or_ln948_20_fu_1526_p2 == 1'd0) & (or_ln948_19_fu_1488_p2 == 1'd0) & (or_ln948_18_fu_1450_p2 == 1'd0) & (or_ln948_17_fu_1412_p2 == 1'd0) & (or_ln948_16_fu_1374_p2 == 1'd0) & (or_ln948_15_fu_1336_p2 == 1'd0) & (or_ln948_14_fu_1298_p2 == 1'd0) & (or_ln948_13_fu_1260_p2 == 1'd0) & (or_ln948_12_fu_1222_p2 == 1'd0) & (or_ln948_11_fu_1184_p2 == 1'd0) & (or_ln948_10_fu_1146_p2 == 1'd0) & (or_ln948_9_fu_1108_p2 == 1'd0) & (or_ln948_8_fu_1070_p2 == 1'd0) & (or_ln948_7_fu_1032_p2 == 1'd0) & (or_ln948_6_fu_994_p2 == 1'd0) & (or_ln948_5_fu_956_p2 == 1'd0) & (or_ln948_4_fu_918_p2 == 1'd0) & (or_ln948_3_fu_880_p2 == 1'd0) & (or_ln948_2_fu_842_p2 == 1'd0) & (or_ln948_1_fu_804_p2 == 1'd0) & (or_ln948_fu_766_p2 == 1'd0) & (1'd0 == and_ln948_fu_722_p2) & (icmp_ln1497_fu_700_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xor_ln948_35_reg_3042 <= xor_ln948_35_fu_2026_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to18 = 1'b1;
    end else begin
        ap_idle_pp0_0to18 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1497_reg_2882_pp0_iter18_reg == 1'd0)) begin
        ap_phi_mux_agg_result_V_0_phi_fu_693_p4 = r_V_6_fu_2821_p1;
    end else begin
        ap_phi_mux_agg_result_V_0_phi_fu_693_p4 = ap_phi_reg_pp0_iter19_agg_result_V_0_reg_689;
    end
end

always @ (*) begin
    if ((icmp_ln1497_reg_2882_pp0_iter1_reg == 1'd0)) begin
        if ((p_Result_s_fu_2543_p3 == 1'd0)) begin
            ap_phi_mux_index0_V_phi_fu_524_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437[42:37]}};
        end else if ((p_Result_s_fu_2543_p3 == 1'd1)) begin
            ap_phi_mux_index0_V_phi_fu_524_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437[43:38]}};
        end else begin
            ap_phi_mux_index0_V_phi_fu_524_p4 = ap_phi_reg_pp0_iter2_index0_V_reg_521;
        end
    end else begin
        ap_phi_mux_index0_V_phi_fu_524_p4 = ap_phi_reg_pp0_iter2_index0_V_reg_521;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to18 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2586_ce = 1'b1;
    end else begin
        grp_fu_2586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2781_ce = 1'b1;
    end else begin
        grp_fu_2781_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2826_ce = 1'b1;
    end else begin
        grp_fu_2826_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2833_ce = 1'b1;
    end else begin
        grp_fu_2833_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_apfixed_reduce_2_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_apfixed_reduce_3_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        log_apfixed_reduce_s_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_1_fu_2767_p2 = ($signed(log_sum_V_reg_3275_pp0_iter13_reg) + $signed(sext_ln708_fu_2763_p1));

assign add_ln703_fu_2676_p2 = (zext_ln703_fu_2672_p1 + eZ_V_fu_2647_p3);

assign and_ln948_100_fu_1996_p2 = (xor_ln948_33_fu_1970_p2 & tmp_34_fu_1950_p3);

assign and_ln948_101_fu_2002_p2 = (tmp_35_fu_1988_p3 & and_ln948_100_fu_1996_p2);

assign and_ln948_102_fu_2014_p2 = (xor_ln948_34_fu_2008_p2 & tmp_33_fu_1912_p3);

assign and_ln948_103_fu_2434_p2 = (xor_ln948_34_reg_3033 & tmp_35_reg_3027);

assign and_ln948_104_fu_2438_p2 = (tmp_36_fu_2427_p3 & and_ln948_103_fu_2434_p2);

assign and_ln948_105_fu_2444_p2 = (xor_ln948_35_reg_3042 & tmp_34_reg_3018);

assign and_ln948_106_fu_2468_p2 = (xor_ln948_35_reg_3042 & tmp_36_fu_2427_p3);

assign and_ln948_107_fu_2473_p2 = (trunc_ln948_fu_2465_p1 & and_ln948_106_fu_2468_p2);

assign and_ln948_108_fu_2485_p2 = (xor_ln948_36_fu_2479_p2 & tmp_35_reg_3027);

assign and_ln948_109_fu_2513_p2 = (xor_ln948_37_fu_2507_p2 & tmp_36_fu_2427_p3);

assign and_ln948_10_fu_856_p2 = (xor_ln948_3_fu_830_p2 & tmp_4_fu_810_p3);

assign and_ln948_11_fu_862_p2 = (tmp_5_fu_848_p3 & and_ln948_10_fu_856_p2);

assign and_ln948_12_fu_874_p2 = (xor_ln948_4_fu_868_p2 & tmp_3_fu_772_p3);

assign and_ln948_13_fu_894_p2 = (xor_ln948_4_fu_868_p2 & tmp_5_fu_848_p3);

assign and_ln948_14_fu_900_p2 = (tmp_6_fu_886_p3 & and_ln948_13_fu_894_p2);

assign and_ln948_15_fu_912_p2 = (xor_ln948_5_fu_906_p2 & tmp_4_fu_810_p3);

assign and_ln948_16_fu_932_p2 = (xor_ln948_5_fu_906_p2 & tmp_6_fu_886_p3);

assign and_ln948_17_fu_938_p2 = (tmp_7_fu_924_p3 & and_ln948_16_fu_932_p2);

assign and_ln948_18_fu_950_p2 = (xor_ln948_6_fu_944_p2 & tmp_5_fu_848_p3);

assign and_ln948_19_fu_970_p2 = (xor_ln948_6_fu_944_p2 & tmp_7_fu_924_p3);

assign and_ln948_1_fu_742_p2 = (xor_ln948_fu_728_p2 & tmp_1_fu_714_p3);

assign and_ln948_20_fu_976_p2 = (tmp_8_fu_962_p3 & and_ln948_19_fu_970_p2);

assign and_ln948_21_fu_988_p2 = (xor_ln948_7_fu_982_p2 & tmp_6_fu_886_p3);

assign and_ln948_22_fu_1008_p2 = (xor_ln948_7_fu_982_p2 & tmp_8_fu_962_p3);

assign and_ln948_23_fu_1014_p2 = (tmp_9_fu_1000_p3 & and_ln948_22_fu_1008_p2);

assign and_ln948_24_fu_1026_p2 = (xor_ln948_8_fu_1020_p2 & tmp_7_fu_924_p3);

assign and_ln948_25_fu_1046_p2 = (xor_ln948_8_fu_1020_p2 & tmp_9_fu_1000_p3);

assign and_ln948_26_fu_1052_p2 = (tmp_10_fu_1038_p3 & and_ln948_25_fu_1046_p2);

assign and_ln948_27_fu_1064_p2 = (xor_ln948_9_fu_1058_p2 & tmp_8_fu_962_p3);

assign and_ln948_28_fu_1084_p2 = (xor_ln948_9_fu_1058_p2 & tmp_10_fu_1038_p3);

assign and_ln948_29_fu_1090_p2 = (tmp_11_fu_1076_p3 & and_ln948_28_fu_1084_p2);

assign and_ln948_2_fu_748_p2 = (tmp_2_fu_734_p3 & and_ln948_1_fu_742_p2);

assign and_ln948_30_fu_1102_p2 = (xor_ln948_10_fu_1096_p2 & tmp_9_fu_1000_p3);

assign and_ln948_31_fu_1122_p2 = (xor_ln948_10_fu_1096_p2 & tmp_11_fu_1076_p3);

assign and_ln948_32_fu_1128_p2 = (tmp_12_fu_1114_p3 & and_ln948_31_fu_1122_p2);

assign and_ln948_33_fu_1140_p2 = (xor_ln948_11_fu_1134_p2 & tmp_10_fu_1038_p3);

assign and_ln948_34_fu_1160_p2 = (xor_ln948_11_fu_1134_p2 & tmp_12_fu_1114_p3);

assign and_ln948_35_fu_1166_p2 = (tmp_13_fu_1152_p3 & and_ln948_34_fu_1160_p2);

assign and_ln948_36_fu_1178_p2 = (xor_ln948_12_fu_1172_p2 & tmp_11_fu_1076_p3);

assign and_ln948_37_fu_1198_p2 = (xor_ln948_12_fu_1172_p2 & tmp_13_fu_1152_p3);

assign and_ln948_38_fu_1204_p2 = (tmp_14_fu_1190_p3 & and_ln948_37_fu_1198_p2);

assign and_ln948_39_fu_1216_p2 = (xor_ln948_13_fu_1210_p2 & tmp_12_fu_1114_p3);

assign and_ln948_3_fu_760_p2 = (xor_ln948_1_fu_754_p2 & tmp_fu_706_p3);

assign and_ln948_40_fu_1236_p2 = (xor_ln948_13_fu_1210_p2 & tmp_14_fu_1190_p3);

assign and_ln948_41_fu_1242_p2 = (tmp_15_fu_1228_p3 & and_ln948_40_fu_1236_p2);

assign and_ln948_42_fu_1254_p2 = (xor_ln948_14_fu_1248_p2 & tmp_13_fu_1152_p3);

assign and_ln948_43_fu_1274_p2 = (xor_ln948_14_fu_1248_p2 & tmp_15_fu_1228_p3);

assign and_ln948_44_fu_1280_p2 = (tmp_16_fu_1266_p3 & and_ln948_43_fu_1274_p2);

assign and_ln948_45_fu_1292_p2 = (xor_ln948_15_fu_1286_p2 & tmp_14_fu_1190_p3);

assign and_ln948_46_fu_1312_p2 = (xor_ln948_15_fu_1286_p2 & tmp_16_fu_1266_p3);

assign and_ln948_47_fu_1318_p2 = (tmp_17_fu_1304_p3 & and_ln948_46_fu_1312_p2);

assign and_ln948_48_fu_1330_p2 = (xor_ln948_16_fu_1324_p2 & tmp_15_fu_1228_p3);

assign and_ln948_49_fu_1350_p2 = (xor_ln948_16_fu_1324_p2 & tmp_17_fu_1304_p3);

assign and_ln948_4_fu_780_p2 = (xor_ln948_1_fu_754_p2 & tmp_2_fu_734_p3);

assign and_ln948_50_fu_1356_p2 = (tmp_18_fu_1342_p3 & and_ln948_49_fu_1350_p2);

assign and_ln948_51_fu_1368_p2 = (xor_ln948_17_fu_1362_p2 & tmp_16_fu_1266_p3);

assign and_ln948_52_fu_1388_p2 = (xor_ln948_17_fu_1362_p2 & tmp_18_fu_1342_p3);

assign and_ln948_53_fu_1394_p2 = (tmp_19_fu_1380_p3 & and_ln948_52_fu_1388_p2);

assign and_ln948_54_fu_1406_p2 = (xor_ln948_18_fu_1400_p2 & tmp_17_fu_1304_p3);

assign and_ln948_55_fu_1426_p2 = (xor_ln948_18_fu_1400_p2 & tmp_19_fu_1380_p3);

assign and_ln948_56_fu_1432_p2 = (tmp_20_fu_1418_p3 & and_ln948_55_fu_1426_p2);

assign and_ln948_57_fu_1444_p2 = (xor_ln948_19_fu_1438_p2 & tmp_18_fu_1342_p3);

assign and_ln948_58_fu_1464_p2 = (xor_ln948_19_fu_1438_p2 & tmp_20_fu_1418_p3);

assign and_ln948_59_fu_1470_p2 = (tmp_21_fu_1456_p3 & and_ln948_58_fu_1464_p2);

assign and_ln948_5_fu_786_p2 = (tmp_3_fu_772_p3 & and_ln948_4_fu_780_p2);

assign and_ln948_60_fu_1482_p2 = (xor_ln948_20_fu_1476_p2 & tmp_19_fu_1380_p3);

assign and_ln948_61_fu_1502_p2 = (xor_ln948_20_fu_1476_p2 & tmp_21_fu_1456_p3);

assign and_ln948_62_fu_1508_p2 = (tmp_22_fu_1494_p3 & and_ln948_61_fu_1502_p2);

assign and_ln948_63_fu_1520_p2 = (xor_ln948_21_fu_1514_p2 & tmp_20_fu_1418_p3);

assign and_ln948_64_fu_1540_p2 = (xor_ln948_21_fu_1514_p2 & tmp_22_fu_1494_p3);

assign and_ln948_65_fu_1546_p2 = (tmp_23_fu_1532_p3 & and_ln948_64_fu_1540_p2);

assign and_ln948_66_fu_1558_p2 = (xor_ln948_22_fu_1552_p2 & tmp_21_fu_1456_p3);

assign and_ln948_67_fu_1578_p2 = (xor_ln948_22_fu_1552_p2 & tmp_23_fu_1532_p3);

assign and_ln948_68_fu_1584_p2 = (tmp_24_fu_1570_p3 & and_ln948_67_fu_1578_p2);

assign and_ln948_69_fu_1596_p2 = (xor_ln948_23_fu_1590_p2 & tmp_22_fu_1494_p3);

assign and_ln948_6_fu_798_p2 = (xor_ln948_2_fu_792_p2 & tmp_1_fu_714_p3);

assign and_ln948_70_fu_1616_p2 = (xor_ln948_23_fu_1590_p2 & tmp_24_fu_1570_p3);

assign and_ln948_71_fu_1622_p2 = (tmp_25_fu_1608_p3 & and_ln948_70_fu_1616_p2);

assign and_ln948_72_fu_1634_p2 = (xor_ln948_24_fu_1628_p2 & tmp_23_fu_1532_p3);

assign and_ln948_73_fu_1654_p2 = (xor_ln948_24_fu_1628_p2 & tmp_25_fu_1608_p3);

assign and_ln948_74_fu_1660_p2 = (tmp_26_fu_1646_p3 & and_ln948_73_fu_1654_p2);

assign and_ln948_75_fu_1672_p2 = (xor_ln948_25_fu_1666_p2 & tmp_24_fu_1570_p3);

assign and_ln948_76_fu_1692_p2 = (xor_ln948_25_fu_1666_p2 & tmp_26_fu_1646_p3);

assign and_ln948_77_fu_1698_p2 = (tmp_27_fu_1684_p3 & and_ln948_76_fu_1692_p2);

assign and_ln948_78_fu_1710_p2 = (xor_ln948_26_fu_1704_p2 & tmp_25_fu_1608_p3);

assign and_ln948_79_fu_1730_p2 = (xor_ln948_26_fu_1704_p2 & tmp_27_fu_1684_p3);

assign and_ln948_7_fu_818_p2 = (xor_ln948_2_fu_792_p2 & tmp_3_fu_772_p3);

assign and_ln948_80_fu_1736_p2 = (tmp_28_fu_1722_p3 & and_ln948_79_fu_1730_p2);

assign and_ln948_81_fu_1748_p2 = (xor_ln948_27_fu_1742_p2 & tmp_26_fu_1646_p3);

assign and_ln948_82_fu_1768_p2 = (xor_ln948_27_fu_1742_p2 & tmp_28_fu_1722_p3);

assign and_ln948_83_fu_1774_p2 = (tmp_29_fu_1760_p3 & and_ln948_82_fu_1768_p2);

assign and_ln948_84_fu_1786_p2 = (xor_ln948_28_fu_1780_p2 & tmp_27_fu_1684_p3);

assign and_ln948_85_fu_1806_p2 = (xor_ln948_28_fu_1780_p2 & tmp_29_fu_1760_p3);

assign and_ln948_86_fu_1812_p2 = (tmp_30_fu_1798_p3 & and_ln948_85_fu_1806_p2);

assign and_ln948_87_fu_1824_p2 = (xor_ln948_29_fu_1818_p2 & tmp_28_fu_1722_p3);

assign and_ln948_88_fu_1844_p2 = (xor_ln948_29_fu_1818_p2 & tmp_30_fu_1798_p3);

assign and_ln948_89_fu_1850_p2 = (tmp_31_fu_1836_p3 & and_ln948_88_fu_1844_p2);

assign and_ln948_8_fu_824_p2 = (tmp_4_fu_810_p3 & and_ln948_7_fu_818_p2);

assign and_ln948_90_fu_1862_p2 = (xor_ln948_30_fu_1856_p2 & tmp_29_fu_1760_p3);

assign and_ln948_91_fu_1882_p2 = (xor_ln948_30_fu_1856_p2 & tmp_31_fu_1836_p3);

assign and_ln948_92_fu_1888_p2 = (tmp_32_fu_1874_p3 & and_ln948_91_fu_1882_p2);

assign and_ln948_93_fu_1900_p2 = (xor_ln948_31_fu_1894_p2 & tmp_30_fu_1798_p3);

assign and_ln948_94_fu_1920_p2 = (xor_ln948_31_fu_1894_p2 & tmp_32_fu_1874_p3);

assign and_ln948_95_fu_1926_p2 = (tmp_33_fu_1912_p3 & and_ln948_94_fu_1920_p2);

assign and_ln948_96_fu_1938_p2 = (xor_ln948_32_fu_1932_p2 & tmp_31_fu_1836_p3);

assign and_ln948_97_fu_1958_p2 = (xor_ln948_32_fu_1932_p2 & tmp_33_fu_1912_p3);

assign and_ln948_98_fu_1964_p2 = (tmp_34_fu_1950_p3 & and_ln948_97_fu_1958_p2);

assign and_ln948_99_fu_1976_p2 = (xor_ln948_33_fu_1970_p2 & tmp_32_fu_1874_p3);

assign and_ln948_9_fu_836_p2 = (xor_ln948_3_fu_830_p2 & tmp_2_fu_734_p3);

assign and_ln948_fu_722_p2 = (tmp_fu_706_p3 & tmp_1_fu_714_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_120 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_560 = ((1'd0 == and_ln948_109_fu_2513_p2) & (or_ln948_35_fu_2490_p2 == 1'd0) & (or_ln948_34_fu_2448_p2 == 1'd0) & (or_ln948_33_reg_3038 == 1'd0) & (or_ln948_32_reg_3023 == 1'd0) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_672 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_681 = ((or_ln948_reg_2890 == 1'd1) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_684 = ((or_ln948_1_reg_2894 == 1'd1) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_687 = ((or_ln948_2_reg_2898 == 1'd1) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_690 = ((or_ln948_3_reg_2902 == 1'd1) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_693 = ((or_ln948_4_reg_2906 == 1'd1) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_696 = ((or_ln948_5_reg_2910 == 1'd1) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_699 = ((or_ln948_6_reg_2914 == 1'd1) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_702 = ((or_ln948_7_reg_2918 == 1'd1) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_705 = ((or_ln948_8_reg_2922 == 1'd1) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_708 = ((or_ln948_9_reg_2926 == 1'd1) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_711 = ((or_ln948_10_reg_2930 == 1'd1) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_714 = ((or_ln948_11_reg_2934 == 1'd1) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_717 = ((or_ln948_12_reg_2938 == 1'd1) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_720 = ((or_ln948_13_reg_2942 == 1'd1) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_723 = ((or_ln948_14_reg_2946 == 1'd1) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_726 = ((or_ln948_15_reg_2950 == 1'd1) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_729 = ((or_ln948_16_reg_2954 == 1'd1) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_732 = ((or_ln948_17_reg_2958 == 1'd1) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_735 = ((or_ln948_18_reg_2962 == 1'd1) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_738 = ((or_ln948_19_reg_2966 == 1'd1) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_741 = ((or_ln948_20_reg_2970 == 1'd1) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_744 = ((or_ln948_21_reg_2974 == 1'd1) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_747 = ((or_ln948_22_reg_2978 == 1'd1) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_750 = ((or_ln948_23_reg_2982 == 1'd1) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_753 = ((or_ln948_24_reg_2986 == 1'd1) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_756 = ((or_ln948_25_reg_2990 == 1'd1) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_759 = ((or_ln948_26_reg_2994 == 1'd1) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_762 = ((or_ln948_27_reg_2998 == 1'd1) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_765 = ((or_ln948_28_reg_3002 == 1'd1) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_768 = ((or_ln948_29_reg_3006 == 1'd1) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_771 = ((or_ln948_30_reg_3010 == 1'd1) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_774 = ((or_ln948_31_reg_3014 == 1'd1) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_777 = ((or_ln948_32_reg_3023 == 1'd1) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_780 = ((or_ln948_33_reg_3038 == 1'd1) & (or_ln948_32_reg_3023 == 1'd0) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_783 = ((or_ln948_34_fu_2448_p2 == 1'd1) & (or_ln948_33_reg_3038 == 1'd0) & (or_ln948_32_reg_3023 == 1'd0) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_786 = ((or_ln948_35_fu_2490_p2 == 1'd1) & (or_ln948_34_fu_2448_p2 == 1'd0) & (or_ln948_33_reg_3038 == 1'd0) & (or_ln948_32_reg_3023 == 1'd0) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

always @ (*) begin
    ap_condition_789 = ((1'd1 == and_ln948_109_fu_2513_p2) & (or_ln948_35_fu_2490_p2 == 1'd0) & (or_ln948_34_fu_2448_p2 == 1'd0) & (or_ln948_33_reg_3038 == 1'd0) & (or_ln948_32_reg_3023 == 1'd0) & (or_ln948_31_reg_3014 == 1'd0) & (or_ln948_30_reg_3010 == 1'd0) & (or_ln948_29_reg_3006 == 1'd0) & (or_ln948_28_reg_3002 == 1'd0) & (or_ln948_27_reg_2998 == 1'd0) & (or_ln948_26_reg_2994 == 1'd0) & (or_ln948_25_reg_2990 == 1'd0) & (or_ln948_24_reg_2986 == 1'd0) & (or_ln948_23_reg_2982 == 1'd0) & (or_ln948_22_reg_2978 == 1'd0) & (or_ln948_21_reg_2974 == 1'd0) & (or_ln948_20_reg_2970 == 1'd0) & (or_ln948_19_reg_2966 == 1'd0) & (or_ln948_18_reg_2962 == 1'd0) & (or_ln948_17_reg_2958 == 1'd0) & (or_ln948_16_reg_2954 == 1'd0) & (or_ln948_15_reg_2950 == 1'd0) & (or_ln948_14_reg_2946 == 1'd0) & (or_ln948_13_reg_2942 == 1'd0) & (or_ln948_12_reg_2938 == 1'd0) & (or_ln948_11_reg_2934 == 1'd0) & (or_ln948_10_reg_2930 == 1'd0) & (or_ln948_9_reg_2926 == 1'd0) & (or_ln948_8_reg_2922 == 1'd0) & (or_ln948_7_reg_2918 == 1'd0) & (or_ln948_6_reg_2914 == 1'd0) & (or_ln948_5_reg_2910 == 1'd0) & (or_ln948_4_reg_2906 == 1'd0) & (or_ln948_3_reg_2902 == 1'd0) & (or_ln948_2_reg_2898 == 1'd0) & (or_ln948_1_reg_2894 == 1'd0) & (or_ln948_reg_2890 == 1'd0) & (1'd0 == and_ln948_reg_2886) & (icmp_ln1497_reg_2882 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_agg_result_V_0_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_10_lcssa_reg_437 = 'bx;

assign ap_phi_reg_pp0_iter0_t_V_lcssa_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter2_index0_V_reg_521 = 'bx;

assign ap_return = ap_phi_mux_agg_result_V_0_phi_fu_693_p4;

assign eZ_V_fu_2647_p3 = ((tmp_42_fu_2612_p3[0:0] === 1'b1) ? tmp_37_fu_2636_p3 : zext_ln1333_fu_2643_p1);

assign grp_fu_2586_p0 = grp_fu_2586_p00;

assign grp_fu_2586_p00 = p_Val2_10_lcssa_reg_437_pp0_iter3_reg;

assign grp_fu_2586_p1 = grp_fu_2586_p10;

assign grp_fu_2586_p10 = b_frac_tilde_inverse_reg_3270;

assign grp_fu_2781_p1 = 47'd14572505;

assign grp_fu_2826_p0 = grp_fu_2826_p00;

assign grp_fu_2826_p00 = z1_V_reg_3297;

assign grp_fu_2826_p1 = grp_fu_2826_p10;

assign grp_fu_2826_p10 = a_V_reg_3303;

assign grp_fu_2833_p1 = 29'd10100891;

assign icmp_ln1497_fu_700_p2 = (($signed(x_V) < $signed(39'd1)) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_2733_p3 = {{tmp_39_reg_3340}, {10'd0}};

assign lhs_V_2_fu_2794_p3 = {{mul_ln728_reg_3365}, {22'd0}};

assign lhs_V_fu_2664_p3 = {{tmp_38_fu_2655_p4}, {8'd0}};

assign log_apfixed_reduce_2_address0 = zext_ln544_fu_2573_p1;

assign log_apfixed_reduce_3_address0 = zext_ln544_fu_2573_p1;

assign log_apfixed_reduce_s_address0 = zext_ln544_1_fu_2688_p1;

assign log_base_V_fu_2772_p2 = (add_ln703_1_fu_2767_p2 + zext_ln203_fu_2730_p1);

assign or_ln948_10_fu_1146_p2 = (and_ln948_33_fu_1140_p2 | and_ln948_32_fu_1128_p2);

assign or_ln948_11_fu_1184_p2 = (and_ln948_36_fu_1178_p2 | and_ln948_35_fu_1166_p2);

assign or_ln948_12_fu_1222_p2 = (and_ln948_39_fu_1216_p2 | and_ln948_38_fu_1204_p2);

assign or_ln948_13_fu_1260_p2 = (and_ln948_42_fu_1254_p2 | and_ln948_41_fu_1242_p2);

assign or_ln948_14_fu_1298_p2 = (and_ln948_45_fu_1292_p2 | and_ln948_44_fu_1280_p2);

assign or_ln948_15_fu_1336_p2 = (and_ln948_48_fu_1330_p2 | and_ln948_47_fu_1318_p2);

assign or_ln948_16_fu_1374_p2 = (and_ln948_51_fu_1368_p2 | and_ln948_50_fu_1356_p2);

assign or_ln948_17_fu_1412_p2 = (and_ln948_54_fu_1406_p2 | and_ln948_53_fu_1394_p2);

assign or_ln948_18_fu_1450_p2 = (and_ln948_57_fu_1444_p2 | and_ln948_56_fu_1432_p2);

assign or_ln948_19_fu_1488_p2 = (and_ln948_60_fu_1482_p2 | and_ln948_59_fu_1470_p2);

assign or_ln948_1_fu_804_p2 = (and_ln948_6_fu_798_p2 | and_ln948_5_fu_786_p2);

assign or_ln948_20_fu_1526_p2 = (and_ln948_63_fu_1520_p2 | and_ln948_62_fu_1508_p2);

assign or_ln948_21_fu_1564_p2 = (and_ln948_66_fu_1558_p2 | and_ln948_65_fu_1546_p2);

assign or_ln948_22_fu_1602_p2 = (and_ln948_69_fu_1596_p2 | and_ln948_68_fu_1584_p2);

assign or_ln948_23_fu_1640_p2 = (and_ln948_72_fu_1634_p2 | and_ln948_71_fu_1622_p2);

assign or_ln948_24_fu_1678_p2 = (and_ln948_75_fu_1672_p2 | and_ln948_74_fu_1660_p2);

assign or_ln948_25_fu_1716_p2 = (and_ln948_78_fu_1710_p2 | and_ln948_77_fu_1698_p2);

assign or_ln948_26_fu_1754_p2 = (and_ln948_81_fu_1748_p2 | and_ln948_80_fu_1736_p2);

assign or_ln948_27_fu_1792_p2 = (and_ln948_84_fu_1786_p2 | and_ln948_83_fu_1774_p2);

assign or_ln948_28_fu_1830_p2 = (and_ln948_87_fu_1824_p2 | and_ln948_86_fu_1812_p2);

assign or_ln948_29_fu_1868_p2 = (and_ln948_90_fu_1862_p2 | and_ln948_89_fu_1850_p2);

assign or_ln948_2_fu_842_p2 = (and_ln948_9_fu_836_p2 | and_ln948_8_fu_824_p2);

assign or_ln948_30_fu_1906_p2 = (and_ln948_93_fu_1900_p2 | and_ln948_92_fu_1888_p2);

assign or_ln948_31_fu_1944_p2 = (and_ln948_96_fu_1938_p2 | and_ln948_95_fu_1926_p2);

assign or_ln948_32_fu_1982_p2 = (and_ln948_99_fu_1976_p2 | and_ln948_98_fu_1964_p2);

assign or_ln948_33_fu_2020_p2 = (and_ln948_102_fu_2014_p2 | and_ln948_101_fu_2002_p2);

assign or_ln948_34_fu_2448_p2 = (and_ln948_105_fu_2444_p2 | and_ln948_104_fu_2438_p2);

assign or_ln948_35_fu_2490_p2 = (and_ln948_108_fu_2485_p2 | and_ln948_107_fu_2473_p2);

assign or_ln948_3_fu_880_p2 = (and_ln948_12_fu_874_p2 | and_ln948_11_fu_862_p2);

assign or_ln948_4_fu_918_p2 = (and_ln948_15_fu_912_p2 | and_ln948_14_fu_900_p2);

assign or_ln948_5_fu_956_p2 = (and_ln948_18_fu_950_p2 | and_ln948_17_fu_938_p2);

assign or_ln948_6_fu_994_p2 = (and_ln948_21_fu_988_p2 | and_ln948_20_fu_976_p2);

assign or_ln948_7_fu_1032_p2 = (and_ln948_24_fu_1026_p2 | and_ln948_23_fu_1014_p2);

assign or_ln948_8_fu_1070_p2 = (and_ln948_27_fu_1064_p2 | and_ln948_26_fu_1052_p2);

assign or_ln948_9_fu_1108_p2 = (and_ln948_30_fu_1102_p2 | and_ln948_29_fu_1090_p2);

assign or_ln948_fu_766_p2 = (and_ln948_3_fu_760_p2 | and_ln948_2_fu_748_p2);

assign p_Result_2_fu_2035_p4 = {{{{1'd0}, {trunc_ln612_fu_2032_p1}}}, {6'd0}};

assign p_Result_s_fu_2543_p3 = ap_phi_reg_pp0_iter2_p_Val2_10_lcssa_reg_437[32'd44];

assign r_V_6_fu_2821_p1 = $signed(tmp_43_fu_2811_p4);

assign r_V_9_fu_2714_p0 = zext_ln1116_fu_2710_p1;

assign r_V_9_fu_2714_p1 = zext_ln1116_fu_2710_p1;

assign r_V_9_fu_2714_p2 = (r_V_9_fu_2714_p0 * r_V_9_fu_2714_p1);

assign ret_V_1_fu_2747_p2 = (zext_ln728_fu_2740_p1 - zext_ln703_2_fu_2744_p1);

assign ret_V_2_fu_2805_p2 = ($signed(sext_ln728_1_fu_2801_p1) + $signed(sext_ln1118_1_fu_2791_p1));

assign select_ln948_1_fu_2535_p3 = ((trunc_ln948_fu_2465_p1[0:0] === 1'b1) ? st_fu_2527_p3 : 45'd0);

assign select_ln948_fu_2519_p3 = ((trunc_ln948_fu_2465_p1[0:0] === 1'b1) ? 6'd50 : 6'd49);

assign sext_ln1118_1_fu_2791_p1 = $signed(r_V_10_reg_3370);

assign sext_ln708_fu_2763_p1 = $signed(trunc_ln708_2_fu_2753_p4);

assign sext_ln728_1_fu_2801_p1 = $signed(lhs_V_2_fu_2794_p3);

assign sf_fu_2628_p3 = {{5'd16}, {tmp_s_fu_2619_p4}};

assign shl_ln1299_10_fu_2166_p3 = {{trunc_ln1299_10_fu_2163_p1}, {18'd0}};

assign shl_ln1299_11_fu_2177_p3 = {{trunc_ln1299_11_fu_2174_p1}, {19'd0}};

assign shl_ln1299_12_fu_2188_p3 = {{trunc_ln1299_12_fu_2185_p1}, {20'd0}};

assign shl_ln1299_13_fu_2199_p3 = {{trunc_ln1299_13_fu_2196_p1}, {21'd0}};

assign shl_ln1299_14_fu_2210_p3 = {{trunc_ln1299_14_fu_2207_p1}, {22'd0}};

assign shl_ln1299_15_fu_2221_p3 = {{trunc_ln1299_15_fu_2218_p1}, {23'd0}};

assign shl_ln1299_16_fu_2232_p3 = {{trunc_ln1299_16_fu_2229_p1}, {24'd0}};

assign shl_ln1299_17_fu_2243_p3 = {{trunc_ln1299_17_fu_2240_p1}, {25'd0}};

assign shl_ln1299_18_fu_2254_p3 = {{trunc_ln1299_18_fu_2251_p1}, {26'd0}};

assign shl_ln1299_19_fu_2265_p3 = {{trunc_ln1299_19_fu_2262_p1}, {27'd0}};

assign shl_ln1299_1_fu_2056_p3 = {{trunc_ln1299_fu_2053_p1}, {8'd0}};

assign shl_ln1299_20_fu_2276_p3 = {{trunc_ln1299_20_fu_2273_p1}, {28'd0}};

assign shl_ln1299_21_fu_2287_p3 = {{trunc_ln1299_21_fu_2284_p1}, {29'd0}};

assign shl_ln1299_22_fu_2298_p3 = {{trunc_ln1299_22_fu_2295_p1}, {30'd0}};

assign shl_ln1299_23_fu_2309_p3 = {{trunc_ln1299_23_fu_2306_p1}, {31'd0}};

assign shl_ln1299_24_fu_2320_p3 = {{trunc_ln1299_24_fu_2317_p1}, {32'd0}};

assign shl_ln1299_25_fu_2331_p3 = {{trunc_ln1299_25_fu_2328_p1}, {33'd0}};

assign shl_ln1299_26_fu_2342_p3 = {{trunc_ln1299_26_fu_2339_p1}, {34'd0}};

assign shl_ln1299_27_fu_2353_p3 = {{trunc_ln1299_27_fu_2350_p1}, {35'd0}};

assign shl_ln1299_28_fu_2364_p3 = {{trunc_ln1299_28_fu_2361_p1}, {36'd0}};

assign shl_ln1299_29_fu_2375_p3 = {{trunc_ln1299_29_fu_2372_p1}, {37'd0}};

assign shl_ln1299_2_fu_2067_p3 = {{trunc_ln1299_1_fu_2064_p1}, {9'd0}};

assign shl_ln1299_30_fu_2386_p3 = {{trunc_ln1299_30_fu_2383_p1}, {38'd0}};

assign shl_ln1299_31_fu_2397_p3 = {{trunc_ln1299_31_fu_2394_p1}, {39'd0}};

assign shl_ln1299_32_fu_2408_p3 = {{trunc_ln1299_32_fu_2405_p1}, {40'd0}};

assign shl_ln1299_33_fu_2419_p3 = {{trunc_ln1299_33_fu_2416_p1}, {41'd0}};

assign shl_ln1299_34_fu_2457_p3 = {{trunc_ln1299_34_fu_2454_p1}, {42'd0}};

assign shl_ln1299_35_fu_2499_p3 = {{trunc_ln1299_35_fu_2496_p1}, {43'd0}};

assign shl_ln1299_3_fu_2078_p3 = {{trunc_ln1299_2_fu_2075_p1}, {10'd0}};

assign shl_ln1299_4_fu_2089_p3 = {{trunc_ln1299_3_fu_2086_p1}, {11'd0}};

assign shl_ln1299_5_fu_2100_p3 = {{trunc_ln1299_4_fu_2097_p1}, {12'd0}};

assign shl_ln1299_6_fu_2111_p3 = {{trunc_ln1299_5_fu_2108_p1}, {13'd0}};

assign shl_ln1299_7_fu_2122_p3 = {{trunc_ln1299_6_fu_2119_p1}, {14'd0}};

assign shl_ln1299_8_fu_2133_p3 = {{trunc_ln1299_7_fu_2130_p1}, {15'd0}};

assign shl_ln1299_9_fu_2144_p3 = {{trunc_ln1299_8_fu_2141_p1}, {16'd0}};

assign shl_ln1299_s_fu_2155_p3 = {{trunc_ln1299_9_fu_2152_p1}, {17'd0}};

assign shl_ln_fu_2045_p3 = {{trunc_ln612_fu_2032_p1}, {7'd0}};

assign st_fu_2527_p3 = {{trunc_ln948_fu_2465_p1}, {44'd0}};

assign tmp_10_fu_1038_p3 = x_V[32'd27];

assign tmp_11_fu_1076_p3 = x_V[32'd26];

assign tmp_12_fu_1114_p3 = x_V[32'd25];

assign tmp_13_fu_1152_p3 = x_V[32'd24];

assign tmp_14_fu_1190_p3 = x_V[32'd23];

assign tmp_15_fu_1228_p3 = x_V[32'd22];

assign tmp_16_fu_1266_p3 = x_V[32'd21];

assign tmp_17_fu_1304_p3 = x_V[32'd20];

assign tmp_18_fu_1342_p3 = x_V[32'd19];

assign tmp_19_fu_1380_p3 = x_V[32'd18];

assign tmp_1_fu_714_p3 = x_V[32'd36];

assign tmp_20_fu_1418_p3 = x_V[32'd17];

assign tmp_21_fu_1456_p3 = x_V[32'd16];

assign tmp_22_fu_1494_p3 = x_V[32'd15];

assign tmp_23_fu_1532_p3 = x_V[32'd14];

assign tmp_24_fu_1570_p3 = x_V[32'd13];

assign tmp_25_fu_1608_p3 = x_V[32'd12];

assign tmp_26_fu_1646_p3 = x_V[32'd11];

assign tmp_27_fu_1684_p3 = x_V[32'd10];

assign tmp_28_fu_1722_p3 = x_V[32'd9];

assign tmp_29_fu_1760_p3 = x_V[32'd8];

assign tmp_2_fu_734_p3 = x_V[32'd35];

assign tmp_30_fu_1798_p3 = x_V[32'd7];

assign tmp_31_fu_1836_p3 = x_V[32'd6];

assign tmp_32_fu_1874_p3 = x_V[32'd5];

assign tmp_33_fu_1912_p3 = x_V[32'd4];

assign tmp_34_fu_1950_p3 = x_V[32'd3];

assign tmp_35_fu_1988_p3 = x_V[32'd2];

assign tmp_36_fu_2427_p3 = x_V_read_reg_2839[32'd1];

assign tmp_37_fu_2636_p3 = {{5'd16}, {z1_V_reg_3297}};

assign tmp_38_fu_2655_p4 = {{r_V_7_reg_3290[40:21]}};

assign tmp_3_fu_772_p3 = x_V[32'd34];

assign tmp_42_fu_2612_p3 = r_V_7_reg_3290[32'd44];

assign tmp_43_fu_2811_p4 = {{ret_V_2_fu_2805_p2[51:33]}};

assign tmp_4_fu_810_p3 = x_V[32'd33];

assign tmp_5_fu_848_p3 = x_V[32'd32];

assign tmp_6_fu_886_p3 = x_V[32'd31];

assign tmp_7_fu_924_p3 = x_V[32'd30];

assign tmp_8_fu_962_p3 = x_V[32'd29];

assign tmp_9_fu_1000_p3 = x_V[32'd28];

assign tmp_fu_706_p3 = x_V[32'd37];

assign tmp_s_fu_2619_p4 = {{r_V_7_reg_3290[44:22]}};

assign trunc_ln1299_10_fu_2163_p1 = x_V_read_reg_2839[26:0];

assign trunc_ln1299_11_fu_2174_p1 = x_V_read_reg_2839[25:0];

assign trunc_ln1299_12_fu_2185_p1 = x_V_read_reg_2839[24:0];

assign trunc_ln1299_13_fu_2196_p1 = x_V_read_reg_2839[23:0];

assign trunc_ln1299_14_fu_2207_p1 = x_V_read_reg_2839[22:0];

assign trunc_ln1299_15_fu_2218_p1 = x_V_read_reg_2839[21:0];

assign trunc_ln1299_16_fu_2229_p1 = x_V_read_reg_2839[20:0];

assign trunc_ln1299_17_fu_2240_p1 = x_V_read_reg_2839[19:0];

assign trunc_ln1299_18_fu_2251_p1 = x_V_read_reg_2839[18:0];

assign trunc_ln1299_19_fu_2262_p1 = x_V_read_reg_2839[17:0];

assign trunc_ln1299_1_fu_2064_p1 = x_V_read_reg_2839[35:0];

assign trunc_ln1299_20_fu_2273_p1 = x_V_read_reg_2839[16:0];

assign trunc_ln1299_21_fu_2284_p1 = x_V_read_reg_2839[15:0];

assign trunc_ln1299_22_fu_2295_p1 = x_V_read_reg_2839[14:0];

assign trunc_ln1299_23_fu_2306_p1 = x_V_read_reg_2839[13:0];

assign trunc_ln1299_24_fu_2317_p1 = x_V_read_reg_2839[12:0];

assign trunc_ln1299_25_fu_2328_p1 = x_V_read_reg_2839[11:0];

assign trunc_ln1299_26_fu_2339_p1 = x_V_read_reg_2839[10:0];

assign trunc_ln1299_27_fu_2350_p1 = x_V_read_reg_2839[9:0];

assign trunc_ln1299_28_fu_2361_p1 = x_V_read_reg_2839[8:0];

assign trunc_ln1299_29_fu_2372_p1 = x_V_read_reg_2839[7:0];

assign trunc_ln1299_2_fu_2075_p1 = x_V_read_reg_2839[34:0];

assign trunc_ln1299_30_fu_2383_p1 = x_V_read_reg_2839[6:0];

assign trunc_ln1299_31_fu_2394_p1 = x_V_read_reg_2839[5:0];

assign trunc_ln1299_32_fu_2405_p1 = x_V_read_reg_2839[4:0];

assign trunc_ln1299_33_fu_2416_p1 = x_V_read_reg_2839[3:0];

assign trunc_ln1299_34_fu_2454_p1 = x_V_read_reg_2839[2:0];

assign trunc_ln1299_35_fu_2496_p1 = x_V_read_reg_2839[1:0];

assign trunc_ln1299_3_fu_2086_p1 = x_V_read_reg_2839[33:0];

assign trunc_ln1299_4_fu_2097_p1 = x_V_read_reg_2839[32:0];

assign trunc_ln1299_5_fu_2108_p1 = x_V_read_reg_2839[31:0];

assign trunc_ln1299_6_fu_2119_p1 = x_V_read_reg_2839[30:0];

assign trunc_ln1299_7_fu_2130_p1 = x_V_read_reg_2839[29:0];

assign trunc_ln1299_8_fu_2141_p1 = x_V_read_reg_2839[28:0];

assign trunc_ln1299_9_fu_2152_p1 = x_V_read_reg_2839[27:0];

assign trunc_ln1299_fu_2053_p1 = x_V_read_reg_2839[36:0];

assign trunc_ln1_fu_2701_p4 = {{ret_V_reg_3324[28:20]}};

assign trunc_ln612_fu_2032_p1 = x_V_read_reg_2839[37:0];

assign trunc_ln708_2_fu_2753_p4 = {{ret_V_1_fu_2747_p2[25:10]}};

assign trunc_ln948_fu_2465_p1 = x_V_read_reg_2839[0:0];

assign xor_ln948_10_fu_1096_p2 = (tmp_10_fu_1038_p3 ^ 1'd1);

assign xor_ln948_11_fu_1134_p2 = (tmp_11_fu_1076_p3 ^ 1'd1);

assign xor_ln948_12_fu_1172_p2 = (tmp_12_fu_1114_p3 ^ 1'd1);

assign xor_ln948_13_fu_1210_p2 = (tmp_13_fu_1152_p3 ^ 1'd1);

assign xor_ln948_14_fu_1248_p2 = (tmp_14_fu_1190_p3 ^ 1'd1);

assign xor_ln948_15_fu_1286_p2 = (tmp_15_fu_1228_p3 ^ 1'd1);

assign xor_ln948_16_fu_1324_p2 = (tmp_16_fu_1266_p3 ^ 1'd1);

assign xor_ln948_17_fu_1362_p2 = (tmp_17_fu_1304_p3 ^ 1'd1);

assign xor_ln948_18_fu_1400_p2 = (tmp_18_fu_1342_p3 ^ 1'd1);

assign xor_ln948_19_fu_1438_p2 = (tmp_19_fu_1380_p3 ^ 1'd1);

assign xor_ln948_1_fu_754_p2 = (tmp_1_fu_714_p3 ^ 1'd1);

assign xor_ln948_20_fu_1476_p2 = (tmp_20_fu_1418_p3 ^ 1'd1);

assign xor_ln948_21_fu_1514_p2 = (tmp_21_fu_1456_p3 ^ 1'd1);

assign xor_ln948_22_fu_1552_p2 = (tmp_22_fu_1494_p3 ^ 1'd1);

assign xor_ln948_23_fu_1590_p2 = (tmp_23_fu_1532_p3 ^ 1'd1);

assign xor_ln948_24_fu_1628_p2 = (tmp_24_fu_1570_p3 ^ 1'd1);

assign xor_ln948_25_fu_1666_p2 = (tmp_25_fu_1608_p3 ^ 1'd1);

assign xor_ln948_26_fu_1704_p2 = (tmp_26_fu_1646_p3 ^ 1'd1);

assign xor_ln948_27_fu_1742_p2 = (tmp_27_fu_1684_p3 ^ 1'd1);

assign xor_ln948_28_fu_1780_p2 = (tmp_28_fu_1722_p3 ^ 1'd1);

assign xor_ln948_29_fu_1818_p2 = (tmp_29_fu_1760_p3 ^ 1'd1);

assign xor_ln948_2_fu_792_p2 = (tmp_2_fu_734_p3 ^ 1'd1);

assign xor_ln948_30_fu_1856_p2 = (tmp_30_fu_1798_p3 ^ 1'd1);

assign xor_ln948_31_fu_1894_p2 = (tmp_31_fu_1836_p3 ^ 1'd1);

assign xor_ln948_32_fu_1932_p2 = (tmp_32_fu_1874_p3 ^ 1'd1);

assign xor_ln948_33_fu_1970_p2 = (tmp_33_fu_1912_p3 ^ 1'd1);

assign xor_ln948_34_fu_2008_p2 = (tmp_34_fu_1950_p3 ^ 1'd1);

assign xor_ln948_35_fu_2026_p2 = (tmp_35_fu_1988_p3 ^ 1'd1);

assign xor_ln948_36_fu_2479_p2 = (tmp_36_fu_2427_p3 ^ 1'd1);

assign xor_ln948_37_fu_2507_p2 = (trunc_ln948_fu_2465_p1 ^ 1'd1);

assign xor_ln948_3_fu_830_p2 = (tmp_3_fu_772_p3 ^ 1'd1);

assign xor_ln948_4_fu_868_p2 = (tmp_4_fu_810_p3 ^ 1'd1);

assign xor_ln948_5_fu_906_p2 = (tmp_5_fu_848_p3 ^ 1'd1);

assign xor_ln948_6_fu_944_p2 = (tmp_6_fu_886_p3 ^ 1'd1);

assign xor_ln948_7_fu_982_p2 = (tmp_7_fu_924_p3 ^ 1'd1);

assign xor_ln948_8_fu_1020_p2 = (tmp_8_fu_962_p3 ^ 1'd1);

assign xor_ln948_9_fu_1058_p2 = (tmp_9_fu_1000_p3 ^ 1'd1);

assign xor_ln948_fu_728_p2 = (tmp_fu_706_p3 ^ 1'd1);

assign zext_ln1116_fu_2710_p1 = trunc_ln1_fu_2701_p4;

assign zext_ln1333_fu_2643_p1 = sf_fu_2628_p3;

assign zext_ln203_fu_2730_p1 = p_Val2_7_reg_3335;

assign zext_ln544_1_fu_2688_p1 = a_V_reg_3303_pp0_iter11_reg;

assign zext_ln544_fu_2573_p1 = ap_phi_mux_index0_V_phi_fu_524_p4;

assign zext_ln703_2_fu_2744_p1 = r_V_s_reg_3345;

assign zext_ln703_fu_2672_p1 = lhs_V_fu_2664_p3;

assign zext_ln728_fu_2740_p1 = lhs_V_1_fu_2733_p3;

endmodule //log10_39_25_s
