==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
In file included from MatMul/matmul.cpp:1:
MatMul/matmul1024.h:4:6: error: variable has incomplete type 'void'
void matmul1024(in** a, int** b, int** c);
     ^
MatMul/matmul1024.h:4:17: error: use of undeclared identifier 'in'
void matmul1024(in** a, int** b, int** c);
                ^
MatMul/matmul1024.h:4:22: error: use of undeclared identifier 'a'
void matmul1024(in** a, int** b, int** c);
                     ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:3:6: error: redefinition of 'matmul1024' as different kind of symbol
void matmul1024(int** matA, int** matB, int** matC){
     ^
MatMul/matmul1024.h:4:6: note: previous definition is here
void matmul1024(in** a, int** b, int** c);
     ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] pragma 'INTERFACE s_axilite potr=mapC' has unknown option 'potr'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE s_axilite potr=mapC' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.223 ; gain = 87.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.223 ; gain = 87.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.223 ; gain = 87.055
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MatMul/matmul.cpp:3: Argument 'matA' of function 'matmul1024' (MatMul/matmul.cpp:3) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MatMul/matmul.cpp:12: unsupported memory access on variable 'matA' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1024' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1024' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.876 seconds; current allocated memory: 95.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 96.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1024' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1024' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'matC' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1024'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 96.464 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.992 ; gain = 88.227
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1024.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1024.
INFO: [HLS 200-112] Total elapsed time: 13.376 seconds; peak allocated memory: 96.464 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1024' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1024' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.955 seconds; current allocated memory: 95.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 96.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1024' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1024/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1024' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'matC' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1024'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 96.459 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 179.305 ; gain = 86.691
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1024.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1024.
INFO: [HLS 200-112] Total elapsed time: 18.735 seconds; peak allocated memory: 96.459 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:3:32: error: 'matA' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                               ^
MatMul/matmul.cpp:3:55: error: 'matB' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                      ^
MatMul/matmul.cpp:3:78: error: 'matC' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                                             ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:1:32: error: 'matA' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                               ^
MatMul/matmul.cpp:1:55: error: 'matB' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                      ^
MatMul/matmul.cpp:1:78: error: 'matC' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                                             ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:9:18: error: subscripted value is not an array, pointer, or vector
             matC[i][j] += matA[i][k] * matB[k][j];
             ~~~~^~
MatMul/matmul.cpp:9:32: error: subscripted value is not an array, pointer, or vector
             matC[i][j] += matA[i][k] * matB[k][j];
                           ~~~~^~
MatMul/matmul.cpp:9:45: error: subscripted value is not an array, pointer, or vector
             matC[i][j] += matA[i][k] * matB[k][j];
                                        ~~~~^~
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.461 ; gain = 88.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.461 ; gain = 88.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.461 ; gain = 88.020
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MatMul/matmul.cpp:1: Argument 'matB' of function 'matmul1024' (MatMul/matmul.cpp:1) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MatMul/matmul.cpp:9: unsupported memory access on variable 'matA' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:1:32: error: 'matA' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                               ^
MatMul/matmul.cpp:1:55: error: 'matB' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                      ^
MatMul/matmul.cpp:1:78: error: 'matC' declared as array of references of type 'int &'
void matmul1024(int& matA[1024][1024], int& matB[1024][1024], int& matC[1024][1024]){
                                                                             ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.172 ; gain = 88.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.172 ; gain = 88.059
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul1024' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.687 seconds; current allocated memory: 95.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 96.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'matC' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 96.505 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 178.602 ; gain = 86.113
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 14.867 seconds; peak allocated memory: 96.505 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.914 seconds; current allocated memory: 96.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 96.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/crow' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/ccol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB', 'matC', 'crow' and 'ccol' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 96.758 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.367 ; gain = 88.250
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 11.709 seconds; peak allocated memory: 96.758 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:11:57: error: invalid operands to binary expression ('int *' and 'int *')
             matC[i+128*crow][j+128*ccol] += matA[i][k] * matB[k][j];
                                             ~~~~~~~~~~ ^ ~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.324 ; gain = 87.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.324 ; gain = 87.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.324 ; gain = 87.637
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] MatMul/matmul.cpp:11: unsupported memory access on variable 'matC' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.816 ; gain = 89.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.816 ; gain = 89.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.816 ; gain = 89.020
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] MatMul/matmul.cpp:11: unsupported memory access on variable 'matA' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.871 seconds; current allocated memory: 95.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 95.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matA' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/crow' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/ccol' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 96.290 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.879 ; gain = 88.871
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 9.815 seconds; peak allocated memory: 96.290 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.666 seconds; current allocated memory: 95.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 95.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matA' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/crow' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/ccol' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 96.269 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 178.727 ; gain = 88.590
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 11.253 seconds; peak allocated memory: 96.269 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:12:23: error: use of undeclared identifier 'matA'; did you mean 'matC'?
  matC[crow][ccol] += matA[k] * matB[k];
                      ^~~~
                      matC
MatMul/matmul.cpp:1:52: note: 'matC' declared here
void matmul128(int rowA[1024], int colB[1024], int matC[1024][1024],int crow, int ccol){
                                                   ^
MatMul/matmul.cpp:12:33: error: use of undeclared identifier 'matB'; did you mean 'matC'?
  matC[crow][ccol] += matA[k] * matB[k];
                                ^~~~
                                matC
MatMul/matmul.cpp:1:52: note: 'matC' declared here
void matmul128(int rowA[1024], int colB[1024], int matC[1024][1024],int crow, int ccol){
                                                   ^
MatMul/matmul.cpp:12:31: error: invalid operands to binary expression ('int *' and 'int *')
  matC[crow][ccol] += matA[k] * matB[k];
                      ~~~~~~~ ^ ~~~~~~~
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.885 seconds; current allocated memory: 95.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/crow' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/ccol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB', 'matC', 'crow' and 'ccol' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 96.275 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.141 ; gain = 88.820
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 10.683 seconds; peak allocated memory: 96.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.004 ; gain = 89.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.004 ; gain = 89.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.004 ; gain = 89.145
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] MatMul/matmul.cpp:12: unsupported memory access on variable 'matC' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:12:25: error: expression is not assignable
  &matC[crow*1024+ccol] += rowA[k] * colB[k];
  ~~~~~~~~~~~~~~~~~~~~~ ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.332 seconds; current allocated memory: 95.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/matC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'matC' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 96.052 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.473 ; gain = 87.750
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 14.213 seconds; peak allocated memory: 96.052 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.066 ; gain = 86.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.066 ; gain = 86.527
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul128' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 178.988 ; gain = 88.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 178.988 ; gain = 88.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.988 ; gain = 88.246
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'c' (MatMul/matmul.cpp:3) of function 'matmul' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (MatMul/matmul.cpp:16:2) and read (MatMul/matmul.cpp:16:2) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:17:3: error: type 'hls::stream<int>' does not provide a subscript operator
 c[i][j] += a[i][k] * b[k][j];
 ~^~
MatMul/matmul.cpp:17:14: error: type 'hls::stream<int>' does not provide a subscript operator
 c[i][j] += a[i][k] * b[k][j];
            ~^~
MatMul/matmul.cpp:17:24: error: type 'hls::stream<int>' does not provide a subscript operator
 c[i][j] += a[i][k] * b[k][j];
                      ~^~
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:18:7: error: assigning to 'int' from incompatible type 'hls::stream<apInt>'
 cur_a=*a;
      ^~~
MatMul/matmul.cpp:19:7: error: assigning to 'int' from incompatible type 'hls::stream<apInt>'
 cur_b=*b;
      ^~~
MatMul/matmul.cpp:24:17: error: member reference base type 'int' is not a structure or union
   row[r]=cur_a.data;
          ~~~~~ ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:43:7: error: assigning to 'hls::stream<apInt> *' from incompatible type 'apInt *'
  matB=orig_b;
      ^~~~~~~
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:43:8: error: no viable overloaded '='
  *matB=*orig_b;
  ~~~~~^~~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'myInt *' from incompatible type 'hls::stream<myInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<myInt>' to 'const myInt' for 1st argument; 
struct myInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<myInt>' to 'const myInt' for 1st argument; 
struct myInt{
       ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:20:9: error: assigning to 'myInt *' from incompatible type 'hls::stream<myInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:25:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:7: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<myInt>' to 'const myInt' for 1st argument; 
class myInt{
      ^
MatMul/matmul.cpp:31:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:7: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<myInt>' to 'const myInt' for 1st argument; 
class myInt{
      ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:43:8: error: no viable overloaded '='
  *matB=*orig_b;
  ~~~~~^~~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:43:7: error: assigning to 'hls::stream<apInt> *' from incompatible type 'apInt *'
  matB=orig_b;
      ^~~~~~~
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:19:9: error: assigning to 'apInt *' from incompatible type 'hls::stream<apInt> *'
 orig_b = matB;
        ^ ~~~~
MatMul/matmul.cpp:24:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:30:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:41:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:43:7: error: assigning to 'hls::stream<apInt> *' from incompatible type 'apInt *'
  matB=orig_b;
      ^~~~~~~
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:22:9: error: no viable overloaded '='
   cur_a=*matA++;
   ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:28:10: error: no viable overloaded '='
    cur_b=*matB++;
    ~~~~~^~~~~~~~
MatMul/matmul.cpp:5:8: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'hls::stream<apInt>' to 'const apInt' for 1st argument; 
struct apInt{
       ^
MatMul/matmul.cpp:39:11: error: no viable overloaded '='
   *matC++=result;
   ~~~~~~~^~~~~~~
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_stream.h:104:51: note: candidate function not viable: no known conversion from 'apInt' to 'const stream<apInt>' for 1st argument; 
    inline __attribute__((always_inline)) stream& operator= (const stream< __STREAM_T__ >& chn) {
                                                  ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.629 ; gain = 89.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.629 ; gain = 89.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.629 ; gain = 89.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.629 ; gain = 89.102
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matC.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matB.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matA.data' (MatMul/matmul.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:20) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.648 ; gain = 89.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.648 ; gain = 89.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.648 ; gain = 89.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.648 ; gain = 89.070
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matC.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matB.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matA.data' (MatMul/matmul.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:20) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.387 ; gain = 88.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.387 ; gain = 88.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.387 ; gain = 88.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.387 ; gain = 88.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matC.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matB.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matA.data' (MatMul/matmul.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:20) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.277 ; gain = 88.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.277 ; gain = 88.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.277 ; gain = 88.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.277 ; gain = 88.176
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matC.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matB.data' (MatMul/matmul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'matA.data' (MatMul/matmul.cpp:10).
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: matC.data (MatMul/matmul.cpp:10), matC.last.V (MatMul/matmul.cpp:10) (MatMul/matmul.cpp:5:8).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:15:12: error: use of undeclared identifier 'pop_stream'
 A[i][j] = pop_stream<T,U,TI,TD>(in_stream[k]);
           ^
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-472] Inferring partial write operation for 'matB' (MatMul/matmul.cpp:14:15)
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmul.cpp:21:12)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.696 seconds; current allocated memory: 98.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 99.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_8s_8s_26ns_26_1_1' to 'matmul_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 99.862 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_rowA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_matB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.293 ; gain = 89.055
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 17.58 seconds; peak allocated memory: 99.862 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-472] Inferring partial write operation for 'matB' (MatMul/matmul.cpp:14:15)
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmul.cpp:21:12)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.523 seconds; current allocated memory: 98.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 99.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_4s_4s_18ns_18_1_1' to 'matmul_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 99.831 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_rowA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_matB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 178.766 ; gain = 88.027
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 15.792 seconds; peak allocated memory: 99.831 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.414 ; gain = 89.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.414 ; gain = 89.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.414 ; gain = 89.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.414 ; gain = 89.645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:12) in function 'matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul.cpp:21) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:14) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.340 ; gain = 88.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.340 ; gain = 88.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.340 ; gain = 88.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.340 ; gain = 88.988
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:12) in function 'matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul.cpp:21) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:14) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.520 ; gain = 88.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:12) in function 'matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul.cpp:21) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:14) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:27) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.430 ; gain = 88.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.430 ; gain = 88.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.430 ; gain = 88.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.430 ; gain = 88.805
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:12) in function 'matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul.cpp:21) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:14) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul.cpp:23) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:26) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.2' (MatMul/matmul.cpp:26) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.254 ; gain = 87.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.254 ; gain = 87.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.254 ; gain = 87.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.254 ; gain = 87.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:12) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:14) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 178.254 ; gain = 87.832
INFO: [HLS 200-472] Inferring partial write operation for 'matB' (MatMul/matmul.cpp:16:13)
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmul.cpp:23:12)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 496.668 ; gain = 406.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
WARNING: [SCHED 204-68] The II Violation in module 'matmul' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'input_V' (MatMul/matmul.cpp:16) and axis read on port 'input_V' (MatMul/matmul.cpp:16).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 150.398 seconds; current allocated memory: 158.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.634 seconds; current allocated memory: 182.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'matmul_mac_muladd_4s_4s_18ns_18_1_1' to 'matmul_mac_muladdbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mac_muladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 21.569 seconds; current allocated memory: 276.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_rowA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_matB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:09 ; elapsed = 00:03:36 . Memory (MB): peak = 496.668 ; gain = 406.246
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 216.415 seconds; peak allocated memory: 276.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.730 ; gain = 88.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.730 ; gain = 88.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.730 ; gain = 88.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.730 ; gain = 88.715
ERROR: [XFORM 203-123] Cannot stream  'input.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.660 ; gain = 89.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.660 ; gain = 89.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.660 ; gain = 89.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.660 ; gain = 89.055
ERROR: [XFORM 203-123] Cannot stream  'input.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.492 ; gain = 87.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.492 ; gain = 87.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.492 ; gain = 87.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.492 ; gain = 87.887
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:8) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:10) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:10) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.484 ; gain = 88.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.484 ; gain = 88.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.484 ; gain = 88.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.484 ; gain = 88.586
ERROR: [XFORM 203-123] Cannot stream  'input.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.266 ; gain = 89.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.266 ; gain = 89.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.266 ; gain = 89.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.266 ; gain = 89.371
ERROR: [XFORM 203-123] Cannot stream  'input.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.520 ; gain = 88.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.520 ; gain = 88.027
ERROR: [XFORM 203-123] Cannot stream  'input.V': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.582 ; gain = 88.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.582 ; gain = 88.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.582 ; gain = 88.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.582 ; gain = 88.414
ERROR: [XFORM 203-123] Cannot stream  'input': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul.cpp:1:
MatMul/matmul.cpp:11:9: error: subscripted value is not an array, pointer, or vector
     row[r]=input[i*1024+r];
     ~~~^~
MatMul/matmul.cpp:18:13: error: subscripted value is not an array, pointer, or vector
    sum+=row[k]*c;
         ~~~^~
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.465 ; gain = 88.414
WARNING: [XFORM 203-124] Array  'input': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:12:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
WARNING: [SYN 201-107] Renaming port name 'matmul/input' to 'matmul/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'matmul/output' to 'matmul/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.05 seconds; current allocated memory: 95.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 96.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 96.621 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.465 ; gain = 88.414
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 14.311 seconds; peak allocated memory: 96.621 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.137 ; gain = 89.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.137 ; gain = 89.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.137 ; gain = 89.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.137 ; gain = 89.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (MatMul/matmul.cpp:10) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:12) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.2' (MatMul/matmul.cpp:16) in function 'matmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.566 ; gain = 88.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.566 ; gain = 88.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.566 ; gain = 88.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.566 ; gain = 88.488
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:11) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 178.566 ; gain = 88.488
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:13:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 432.938 ; gain = 342.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
WARNING: [SYN 201-107] Renaming port name 'matmul/input' to 'matmul/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'matmul/output' to 'matmul/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.44 seconds; current allocated memory: 126.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.548 seconds; current allocated memory: 141.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 12.932 seconds; current allocated memory: 260.503 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:34 . Memory (MB): peak = 432.938 ; gain = 342.859
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 94.652 seconds; peak allocated memory: 260.503 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.191 ; gain = 87.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.191 ; gain = 87.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.191 ; gain = 87.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.191 ; gain = 87.711
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:11) in function 'matmul' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (MatMul/matmul.cpp:17) in function 'matmul' completely with a factor of 1024.
ERROR: [XFORM 203-123] Cannot stream  'input': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.973 ; gain = 87.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.973 ; gain = 87.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.973 ; gain = 87.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.973 ; gain = 87.773
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:11) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 178.973 ; gain = 87.773
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:13:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 432.938 ; gain = 341.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
WARNING: [SYN 201-107] Renaming port name 'matmul/input' to 'matmul/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'matmul/output' to 'matmul/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.288 seconds; current allocated memory: 126.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.862 seconds; current allocated memory: 141.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 16.989 seconds; current allocated memory: 260.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:02:03 . Memory (MB): peak = 432.938 ; gain = 341.738
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 122.97 seconds; peak allocated memory: 260.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.164 ; gain = 88.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.164 ; gain = 88.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 179.164 ; gain = 88.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 179.164 ; gain = 88.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: output.data (MatMul/matmul.cpp:8), output.last.V (MatMul/matmul.cpp:8) (MatMul/matmul.cpp:26:4).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.277 ; gain = 87.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.277 ; gain = 87.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.277 ; gain = 87.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.277 ; gain = 87.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 178.277 ; gain = 87.723
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 438.000 ; gain = 347.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.846 seconds; current allocated memory: 138.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.83 seconds; current allocated memory: 154.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 20.999 seconds; current allocated memory: 274.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:02:35 . Memory (MB): peak = 438.000 ; gain = 347.445
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 155.464 seconds; peak allocated memory: 274.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.625 ; gain = 89.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.625 ; gain = 89.762
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul128' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.418 ; gain = 88.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.418 ; gain = 88.863
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul128' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.723 ; gain = 89.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.723 ; gain = 89.180
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul128' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file matmul128.cpp; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.359 ; gain = 89.898
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul128.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul128.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul128.cpp:17) in function 'matmul128' completely with a factor of 128.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul128.cpp:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.882 seconds; current allocated memory: 102.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 103.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 107.789 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul128_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 179.359 ; gain = 89.898
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 22.02 seconds; peak allocated memory: 107.789 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 179.309 ; gain = 89.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 179.309 ; gain = 89.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 179.309 ; gain = 89.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 179.309 ; gain = 89.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 179.309 ; gain = 89.164
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:23 ; elapsed = 00:01:55 . Memory (MB): peak = 439.855 ; gain = 349.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.543 seconds; current allocated memory: 140.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.527 seconds; current allocated memory: 155.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 15.69 seconds; current allocated memory: 275.757 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:56 ; elapsed = 00:02:39 . Memory (MB): peak = 439.855 ; gain = 349.711
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 159.354 seconds; peak allocated memory: 275.757 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.980 ; gain = 88.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.980 ; gain = 88.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.980 ; gain = 88.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.980 ; gain = 88.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 178.980 ; gain = 88.953
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:50 . Memory (MB): peak = 439.406 ; gain = 349.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.575 seconds; current allocated memory: 139.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.867 seconds; current allocated memory: 155.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 17.142 seconds; current allocated memory: 275.725 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:59 ; elapsed = 00:02:34 . Memory (MB): peak = 439.406 ; gain = 349.379
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 154.206 seconds; peak allocated memory: 275.725 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 178.672 ; gain = 89.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul128.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul128.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul128.cpp:17) in function 'matmul128' completely with a factor of 128.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul128.cpp:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul128' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.786 seconds; current allocated memory: 103.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 104.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul128/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul128' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul128'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 109.041 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul128_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 178.672 ; gain = 89.336
INFO: [VHDL 208-304] Generating VHDL RTL for matmul128.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul128.
INFO: [HLS 200-112] Total elapsed time: 43.934 seconds; peak allocated memory: 109.041 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.621 ; gain = 87.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.621 ; gain = 87.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.621 ; gain = 87.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.621 ; gain = 87.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (MatMul/matmul.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (MatMul/matmul.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul.cpp:16) in function 'matmul' completely with a factor of 1024.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 178.621 ; gain = 87.906
INFO: [HLS 200-472] Inferring partial write operation for 'row' (MatMul/matmul.cpp:18:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:02:01 . Memory (MB): peak = 439.680 ; gain = 348.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.619 seconds; current allocated memory: 140.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.456 seconds; current allocated memory: 155.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 17.48 seconds; current allocated memory: 275.741 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_row_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:02:49 . Memory (MB): peak = 439.680 ; gain = 348.965
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 169.472 seconds; peak allocated memory: 275.741 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmulStep.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'gain': C:\Users\aranz\FPGA\MatMul\matmulStep.cpp:7
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmulStep.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul128.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmulStep.cpp:11:12)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmulStep' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.752 seconds; current allocated memory: 98.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 98.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmulStep' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'matmulStep/row' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmulStep'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 99.193 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmulStep_rowA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 178.492 ; gain = 88.504
INFO: [VHDL 208-304] Generating VHDL RTL for matmulStep.
INFO: [VLOG 209-307] Generating Verilog RTL for matmulStep.
INFO: [HLS 200-112] Total elapsed time: 33.661 seconds; peak allocated memory: 99.193 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmulStep.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmulStep.cpp:12:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmulStep' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.297 seconds; current allocated memory: 95.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 95.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmulStep' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'matmulStep/row' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmulStep'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 96.033 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmulStep_rowA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.277 ; gain = 88.250
INFO: [VHDL 208-304] Generating VHDL RTL for matmulStep.
INFO: [VLOG 209-307] Generating Verilog RTL for matmulStep.
INFO: [HLS 200-112] Total elapsed time: 12.99 seconds; peak allocated memory: 96.033 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmulStep.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmulStep.cpp:12:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmulStep' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.147 seconds; current allocated memory: 95.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 95.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmulStep' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'matmulStep/row' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmulStep'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 96.032 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmulStep_rowA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 178.789 ; gain = 88.590
INFO: [VHDL 208-304] Generating VHDL RTL for matmulStep.
INFO: [VLOG 209-307] Generating Verilog RTL for matmulStep.
INFO: [HLS 200-112] Total elapsed time: 13.694 seconds; peak allocated memory: 96.032 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmulStep.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-472] Inferring partial write operation for 'rowA' (MatMul/matmulStep.cpp:12:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmulStep' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.465 seconds; current allocated memory: 95.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 95.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmulStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmulStep/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmulStep' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmulStep'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 96.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmulStep_rowA_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.508 ; gain = 89.355
INFO: [VHDL 208-304] Generating VHDL RTL for matmulStep.
INFO: [VLOG 209-307] Generating Verilog RTL for matmulStep.
INFO: [HLS 200-112] Total elapsed time: 16.922 seconds; peak allocated memory: 96.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.457 ; gain = 87.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.457 ; gain = 87.832
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmulStep' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.359 ; gain = 89.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.359 ; gain = 89.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.359 ; gain = 89.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.359 ; gain = 89.004
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 1024.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul1x1' (MatMul/matmul1x1.cpp:1)...1023 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 178.359 ; gain = 89.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 198.445 ; gain = 109.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.125 seconds; current allocated memory: 158.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 27.926 seconds; current allocated memory: 184.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 24.749 seconds; current allocated memory: 288.459 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:34 ; elapsed = 00:02:03 . Memory (MB): peak = 463.742 ; gain = 374.387
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 123.498 seconds; peak allocated memory: 288.459 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul1x1.cpp:1:
MatMul/matmul1x1.cpp:1:60: error: 'result' declared as array of references of type 'int &'
void matmul1x1(int rowA[1024],int colB[1024*20],int& result[20]){
                                                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 20.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' completely with a factor of 20.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:7) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.987 seconds; current allocated memory: 97.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 98.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 99.949 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.488 ; gain = 88.176
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 17.286 seconds; peak allocated memory: 99.949 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:7) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.899 seconds; current allocated memory: 101.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 103.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 108.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 178.172 ; gain = 88.082
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 17.65 seconds; peak allocated memory: 108.911 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:20) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:7) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.16 seconds; current allocated memory: 101.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 103.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 108.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 178.750 ; gain = 89.164
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 16.875 seconds; peak allocated memory: 108.911 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.629 ; gain = 89.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.629 ; gain = 89.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.629 ; gain = 89.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.629 ; gain = 89.211
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 128.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:23) in function 'matmul1x1' completely with a factor of 128.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:23) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.629 ; gain = 89.211
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x1.cpp:11:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x1.cpp:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x1.cpp:18:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x1.cpp:19:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x1.cpp:20:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 179.051 ; gain = 89.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln17', MatMul/matmul1x1.cpp:17) of variable 'add_ln17', MatMul/matmul1x1.cpp:17 on array 'sum', MatMul/matmul1x1.cpp:7 and 'load' operation ('sum_load', MatMul/matmul1x1.cpp:17) on array 'sum', MatMul/matmul1x1.cpp:7.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln17', MatMul/matmul1x1.cpp:17) of variable 'add_ln17', MatMul/matmul1x1.cpp:17 on array 'sum', MatMul/matmul1x1.cpp:7 and 'load' operation ('sum_load', MatMul/matmul1x1.cpp:17) on array 'sum', MatMul/matmul1x1.cpp:7.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_3', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_65_write_ln19', MatMul/matmul1x1.cpp:19) of variable 'add_ln19_1', MatMul/matmul1x1.cpp:19 on array 'sum', MatMul/matmul1x1.cpp:7 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 128.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.646 seconds; current allocated memory: 110.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.807 seconds; current allocated memory: 116.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colC' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colD' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colE' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 2.426 seconds; current allocated memory: 125.361 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul1x1_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 214.164 ; gain = 124.746
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 33.889 seconds; peak allocated memory: 125.361 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:21) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:21) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:7) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.33 seconds; current allocated memory: 101.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 103.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colC' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 106.745 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 178.887 ; gain = 89.645
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 16.105 seconds; peak allocated memory: 106.745 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:13) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:8) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:15) in function 'matmul1x1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:23) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:23) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:7) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:17) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.23 seconds; current allocated memory: 100.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 102.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colC' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colD' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colE' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 105.803 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 178.855 ; gain = 87.547
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 20.494 seconds; peak allocated memory: 105.803 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x1.cpp:16) in function 'matmul1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x1.cpp:11) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x1.cpp:11) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x1.cpp:18) in function 'matmul1x1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x1.cpp:26) in function 'matmul1x1' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x1.cpp:26) in function 'matmul1x1' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul1x1.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_1', MatMul/matmul1x1.cpp:20) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.149 seconds; current allocated memory: 100.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 102.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x1/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB', 'colC', 'colD', 'colE' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x1'.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 105.522 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 179.203 ; gain = 87.914
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x1.
INFO: [HLS 200-112] Total elapsed time: 28.563 seconds; peak allocated memory: 105.522 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'matmul1x16x8'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'matmul1x16x8'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'matmul1x16x8'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x16x8.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul1x16x8.cpp:1:
MatMul/matmul1x16x8.cpp:6:29: error: redefinition of parameter 'colH'
     ,int colH[1024*16],int colH[1024*16]
                            ^
MatMul/matmul1x16x8.cpp:6:11: note: previous declaration is here
     ,int colH[1024*16],int colH[1024*16]
          ^
MatMul/matmul1x16x8.cpp:37:24: error: use of undeclared identifier 'colI'
   sum[j+108]+=rowA[i]*colI[j*1024+i];
                       ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x16x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x16x8.cpp:26) in function 'matmul1x16x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x16x8.cpp:28) in function 'matmul1x16x8' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x16x8.cpp:40) in function 'matmul1x16x8' completely with a factor of 128.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x16x8.cpp:40) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:31:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:32:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:36:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:37:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 179.063 ; gain = 87.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x16x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_3', MatMul/matmul1x16x8.cpp:30) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_49_write_ln33', MatMul/matmul1x16x8.cpp:33) of variable 'add_ln33_1', MatMul/matmul1x16x8.cpp:33 on array 'sum', MatMul/matmul1x16x8.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 124, Depth = 124.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.298 seconds; current allocated memory: 109.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.711 seconds; current allocated memory: 115.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colI' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x16x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH', 'colI' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x16x8'.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 122.977 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul1x16x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 209.988 ; gain = 118.785
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x16x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x16x8.
INFO: [HLS 200-112] Total elapsed time: 32.517 seconds; peak allocated memory: 122.977 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x16x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8(int*, int*, int*, int*, int*, int*, int*, int*, int*, int (&) [128])': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x16x8.cpp:26) in function 'matmul1x16x8' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.1' (MatMul/matmul1x16x8.cpp:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x16x8.cpp:28) in function 'matmul1x16x8' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (MatMul/matmul1x16x8.cpp:40) in function 'matmul1x16x8' partially with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:31:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:32:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:36:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:37:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.434 ; gain = 87.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x16x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_3', MatMul/matmul1x16x8.cpp:30) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_49_write_ln33', MatMul/matmul1x16x8.cpp:33) of variable 'add_ln33_1', MatMul/matmul1x16x8.cpp:33 on array 'sum', MatMul/matmul1x16x8.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 124, Depth = 124.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/matmul1x16x8.cpp:43) on array 'sum', MatMul/matmul1x16x8.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_35_write_ln43', MatMul/matmul1x16x8.cpp:43) of variable 'sum_load_35', MatMul/matmul1x16x8.cpp:43 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.243 seconds; current allocated memory: 113.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 118.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colI' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x16x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH', 'colI' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x16x8'.
INFO: [HLS 200-111]  Elapsed time: 2.032 seconds; current allocated memory: 127.327 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul1x16x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 214.461 ; gain = 123.730
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x16x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x16x8.
INFO: [HLS 200-112] Total elapsed time: 32.134 seconds; peak allocated memory: 127.327 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul1x16x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul1x16x8.cpp:26) in function 'matmul1x16x8' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.1' (MatMul/matmul1x16x8.cpp:28) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul1x16x8.cpp:21) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/matmul1x16x8.cpp:28) in function 'matmul1x16x8' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul1x16x8.cpp:40) in function 'matmul1x16x8' completely with a factor of 128.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul1x16x8.cpp:40) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:31:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:32:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:36:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul1x16x8.cpp:37:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 179.008 ; gain = 89.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul1x16x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-68] The II Violation in module 'matmul1x16x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln30', MatMul/matmul1x16x8.cpp:30) of variable 'add_ln30', MatMul/matmul1x16x8.cpp:30 on array 'sum', MatMul/matmul1x16x8.cpp:20 and 'load' operation ('sum_load', MatMul/matmul1x16x8.cpp:30) on array 'sum', MatMul/matmul1x16x8.cpp:20.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colB_load_3', MatMul/matmul1x16x8.cpp:30) on array 'colB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colB'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_49_write_ln33', MatMul/matmul1x16x8.cpp:33) of variable 'add_ln33_1', MatMul/matmul1x16x8.cpp:33 on array 'sum', MatMul/matmul1x16x8.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 124, Depth = 124.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.239 seconds; current allocated memory: 109.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.707 seconds; current allocated memory: 115.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul1x16x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/colI' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul1x16x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul1x16x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH', 'colI' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul1x16x8'.
INFO: [HLS 200-111]  Elapsed time: 2.027 seconds; current allocated memory: 122.947 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul1x16x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 208.734 ; gain = 119.309
INFO: [VHDL 208-304] Generating VHDL RTL for matmul1x16x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul1x16x8.
INFO: [HLS 200-112] Total elapsed time: 30.942 seconds; peak allocated memory: 122.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.508 ; gain = 88.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.508 ; gain = 88.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:17) in function 'matmul1x16x8(int*, int*, int (&) [64])': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.508 ; gain = 88.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.508 ; gain = 88.152
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/matmul8x8.cpp:17) in function 'matmul1x16x8' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:17) in function 'matmul1x16x8': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul1x16x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul1x16x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:17) in function 'matmul1x16x8' completely with a factor of 8.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:17) in function 'matmul1x16x8' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.223 ; gain = 89.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.223 ; gain = 89.461
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'matmul1x16x8' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' partially with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul8x8' (MatMul/matmul8x8.cpp:2)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MatMul/matmul8x8.cpp:18:14) in function 'matmul8x8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MatMul/matmul8x8.cpp:17:13) in function 'matmul8x8'.
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:22:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_65_write_ln22', MatMul/matmul8x8.cpp:22) of variable 'add_ln22_47', MatMul/matmul8x8.cpp:22 on array 'sum', MatMul/matmul8x8.cpp:11 and 'load' operation ('sum_load_1', MatMul/matmul8x8.cpp:22) on array 'sum', MatMul/matmul8x8.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_65_write_ln22', MatMul/matmul8x8.cpp:22) of variable 'add_ln22_47', MatMul/matmul8x8.cpp:22 on array 'sum', MatMul/matmul8x8.cpp:11 and 'load' operation ('sum_load_1', MatMul/matmul8x8.cpp:22) on array 'sum', MatMul/matmul8x8.cpp:11.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load', MatMul/matmul8x8.cpp:22) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.121 seconds; current allocated memory: 99.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 100.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 102.788 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 178.934 ; gain = 88.410
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 16.293 seconds; peak allocated memory: 102.788 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.645 ; gain = 88.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.645 ; gain = 88.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.645 ; gain = 88.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.645 ; gain = 88.484
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' completely with a factor of 1024.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul8x8' (MatMul/matmul8x8.cpp:2)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 181.730 ; gain = 91.570
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:22:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 232.109 ; gain = 141.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.207 seconds; current allocated memory: 195.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 46.733 seconds; current allocated memory: 264.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 45.25 seconds; current allocated memory: 409.418 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:15 ; elapsed = 00:03:59 . Memory (MB): peak = 715.730 ; gain = 625.570
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 239.797 seconds; peak allocated memory: 409.418 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul8x8' (MatMul/matmul8x8.cpp:2)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (MatMul/matmul8x8.cpp:18:14) in function 'matmul8x8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MatMul/matmul8x8.cpp:17:13) in function 'matmul8x8'.
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:22:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 178.078 ; gain = 89.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_64_write_ln22', MatMul/matmul8x8.cpp:22) of variable 'add_ln22_191', MatMul/matmul8x8.cpp:22 on array 'sum', MatMul/matmul8x8.cpp:11 and 'load' operation ('sum_load_64', MatMul/matmul8x8.cpp:22) on array 'sum', MatMul/matmul8x8.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_64_write_ln22', MatMul/matmul8x8.cpp:22) of variable 'add_ln22_191', MatMul/matmul8x8.cpp:22 on array 'sum', MatMul/matmul8x8.cpp:11 and 'load' operation ('sum_load_64', MatMul/matmul8x8.cpp:22) on array 'sum', MatMul/matmul8x8.cpp:11.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_64_write_ln22', MatMul/matmul8x8.cpp:22) of variable 'add_ln22_191', MatMul/matmul8x8.cpp:22 on array 'sum', MatMul/matmul8x8.cpp:11 and 'load' operation ('sum_load_64', MatMul/matmul8x8.cpp:22) on array 'sum', MatMul/matmul8x8.cpp:11.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_2', MatMul/matmul8x8.cpp:22) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.681 seconds; current allocated memory: 106.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 109.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.257 seconds; current allocated memory: 116.009 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 193.023 ; gain = 104.078
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 24.724 seconds; peak allocated memory: 116.009 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8(int*, int*, int (&) [64])': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:22:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.051 seconds; current allocated memory: 100.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 101.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 103.979 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 178.188 ; gain = 87.660
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 16.185 seconds; peak allocated memory: 103.979 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:12) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1.1' (MatMul/matmul8x8.cpp:19) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:26) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8.cpp:22:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.262 seconds; current allocated memory: 100.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 101.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'colB' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 103.977 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 179.547 ; gain = 89.996
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 15.299 seconds; peak allocated memory: 103.977 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul8x8.cpp:1:
MatMul/matmul8x8.cpp:97:27: error: expected ';' after expression
  sum[42]+=rowF[k]*colB[k]
                          ^
                          ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'rowI': C:\Users\aranz\FPGA\MatMul\matmul8x8.cpp:27
ERROR: [HLS 214-124] use of undeclared identifier 'colI': C:\Users\aranz\FPGA\MatMul\matmul8x8.cpp:36
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.449 ; gain = 88.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.449 ; gain = 88.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.449 ; gain = 88.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.449 ; gain = 88.117
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:47) in function 'matmul8x8' completely with a factor of 1024.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:47) in function 'matmul8x8' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:121) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:121) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.531 seconds; current allocated memory: 99.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 101.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 104.357 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 179.078 ; gain = 89.750
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 16.896 seconds; peak allocated memory: 104.357 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:43) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:43) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.524 seconds; current allocated memory: 97.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 97.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 98.403 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 178.539 ; gain = 88.383
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 15.933 seconds; peak allocated memory: 98.403 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:86) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:87:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 178.391 ; gain = 88.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln87', MatMul/systolic_matmul8x8.cpp:87) of variable 'add_ln87', MatMul/systolic_matmul8x8.cpp:87 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:87) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln87', MatMul/systolic_matmul8x8.cpp:87) of variable 'add_ln87', MatMul/systolic_matmul8x8.cpp:87 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:87) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_8', MatMul/systolic_matmul8x8.cpp:61) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_70_write_ln87', MatMul/systolic_matmul8x8.cpp:87) of variable 'add_ln87_62', MatMul/systolic_matmul8x8.cpp:87 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[1190] ('mul_ln87_61', MatMul/systolic_matmul8x8.cpp:87) [1187]  (3.36 ns)
	'add' operation of DSP[1190] ('add_ln87_61', MatMul/systolic_matmul8x8.cpp:87) [1190]  (3.02 ns)
	'store' operation ('sum_addr_69_write_ln87', MatMul/systolic_matmul8x8.cpp:87) of variable 'add_ln87_61', MatMul/systolic_matmul8x8.cpp:87 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 [1191]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.969 seconds; current allocated memory: 108.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.212 seconds; current allocated memory: 111.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_32ns_32_1_1' to 'sys_matmul8x8_macbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macbkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 117.849 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 197.402 ; gain = 107.031
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 25.381 seconds; peak allocated memory: 117.849 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:60:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 178.473 ; gain = 88.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_8', MatMul/systolic_matmul8x8.cpp:60) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_70_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85_62', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[1190] ('mul_ln85_61', MatMul/systolic_matmul8x8.cpp:85) [1187]  (3.36 ns)
	'add' operation of DSP[1190] ('add_ln85_61', MatMul/systolic_matmul8x8.cpp:85) [1190]  (3.02 ns)
	'store' operation ('sum_addr_69_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85_61', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 [1191]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.191 seconds; current allocated memory: 108.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 111.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_32ns_32_1_1' to 'sys_matmul8x8_macbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macbkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 117.848 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 196.375 ; gain = 106.836
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 25.314 seconds; peak allocated memory: 117.848 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:87) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:88:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.422 ; gain = 88.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln88', MatMul/systolic_matmul8x8.cpp:88) of variable 'add_ln88', MatMul/systolic_matmul8x8.cpp:88 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:88) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln88', MatMul/systolic_matmul8x8.cpp:88) of variable 'add_ln88', MatMul/systolic_matmul8x8.cpp:88 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:88) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_8', MatMul/systolic_matmul8x8.cpp:62) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_70_write_ln88', MatMul/systolic_matmul8x8.cpp:88) of variable 'add_ln88_62', MatMul/systolic_matmul8x8.cpp:88 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[1190] ('mul_ln88_61', MatMul/systolic_matmul8x8.cpp:88) [1187]  (3.36 ns)
	'add' operation of DSP[1190] ('add_ln88_61', MatMul/systolic_matmul8x8.cpp:88) [1190]  (3.02 ns)
	'store' operation ('sum_addr_69_write_ln88', MatMul/systolic_matmul8x8.cpp:88) of variable 'add_ln88_61', MatMul/systolic_matmul8x8.cpp:88 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 [1191]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.532 seconds; current allocated memory: 108.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 111.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_32ns_32_1_1' to 'sys_matmul8x8_macbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macbkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.402 seconds; current allocated memory: 117.855 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.80 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 197.195 ; gain = 106.914
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 22.516 seconds; peak allocated memory: 117.855 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 178.199 ; gain = 88.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_7', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_8_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_7', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_40_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_263', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_39', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_14', MatMul/systolic_matmul8x8.cpp:61) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_60_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_407', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (10.751ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[2736] ('mul_ln86_62', MatMul/systolic_matmul8x8.cpp:86) [1090]  (3.36 ns)
	'add' operation of DSP[2736] ('add_ln86_451', MatMul/systolic_matmul8x8.cpp:86) [2736]  (3.02 ns)
	'add' operation ('add_ln86_452', MatMul/systolic_matmul8x8.cpp:86) [2737]  (0 ns)
	'add' operation ('add_ln86_453', MatMul/systolic_matmul8x8.cpp:86) [2738]  (4.37 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.254 seconds; current allocated memory: 121.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.462 seconds; current allocated memory: 128.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_32ns_32_1_1' to 'sys_matmul8x8_macbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_3s_2s_32s_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_4s_3s_2s_32s_32_1_1' to 'sys_matmul8x8_amadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_4s_5_1_1' to 'sys_matmul8x8_maceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_5s_32_1_1' to 'sys_matmul8x8_macfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_4s_3s_2s_32ns_32_1_1' to 'sys_matmul8x8_amag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_3s_2s_6s_32_1_1' to 'sys_matmul8x8_machbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_3s_6s_32_1_1' to 'sys_matmul8x8_macibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_5s_5_1_1' to 'sys_matmul8x8_macjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_3s_32s_32_1_1' to 'sys_matmul8x8_mackbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_3s_2s_2s_5s_6_1_1' to 'sys_matmul8x8_amalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2s_2s_2s_4s_5_1_1' to 'sys_matmul8x8_amamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amadEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amag8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amalbW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amamb6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macbkb': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maceOg': 88 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_machbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macjbC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_mackbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...392 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[6]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:86:5)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-0' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-0' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 178.457 ; gain = 88.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'sum_1_load', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_3_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_123', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[3]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_3_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[3]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_6_load_6', MatMul/systolic_matmul8x8.cpp:62) on array 'b[6]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_6'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln66', MatMul/systolic_matmul8x8.cpp:66) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[1366] ('mul_ln86_12', MatMul/systolic_matmul8x8.cpp:86) [1364]  (3.36 ns)
	'add' operation of DSP[1366] ('add_ln86_98', MatMul/systolic_matmul8x8.cpp:86) [1366]  (3.02 ns)
	'add' operation ('add_ln86_99', MatMul/systolic_matmul8x8.cpp:86) [1369]  (2.55 ns)
	'store' operation ('sum_5_addr_6_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_99', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[5]', MatMul/systolic_matmul8x8.cpp:42 [1370]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.767 seconds; current allocated memory: 112.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 116.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_2s_5_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_2s_5_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_32s_32_1_1' to 'sys_matmul8x8_maceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_32ns_32_1_1' to 'sys_matmul8x8_macfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amacud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maceOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macfYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.784 seconds; current allocated memory: 122.332 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 206.313 ; gain = 116.379
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 26.991 seconds; peak allocated memory: 122.332 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:86:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 178.422 ; gain = 87.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_16', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_6_load_7', MatMul/systolic_matmul8x8.cpp:62) on array 'b[6]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_6'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln66', MatMul/systolic_matmul8x8.cpp:66) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[1403] ('mul_ln86_2', MatMul/systolic_matmul8x8.cpp:86) [1401]  (3.36 ns)
	'add' operation of DSP[1403] ('add_ln86_73', MatMul/systolic_matmul8x8.cpp:86) [1403]  (3.02 ns)
	'add' operation ('add_ln86_74', MatMul/systolic_matmul8x8.cpp:86) [1406]  (2.55 ns)
	'store' operation ('sum_5_addr_2_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_74', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[5]', MatMul/systolic_matmul8x8.cpp:42 [1407]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.867 seconds; current allocated memory: 114.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 118.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_2s_5_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_32ns_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_32s_32_1_1' to 'sys_matmul8x8_maceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2ns_2s_2s_5_1_1' to 'sys_matmul8x8_macfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amacud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maceOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 125.470 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_7_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 212.918 ; gain = 121.973
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 27.19 seconds; peak allocated memory: 125.470 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:86) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:87:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 178.871 ; gain = 88.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln87', MatMul/systolic_matmul8x8.cpp:87) of variable 'add_ln87', MatMul/systolic_matmul8x8.cpp:87 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:87) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_5', MatMul/systolic_matmul8x8.cpp:61) on array 'a[7]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_16', MatMul/systolic_matmul8x8.cpp:62) on array 'b', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.64 seconds; current allocated memory: 109.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 112.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2s_32ns_32_1_1' to 'sys_matmul8x8_macbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macbkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 118.325 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.92 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 197.773 ; gain = 107.453
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 22.219 seconds; peak allocated memory: 118.325 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.863 ; gain = 88.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.863 ; gain = 88.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.863 ; gain = 88.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.863 ; gain = 88.156
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' completely with a factor of 2048.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...2048 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:86:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 178.934 ; gain = 88.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_32', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_32', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln66', MatMul/systolic_matmul8x8.cpp:66) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[2292] ('mul_ln86_2', MatMul/systolic_matmul8x8.cpp:86) [2290]  (3.36 ns)
	'add' operation of DSP[2292] ('add_ln86_97', MatMul/systolic_matmul8x8.cpp:86) [2292]  (3.02 ns)
	'add' operation ('add_ln86_98', MatMul/systolic_matmul8x8.cpp:86) [2295]  (2.55 ns)
	'store' operation ('sum_5_addr_2_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_98', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[5]', MatMul/systolic_matmul8x8.cpp:42 [2296]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.925 seconds; current allocated memory: 124.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 130.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32ns_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32s_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2.743 seconds; current allocated memory: 139.491 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_7_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 241.156 ; gain = 150.797
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 53.963 seconds; peak allocated memory: 139.491 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...2048 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:86:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 178.770 ; gain = 87.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_32', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_32', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln66', MatMul/systolic_matmul8x8.cpp:66) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[2292] ('mul_ln86_2', MatMul/systolic_matmul8x8.cpp:86) [2290]  (3.36 ns)
	'add' operation of DSP[2292] ('add_ln86_97', MatMul/systolic_matmul8x8.cpp:86) [2292]  (3.02 ns)
	'add' operation ('add_ln86_98', MatMul/systolic_matmul8x8.cpp:86) [2295]  (2.55 ns)
	'store' operation ('sum_5_addr_2_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86_98', MatMul/systolic_matmul8x8.cpp:86 on array 'sum[5]', MatMul/systolic_matmul8x8.cpp:42 [2296]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.575 seconds; current allocated memory: 124.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 130.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32ns_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32s_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 139.491 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_7_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 240.500 ; gain = 149.215
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 54.641 seconds; peak allocated memory: 139.491 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.742 ; gain = 88.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.742 ; gain = 88.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.742 ; gain = 88.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.742 ; gain = 88.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:62) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:70) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...2048 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 178.742 ; gain = 88.500
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:100:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 179.855 ; gain = 89.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_32', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_32', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln76', MatMul/systolic_matmul8x8.cpp:76) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[2268] ('mul_ln63_1', MatMul/systolic_matmul8x8.cpp:63) [2266]  (3.36 ns)
	'add' operation of DSP[2268] ('add_ln63_92', MatMul/systolic_matmul8x8.cpp:63) [2268]  (3.02 ns)
	'add' operation ('add_ln63_93', MatMul/systolic_matmul8x8.cpp:63) [2271]  (2.55 ns)
	'store' operation ('sum_4_addr_2_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_93', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[4]', MatMul/systolic_matmul8x8.cpp:42 [2272]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.009 seconds; current allocated memory: 128.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.323 seconds; current allocated memory: 136.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32ns_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32s_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32s_32_1_1' to 'sys_matmul8x8_amaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amafYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 3.095 seconds; current allocated memory: 146.359 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 254.348 ; gain = 164.105
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 58.568 seconds; peak allocated memory: 146.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:68) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:99:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 179.367 ; gain = 90.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:62) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_1_load_5', MatMul/systolic_matmul8x8.cpp:62) on array 'b[1]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_4_load_7', MatMul/systolic_matmul8x8.cpp:62) on array 'a[4]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.461 seconds; current allocated memory: 109.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 112.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.472 seconds; current allocated memory: 117.710 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 196.609 ; gain = 107.285
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 22.138 seconds; peak allocated memory: 117.710 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.441 ; gain = 88.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.441 ; gain = 88.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.441 ; gain = 88.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.441 ; gain = 88.242
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:62) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:70) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...2048 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 178.441 ; gain = 88.242
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:100:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 179.359 ; gain = 89.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_32', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_32', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln76', MatMul/systolic_matmul8x8.cpp:76) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[2268] ('mul_ln63_1', MatMul/systolic_matmul8x8.cpp:63) [2266]  (3.36 ns)
	'add' operation of DSP[2268] ('add_ln63_92', MatMul/systolic_matmul8x8.cpp:63) [2268]  (3.02 ns)
	'add' operation ('add_ln63_93', MatMul/systolic_matmul8x8.cpp:63) [2271]  (2.55 ns)
	'store' operation ('sum_4_addr_2_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_93', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[4]', MatMul/systolic_matmul8x8.cpp:42 [2272]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.529 seconds; current allocated memory: 128.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.458 seconds; current allocated memory: 136.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32ns_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32s_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32s_32_1_1' to 'sys_matmul8x8_amaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amafYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 3.092 seconds; current allocated memory: 146.359 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 253.719 ; gain = 163.520
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 57.64 seconds; peak allocated memory: 146.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.637 ; gain = 88.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.637 ; gain = 88.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.637 ; gain = 88.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.637 ; gain = 88.371
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:62) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:70) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sys_matmul8x8' (MatMul/systolic_matmul8x8.cpp:2)...4096 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 210.195 ; gain = 119.930
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:100:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 210.195 ; gain = 119.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'sum_0_load', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[0]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_40', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_40', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:63) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('rowA_addr_4_write_ln76', MatMul/systolic_matmul8x8.cpp:76) of constant 0 on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
WARNING: [SCHED 204-21] Estimated clock period (11.254ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sys_matmul8x8' consists of the following:
	'mul' operation of DSP[3413] ('mul_ln63_1', MatMul/systolic_matmul8x8.cpp:63) [3411]  (3.36 ns)
	'add' operation of DSP[3413] ('add_ln63_103', MatMul/systolic_matmul8x8.cpp:63) [3413]  (3.02 ns)
	'add' operation ('add_ln63_104', MatMul/systolic_matmul8x8.cpp:63) [3416]  (2.55 ns)
	'store' operation ('sum_4_addr_2_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_104', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[4]', MatMul/systolic_matmul8x8.cpp:42 [3417]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 152.28 seconds; current allocated memory: 140.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.668 seconds; current allocated memory: 150.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_1ns_1ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32ns_32_1_1' to 'sys_matmul8x8_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_mac_muladd_2s_2ns_32s_32_1_1' to 'sys_matmul8x8_macdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32s_32_1_1' to 'sys_matmul8x8_amaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_ama_addmuladd_2ns_2ns_2s_32ns_32_1_1' to 'sys_matmul8x8_amafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amabkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_amafYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_maccud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_macdEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 4.648 seconds; current allocated memory: 163.019 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.86 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:33 ; elapsed = 00:02:55 . Memory (MB): peak = 290.875 ; gain = 200.609
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 174.708 seconds; peak allocated memory: 163.019 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.613 ; gain = 88.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.613 ; gain = 88.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.613 ; gain = 88.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.613 ; gain = 88.145
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:45) in function 'sys_matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:45) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8_2.cpp:56) in function 'sys_matmul8x8_2' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:136) in function 'sys_matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:136) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 195.031 ; gain = 104.563
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:61:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:63:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:77:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:82:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:83:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:85:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:86:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:89:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write o==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:45) in function 'sys_matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:45) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:135) in function 'sys_matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:135) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:60:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:63:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8_2.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:69:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8_2.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:82:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:83:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8_2.cpp:85:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:87:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:89:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8_2.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:96:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8_2.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8_2.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8_2.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:124:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:129:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8_2.cpp:130:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 178.645 ; gain = 89.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_0_addr_1_write_ln60', MatMul/systolic_matmul8x8_2.cpp:60) of variable 'add_ln60', MatMul/systolic_matmul8x8_2.cpp:60 on array 'sum[0]', MatMul/systolic_matmul8x8_2.cpp:42 and 'load' operation ('sum_0_load', MatMul/systolic_matmul8x8_2.cpp:60) on array 'sum[0]', MatMul/systolic_matmul8x8_2.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_2', MatMul/systolic_matmul8x8_2.cpp:62) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colG_load_6', MatMul/systolic_matmul8x8_2.cpp:120) on array 'colG' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colG'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('colE_load_6', MatMul/systolic_matmul8x8_2.cpp:118) on array 'colE' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'colE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.57 seconds; current allocated memory: 105.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 108.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_0' to 'sys_matmul8x8_2_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_1' to 'sys_matmul8x8_2_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_2' to 'sys_matmul8x8_2_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_3' to 'sys_matmul8x8_2_seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_4' to 'sys_matmul8x8_2_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_5' to 'sys_matmul8x8_2_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_6' to 'sys_matmul8x8_2_shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2_sum_7' to 'sys_matmul8x8_2_sibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 111.663 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2_sbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 185.684 ; gain = 96.324
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 50.001 seconds; peak allocated memory: 111.663 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:129) in function 'sys_matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:129) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:56:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:59:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:63:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:69:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:77:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:82:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:83:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:85:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:86:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:87:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:96:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:122:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8_2.cpp:124:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.410 ; gain = 110.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54', MatMul/systolic_matmul8x8_2.cpp:54 on array 'sum', MatMul/systolic_matmul8x8_2.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'sum', MatMul/systolic_matmul8x8_2.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54', MatMul/systolic_matmul8x8_2.cpp:54 on array 'sum', MatMul/systolic_matmul8x8_2.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'sum', MatMul/systolic_matmul8x8_2.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_3', MatMul/systolic_matmul8x8_2.cpp:57) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_6_write_ln60', MatMul/systolic_matmul8x8_2.cpp:60) of variable 'add_ln60_1', MatMul/systolic_matmul8x8_2.cpp:60 on array 'sum', MatMul/systolic_matmul8x8_2.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.651 seconds; current allocated memory: 104.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 107.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 111.910 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 185.008 ; gain = 117.578
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 28.76 seconds; peak allocated memory: 111.910 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.469 ; gain = 88.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln53', MatMul/systolic_matmul8x8_2.cpp:53) of variable 'add_ln53', MatMul/systolic_matmul8x8_2.cpp:53 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:53) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_2', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_3_write_ln56', MatMul/systolic_matmul8x8_2.cpp:56) of variable 'add_ln56_1', MatMul/systolic_matmul8x8_2.cpp:56 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 128.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.846 seconds; current allocated memory: 103.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 105.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 111.242 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 183.066 ; gain = 92.617
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 27.26 seconds; peak allocated memory: 111.242 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.277 ; gain = 89.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.277 ; gain = 89.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.277 ; gain = 89.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.277 ; gain = 89.785
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8_2.cpp:49) in function 'sys_matmul8x8_2' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 179.277 ; gain = 89.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1434.492 ; gain = 1345.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_1', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_2', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_3', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_2_write_ln56', MatMul/systolic_matmul8x8_2.cpp:56) of variable 'add_ln56_2', MatMul/systolic_matmul8x8_2.cpp:56 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 198.78 seconds; current allocated memory: 221.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.257 seconds; current allocated memory: 277.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 49.977 seconds; current allocated memory: 556.423 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:08 ; elapsed = 00:05:51 . Memory (MB): peak = 1434.492 ; gain = 1345.000
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 351.794 seconds; peak allocated memory: 556.423 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.184 ; gain = 88.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.184 ; gain = 88.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.184 ; gain = 88.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.184 ; gain = 88.820
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:62) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:70) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:28 . Memory (MB): peak = 207.730 ; gain = 118.367
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 's==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.469 ; gain = 109.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.469 ; gain = 109.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 179.469 ; gain = 109.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 179.469 ; gain = 109.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:62) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:70) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:105) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 179.469 ; gain = 109.957
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:100:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 255.199 ; gain = 185.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln71', MatMul/systolic_matmul8x8.cpp:71) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:63 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_1', MatMul/systolic_matmul8x8.cpp:63) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln71', MatMul/systolic_matmul8x8.cpp:71) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:63 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_1', MatMul/systolic_matmul8x8.cpp:63) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln71', MatMul/systolic_matmul8x8.cpp:71) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:63 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_1', MatMul/systolic_matmul8x8.cpp:63) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln71', MatMul/systolic_matmul8x8.cpp:71) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:63 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_1', MatMul/systolic_matmul8x8.cpp:63) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_1_addr_7_write_ln63', MatMul/systolic_matmul8x8.cpp:63) of variable 'add_ln63_6', MatMul/systolic_matmul8x8.cpp:63 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.383 seconds; current allocated memory: 171.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.403 seconds; current allocated memory: 181.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 9.79 seconds; current allocated memory: 201.513 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:51 . Memory (MB): peak = 1517.789 ; gain = 1448.277
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 111.608 seconds; peak allocated memory: 201.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.965 ; gain = 89.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln53', MatMul/systolic_matmul8x8_2.cpp:53) of variable 'add_ln53', MatMul/systolic_matmul8x8_2.cpp:53 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:53) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_2', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_3_write_ln56', MatMul/systolic_matmul8x8_2.cpp:56) of variable 'add_ln56_1', MatMul/systolic_matmul8x8_2.cpp:56 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 128.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.021 seconds; current allocated memory: 103.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 105.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 1.066 seconds; current allocated memory: 111.226 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 182.848 ; gain = 93.367
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 27.618 seconds; peak allocated memory: 111.226 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.609 ; gain = 88.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.609 ; gain = 88.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.609 ; gain = 88.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.609 ; gain = 88.125
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8_2.cpp:49) in function 'sys_matmul8x8_2' partially with a factor of 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 178.609 ; gain = 88.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 503.746 ; gain = 413.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_1', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_2', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_3', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_2_write_ln56', MatMul/systolic_matmul8x8_2.cpp:56) of variable 'add_ln56_2', MatMul/systolic_matmul8x8_2.cpp:56 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.853 seconds; current allocated memory: 148.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.972 seconds; current allocated memory: 170.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 16.274 seconds; current allocated memory: 259.709 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:52 ; elapsed = 00:02:22 . Memory (MB): peak = 503.746 ; gain = 413.262
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 142.385 seconds; peak allocated memory: 259.709 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
ERROR: [HLS 200-70] pragma 'PIPELINE ll=2' has unknown option 'll'
ERROR: [HLS 200-70] '#pragma HLS PIPELINE ll=2' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.016 ; gain = 88.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.016 ; gain = 88.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.016 ; gain = 88.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.016 ; gain = 88.629
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:42) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8_2.cpp:49) in function 'sys_matmul8x8_2' partially with a factor of 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 179.016 ; gain = 88.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 503.461 ; gain = 413.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_1', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_2', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_3', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln54', MatMul/systolic_matmul8x8_2.cpp:54) of variable 'add_ln54_4', MatMul/systolic_matmul8x8_2.cpp:54 on array 'result' and 'load' operation ('result_load', MatMul/systolic_matmul8x8_2.cpp:54) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_3_write_ln57', MatMul/systolic_matmul8x8_2.cpp:57) of variable 'add_ln57_2', MatMul/systolic_matmul8x8_2.cpp:57 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.584 seconds; current allocated memory: 148.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.342 seconds; current allocated memory: 170.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 16.793 seconds; current allocated memory: 259.714 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:21 ; elapsed = 00:02:52 . Memory (MB): peak = 503.461 ; gain = 413.074
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 172.456 seconds; peak allocated memory: 259.714 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:121) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:121) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.429 seconds; current allocated memory: 100.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 101.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 104.490 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 178.691 ; gain = 88.785
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 22.325 seconds; peak allocated memory: 104.490 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8_2.cpp:42) in function 'matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8_2.cpp:42) in function 'matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_addr_write_ln49', MatMul/matmul8x8_2.cpp:49) of variable 'add_ln49', MatMul/matmul8x8_2.cpp:49 on array 'result' and 'load' operation ('result_load', MatMul/matmul8x8_2.cpp:49) on array 'result'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_load_2', MatMul/matmul8x8_2.cpp:51) on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 126, Depth = 126.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.364 seconds; current allocated memory: 100.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 102.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 107.336 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 178.535 ; gain = 89.258
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 31.006 seconds; peak allocated memory: 107.336 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.641 ; gain = 88.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_1', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.659 seconds; current allocated memory: 102.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 105.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 108.550 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 179.031 ; gain = 89.129
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 27.707 seconds; peak allocated memory: 108.550 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.453 ; gain = 89.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_1', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.567 seconds; current allocated memory: 102.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 105.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 108.550 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 179.652 ; gain = 89.535
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 27.423 seconds; peak allocated memory: 108.550 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:68) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:99:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.895 ; gain = 87.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:62) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_1_load_5', MatMul/systolic_matmul8x8.cpp:62) on array 'b[1]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_4_load_7', MatMul/systolic_matmul8x8.cpp:62) on array 'a[4]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.662 seconds; current allocated memory: 109.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 112.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.478 seconds; current allocated memory: 117.756 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 197.762 ; gain = 106.445
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 32.928 seconds; peak allocated memory: 117.756 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:68) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (MatMul/systolic_matmul8x8.cpp:69) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:104) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:99:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 179.348 ; gain = 89.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:62) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_1_load_5', MatMul/systolic_matmul8x8.cpp:62) on array 'b[1]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_4_load_7', MatMul/systolic_matmul8x8.cpp:62) on array 'a[4]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_1_addr_1_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'add_ln62', MatMul/systolic_matmul8x8.cpp:62 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.889 seconds; current allocated memory: 109.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 112.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 117.741 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 198.086 ; gain = 107.824
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 31.432 seconds; peak allocated memory: 117.741 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:139) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:140) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:166) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:166) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:175) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:175) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:69:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:82:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:83:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:85:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:87:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:89:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:96:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:124:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:129:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:141:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:142:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:170:4)
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 9 for loop 'Loop-9' in function 'sys_matmul8x8'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 179.340 ; gain = 89.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln69', MatMul/systolic_matmul8x8.cpp:69) of variable 'add_ln69', MatMul/systolic_matmul8x8.cpp:69 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:69) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_1_load_5', MatMul/systolic_matmul8x8.cpp:74) on array 'b[1]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_4_load_7', MatMul/systolic_matmul8x8.cpp:103) on array 'a[4]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_1_addr_1_write_ln69', MatMul/systolic_matmul8x8.cpp:69) of variable 'add_ln69', MatMul/systolic_matmul8x8.cpp:69 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.675 seconds; current allocated memory: 109.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.053 seconds; current allocated memory: 112.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.648 seconds; current allocated memory: 117.815 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 197.336 ; gain = 107.777
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 31.454 seconds; peak allocated memory: 117.815 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:122:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:124:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:129:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:132:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:133:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:134:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:135:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:136:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:137:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:141:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:142:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:143:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:144:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:145:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:146:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:147:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:149:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:151:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:152:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:153:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:154:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:155:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:156:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 178.715 ; gain = 88.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_addr_1_write_ln95', MatMul/systolic_matmul8x8.cpp:95) of variable 'add_ln95', MatMul/systolic_matmul8x8.cpp:95 on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_1_load', MatMul/systolic_matmul8x8.cpp:95) on array 'sum[1]', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_5', MatMul/systolic_matmul8x8.cpp:62) on array 'a[7]', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_6_load_6', MatMul/systolic_matmul8x8.cpp:63) on array 'b[6]', MatMul/systolic_matmul8x8.cpp:44 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_6'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_2_addr_7_write_ln110', MatMul/systolic_matmul8x8.cpp:110) of variable 'add_ln110', MatMul/systolic_matmul8x8.cpp:110 on array 'sum[2]', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.977 seconds; current allocated memory: 106.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 109.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 113.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_a_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_b_7_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 189.520 ; gain = 99.582
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 29.887 seconds; peak allocated memory: 113.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.445 ; gain = 89.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.445 ; gain = 89.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.445 ; gain = 89.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.445 ; gain = 89.254
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:61) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 179.445 ; gain = 89.254
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[1]' (MatMul/systolic_matmul8x8.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[1]' (MatMul/systolic_matmul8x8.cpp:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (MatMul/systolic_matmul8x8.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (MatMul/systolic_matmul8x8.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[2]' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[3]' (MatMul/systolic_matmul8x8.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:122:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:124:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[4]' (MatMul/systolic_matmul8x8.cpp:129:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:132:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:133:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:134:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:135:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:136:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:137:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[5]' (MatMul/systolic_matmul8x8.cpp:138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:141:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:142:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:143:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:144:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:145:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:146:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[6]' (MatMul/systolic_matmul8x8.cpp:147:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:149:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:151:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:152:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:153:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:154:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:155:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[7]' (MatMul/systolic_matmul8x8.cpp:156:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:86:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:87:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:89:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[0]' (MatMul/systolic_matmul8x8.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:96:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum[1]' (MatMul/systolic_matmul8x8.cpp:102:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 525.223 ; gain = 435.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:62 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_6', MatMul/systolic_matmul8x8.cpp:62) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:62 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_6', MatMul/systolic_matmul8x8.cpp:62) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('a_1_addr_2_write_ln62', MatMul/systolic_matmul8x8.cpp:62) of variable 'a_1_load', MatMul/systolic_matmul8x8.cpp:62 on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43 and 'load' operation ('a_1_load_6', MatMul/systolic_matmul8x8.cpp:62) on array 'a[1]', MatMul/systolic_matmul8x8.cpp:43.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 9): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offs==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.719 ; gain = 87.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.719 ; gain = 87.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.719 ; gain = 87.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.719 ; gain = 87.453
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:47) in function 'matmul8x8' partially with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul8x8' (MatMul/matmul8x8.cpp:2)...2048 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 178.719 ; gain = 87.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 192.582 ; gain = 101.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_15', MatMul/matmul8x8.cpp:50) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.878 seconds; current allocated memory: 151.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.348 seconds; current allocated memory: 164.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 5.733 seconds; current allocated memory: 178.047 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:30 . Memory (MB): peak = 326.090 ; gain = 234.824
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 90.28 seconds; peak allocated memory: 178.047 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.578 ; gain = 87.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.578 ; gain = 87.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.578 ; gain = 87.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.578 ; gain = 87.969
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MatMul/matmul8x8.cpp:47) in function 'matmul8x8' partially with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul8x8' (MatMul/matmul8x8.cpp:2)...8192 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 241.297 ; gain = 150.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 329.133 ; gain = 238.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_63', MatMul/matmul8x8.cpp:50) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 132.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 455.947 seconds; current allocated memory: 313.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 373.419 seconds; current allocated memory: 359.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 38.248 seconds; current allocated memory: 403.698 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:04 ; elapsed = 00:16:13 . Memory (MB): peak = 1102.516 ; gain = 1011.906
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 973.86 seconds; peak allocated memory: 403.698 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.287 seconds; current allocated memory: 100.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 101.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 104.496 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 179.430 ; gain = 89.648
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 27.342 seconds; peak allocated memory: 104.496 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/matmul8x8_2.cpp:1:
MatMul/matmul8x8_2.cpp:128:11: error: assigning to 'int' from incompatible type 'int [8]'
 result[i]=sum[i];
          ^~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MatMul/matmul8x8_2.cpp:43) in function 'matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1.1' (MatMul/matmul8x8_2.cpp:43) in function 'matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8_2.cpp:125) in function 'matmul8x8_2' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8_2.cpp:125) in function 'matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:53:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:56:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:59:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:63:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:77:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:82:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:83:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:85:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:86:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:88:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:89:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:90:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:91:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/matmul8x8_2.cpp:122:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln52', MatMul/matmul8x8_2.cpp:52) of variable 'add_ln52', MatMul/matmul8x8_2.cpp:52 on array 'sum', MatMul/matmul8x8_2.cpp:41 and 'load' operation ('sum_load', MatMul/matmul8x8_2.cpp:52) on array 'sum', MatMul/matmul8x8_2.cpp:41.
WARNING: [SCHED 204-68] The II Violation in module 'matmul8x8_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln52', MatMul/matmul8x8_2.cpp:52) of variable 'add_ln52', MatMul/matmul8x8_2.cpp:52 on array 'sum', MatMul/matmul8x8_2.cpp:41 and 'load' operation ('sum_load', MatMul/matmul8x8_2.cpp:52) on array 'sum', MatMul/matmul8x8_2.cpp:41.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_6', MatMul/matmul8x8_2.cpp:58) on array 'sum', MatMul/matmul8x8_2.cpp:41 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.747 seconds; current allocated memory: 102.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 104.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 107.343 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul8x8_2_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 179.172 ; gain = 89.699
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 28.727 seconds; peak allocated memory: 107.343 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.799 seconds; current allocated memory: 98.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 98.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 99.467 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.305 ; gain = 88.020
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 24.365 seconds; peak allocated memory: 99.467 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.746 seconds; current allocated memory: 100.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 101.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 104.579 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 178.816 ; gain = 88.063
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 29.126 seconds; peak allocated memory: 104.579 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/matmul8x8.cpp:42) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/matmul8x8.cpp:122) in function 'matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/matmul8x8.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.576 seconds; current allocated memory: 100.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 101.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 104.586 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 178.465 ; gain = 88.188
INFO: [VHDL 208-304] Generating VHDL RTL for matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 26.465 seconds; peak allocated memory: 104.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:159) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:162) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:163) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:263) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:263) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.169 seconds; current allocated memory: 98.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 98.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 99.650 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.480 ; gain = 88.504
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 23.322 seconds; peak allocated memory: 99.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:195) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:195) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.735 seconds; current allocated memory: 98.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 98.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 99.582 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 178.840 ; gain = 88.406
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 26.85 seconds; peak allocated memory: 99.582 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:85) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:196) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:196) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.625 seconds; current allocated memory: 98.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 98.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 99.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 178.742 ; gain = 88.270
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 25.825 seconds; peak allocated memory: 99.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/systolic_matmul16x16_2ports.cpp:1:
MatMul/systolic_matmul16x16_2ports.cpp:31:3: error: expected expression
  }
  ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:195) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:195) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:132:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:133:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:134:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:135:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:136:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:137:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:141:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:142:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:143:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:144:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:145:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:146:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:149:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:151:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:152:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:153:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:154:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:155:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:158:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:159:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:160:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:161:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:162:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:163:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:164:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:167:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:168:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:169:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:170:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:171:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:172:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:173:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:176:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:177:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:178:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:179:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:180:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:181:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:182:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:185:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:186:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:187:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:188:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:189:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:190:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:191:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 178.746 ; gain = 86.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln131', MatMul/systolic_matmul8x8.cpp:131) of variable 'add_ln131', MatMul/systolic_matmul8x8.cpp:131 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_10', MatMul/systolic_matmul8x8.cpp:131) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln131', MatMul/systolic_matmul8x8.cpp:131) of variable 'add_ln131', MatMul/systolic_matmul8x8.cpp:131 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_10', MatMul/systolic_matmul8x8.cpp:131) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_16', MatMul/systolic_matmul8x8.cpp:137) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.98 seconds; current allocated memory: 106.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 110.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 115.564 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 195.082 ; gain = 102.523
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.611 seconds; peak allocated memory: 115.564 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:121) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:123:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 178.805 ; gain = 88.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln123', MatMul/systolic_matmul8x8.cpp:123) of variable 'add_ln123', MatMul/systolic_matmul8x8.cpp:123 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln123', MatMul/systolic_matmul8x8.cpp:123) of variable 'add_ln123', MatMul/systolic_matmul8x8.cpp:123 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.201 seconds; current allocated memory: 106.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 110.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 115.519 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 194.148 ; gain = 104.176
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.938 seconds; peak allocated memory: 115.519 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.211 ; gain = 88.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_1', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.377 seconds; current allocated memory: 102.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 105.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 108.573 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 178.965 ; gain = 89.008
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 31.158 seconds; peak allocated memory: 108.573 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:42) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:64) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:11) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:11) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:23) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:36) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:45) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:52) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:58) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:66) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:14:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:59:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 179.000 ; gain = 88.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln37', MatMul/systolic_matmul16x16_2ports.cpp:37) of variable 'add_ln37', MatMul/systolic_matmul16x16_2ports.cpp:37 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load', MatMul/systolic_matmul16x16_2ports.cpp:37) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln37', MatMul/systolic_matmul16x16_2ports.cpp:37) of variable 'add_ln37', MatMul/systolic_matmul16x16_2ports.cpp:37 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load', MatMul/systolic_matmul16x16_2ports.cpp:37) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul16x16_2ports.cpp:37) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln59', MatMul/systolic_matmul16x16_2ports.cpp:59) of variable 'add_ln59', MatMul/systolic_matmul16x16_2ports.cpp:59 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load_50', MatMul/systolic_matmul16x16_2ports.cpp:59) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln59', MatMul/systolic_matmul16x16_2ports.cpp:59) of variable 'add_ln59', MatMul/systolic_matmul16x16_2ports.cpp:59 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load_50', MatMul/systolic_matmul16x16_2ports.cpp:59) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul16x16_2ports.cpp:59) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_101', MatMul/systolic_matmul16x16_2ports.cpp:67) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_4_write_ln67', MatMul/systolic_matmul16x16_2ports.cpp:67) of variable 'sum_load_103', MatMul/systolic_matmul16x16_2ports.cpp:67 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.053 seconds; current allocated memory: 105.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 108.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_sum' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 113.973 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul16x16_2bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 192.875 ; gain = 102.645
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 35.779 seconds; peak allocated memory: 113.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:45) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:11) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:11) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:23) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:31) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:38) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:48) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:49) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:63) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:14:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:65:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 179.188 ; gain = 88.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln40', MatMul/systolic_matmul16x16_2ports.cpp:40) of variable 'add_ln40', MatMul/systolic_matmul16x16_2ports.cpp:40 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load', MatMul/systolic_matmul16x16_2ports.cpp:40) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln40', MatMul/systolic_matmul16x16_2ports.cpp:40) of variable 'add_ln40', MatMul/systolic_matmul16x16_2ports.cpp:40 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load', MatMul/systolic_matmul16x16_2ports.cpp:40) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul16x16_2ports.cpp:40) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln65', MatMul/systolic_matmul16x16_2ports.cpp:65) of variable 'add_ln65', MatMul/systolic_matmul16x16_2ports.cpp:65 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load_50', MatMul/systolic_matmul16x16_2ports.cpp:65) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul16x16_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln65', MatMul/systolic_matmul16x16_2ports.cpp:65) of variable 'add_ln65', MatMul/systolic_matmul16x16_2ports.cpp:65 on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 and 'load' operation ('sum_load_50', MatMul/systolic_matmul16x16_2ports.cpp:65) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul16x16_2ports.cpp:65) on array 'sum', MatMul/systolic_matmul16x16_2ports.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.927 seconds; current allocated memory: 105.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 109.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_sum' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 115.096 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul16x16_2bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 194.473 ; gain = 104.035
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 34.182 seconds; peak allocated memory: 115.096 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:121) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul8x8.cpp:130) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:123:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 179.039 ; gain = 87.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln123', MatMul/systolic_matmul8x8.cpp:123) of variable 'add_ln123', MatMul/systolic_matmul8x8.cpp:123 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln123', MatMul/systolic_matmul8x8.cpp:123) of variable 'add_ln123', MatMul/systolic_matmul8x8.cpp:123 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:123) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_101', MatMul/systolic_matmul8x8.cpp:131) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_4_write_ln131', MatMul/systolic_matmul8x8.cpp:131) of variable 'sum_load_103', MatMul/systolic_matmul8x8.cpp:131 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.787 seconds; current allocated memory: 105.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 109.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 114.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 193.590 ; gain = 102.180
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.187 seconds; peak allocated memory: 114.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8_2.cpp:43) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (MatMul/systolic_matmul8x8_2.cpp:127) in function 'sys_matmul8x8_2' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'sum' (MatMul/systolic_matmul8x8_2.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.777 ; gain = 88.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rowA_load_1', MatMul/systolic_matmul8x8_2.cpp:55) on array 'rowA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rowA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.968 seconds; current allocated memory: 102.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 105.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 108.571 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 178.922 ; gain = 89.129
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2.
INFO: [HLS 200-112] Total elapsed time: 30.982 seconds; peak allocated memory: 108.571 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:19) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:41) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:63) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:23) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:29) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:44) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:45) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:65) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:15:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:24:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:25:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:30:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:31:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:46:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:47:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:53:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 179.273 ; gain = 89.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matA_load_2', MatMul/systolic_matmul16x16_2ports.cpp:30) on array 'matA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matA'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_4', MatMul/systolic_matmul16x16_2ports.cpp:24) on array 'a', MatMul/systolic_matmul16x16_2ports.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 51, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_69', MatMul/systolic_matmul16x16_2ports.cpp:46) on array 'a', MatMul/systolic_matmul16x16_2ports.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_1_write_ln66', MatMul/systolic_matmul16x16_2ports.cpp:66) of constant 0 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.632 seconds; current allocated memory: 105.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 107.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_a' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_b' to 'sys_matmul16x16_2cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 110.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.41 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul16x16_2bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 180.613 ; gain = 90.895
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 31.642 seconds; peak allocated memory: 110.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.074 ; gain = 88.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.074 ; gain = 88.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 179.074 ; gain = 88.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 179.074 ; gain = 88.363
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:28) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:49) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:50) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' completely with a factor of 8.
ERROR: [XFORM 203-103] Array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1): partitioned elements number (8248) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.383 ; gain = 87.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.383 ; gain = 87.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.383 ; gain = 87.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.383 ; gain = 87.680
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:28) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:49) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:50) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' completely with a factor of 8.
ERROR: [XFORM 203-103] Array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1): partitioned elements number (8248) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.816 ; gain = 88.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.816 ; gain = 88.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.816 ; gain = 88.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.816 ; gain = 88.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:28) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:49) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:50) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' completely with a factor of 8.
ERROR: [XFORM 203-103] Array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1): partitioned elements number (1031) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:28) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:49) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:50) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-104] Completely partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) accessed through non-constant indices on dimension 2 (MatMul/systolic_matmul16x16_2ports.cpp:51:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:14:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:71:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:15:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:30:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:36:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:58:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 178.660 ; gain = 88.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matB_load_2', MatMul/systolic_matmul16x16_2ports.cpp:36) on array 'matB' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matB'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_4', MatMul/systolic_matmul16x16_2ports.cpp:30) on array 'b', MatMul/systolic_matmul16x16_2ports.cpp:10 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('b_addr_55_write_ln58', MatMul/systolic_matmul16x16_2ports.cpp:58) of constant 0 on array 'b', MatMul/systolic_matmul16x16_2ports.cpp:10 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.631 seconds; current allocated memory: 123.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.993 seconds; current allocated memory: 129.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_32' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_33' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_34' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_35' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_36' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_37' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_38' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_39' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_40' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_41' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_42' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_43' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_44' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_45' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_46' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_47' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_48' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_49' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_50' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_51' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_52' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_53' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_54' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_55' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_56' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_57' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_58' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_59' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_60' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_61' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_62' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_63' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_64' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_65' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_66' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_67' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_68' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_69' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_70' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_71' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_72' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_73' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_74' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_75' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_76' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_77' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_78' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_79' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_80' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_81' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_82' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_83' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_84' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_85' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_86' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_87' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_88' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_89' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_90' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_91' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_92' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_93' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_94' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_95' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_96' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_97' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_98' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_99' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_100' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_101' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_102' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_103' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_104' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_105' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_106' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_107' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_108' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_109' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_110' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_111' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_112' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_113' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_114' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_115' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_116' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_117' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_118' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_119' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_120' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_121' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_122' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_123' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_124' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_125' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_126' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_127' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_128' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_129' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_130' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_131' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_132' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_133' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_134' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_135' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_136' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_137' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_138' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_139' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_140' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_141' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_142' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_143' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_144' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_145' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_146' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_147' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_148' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_149' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_150' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_151' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_152' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_153' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_154' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_155' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_156' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_157' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_158' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_159' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_160' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_161' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_162' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_163' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_164' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_165' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_166' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_167' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_168' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_169' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_170' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_171' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_172' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_173' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_174' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_175' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_176' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_177' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_178' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_179' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_180' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_181' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_182' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_183' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_184' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_185' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_186' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_187' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_188' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_189' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_190' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_191' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_192' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_193' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_194' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_195' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_196' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_197' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_198' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_199' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_200' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_201' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_202' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_203' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_204' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_205' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_206' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_207' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_208' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_209' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_210' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_211' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_212' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_213' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_214' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_215' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_216' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_217' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_218' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_219' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_220' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_221' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_222' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_223' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_224' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_225' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_226' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_227' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_228' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_229' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_230' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_231' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_232' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_233' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_234' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_235' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_236' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_237' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_238' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_239' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_240' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_241' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_242' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_243' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_244' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_245' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_246' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_247' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_248' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_249' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_250' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_251' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_252' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_253' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_254' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_255' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_256' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_257' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_258' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_259' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_260' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_261' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_262' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_263' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_264' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_265' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_266' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_267' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_268' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_269' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_270' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_271' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_272' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_273' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_274' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_275' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_276' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_277' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_278' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_279' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_280' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_281' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_282' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_283' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_284' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_285' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_286' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_287' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_288' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_289' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_290' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_291' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_292' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_293' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_294' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_295' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_296' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_297' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_298' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_299' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_300' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_301' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_302' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_303' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_304' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_305' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_306' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_307' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_308' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_309' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_310' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_311' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_312' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_313' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_314' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_315' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_316' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_317' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_318' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_319' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_320' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_321' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_322' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_323' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_324' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_325' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_326' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_327' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_328' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_329' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_330' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_331' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_332' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_333' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_334' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_335' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_336' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_337' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_338' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_339' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_340' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_341' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_342' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_343' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_344' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_345' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_346' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_347' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_348' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_349' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_350' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_351' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_352' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_353' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_354' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_355' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_356' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_357' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_358' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_359' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_360' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_361' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_362' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_363' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_364' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_365' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_366' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_367' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_368' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_369' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_370' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_371' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_372' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_373' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_374' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_375' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_376' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_377' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_378' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_379' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_380' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_381' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_382' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_383' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_384' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_385' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_386' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_387' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_388' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_389' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_390' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_391' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_392' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_393' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_394' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_395' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_396' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_397' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_398' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_399' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_400' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_401' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_402' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_403' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_404' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_405' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_406' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_407' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_408' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_409' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_410' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_411' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_412' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_413' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_414' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_415' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_416' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_417' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_418' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_419' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_420' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_421' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_422' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_423' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_424' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_425' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_426' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_427' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_428' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_429' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_430' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_431' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_432' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_433' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_434' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_435' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_436' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_437' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_438' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_439' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_440' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_441' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_442' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_443' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_444' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_445' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_446' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_447' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_448' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_449' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_450' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_451' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_452' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_453' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_454' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_455' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_456' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_457' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_458' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_459' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_460' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_461' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_462' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_463' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_464' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_465' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_466' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_467' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_468' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_469' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_470' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_471' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_472' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_473' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_474' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_475' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_476' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_477' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_478' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_479' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_480' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_481' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_482' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_483' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_484' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_485' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_486' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_487' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_488' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_489' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_490' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_491' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_492' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_493' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_494' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_495' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_496' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_497' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_498' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_499' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_500' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_501' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_502' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_503' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_504' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_505' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_506' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_507' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_508' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_509' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_510' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_511' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_512' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_513' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_514' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_515' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_516' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_517' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_518' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_519' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_520' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_521' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_522' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_523' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_524' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_525' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_526' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_527' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_528' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_529' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_530' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_531' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_532' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_533' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_534' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_535' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_536' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_537' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_538' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_539' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_540' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_541' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_542' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_543' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_544' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_545' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_546' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_547' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_548' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_549' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_550' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_551' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_552' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_553' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_554' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_555' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_556' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_557' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_558' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_559' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_560' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_561' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_562' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_563' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_564' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_565' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_566' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_567' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_568' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_569' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_570' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_571' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_572' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_573' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_574' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_575' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_576' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_577' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_578' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_579' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_580' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_581' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_582' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_583' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_584' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_585' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_586' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_587' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_588' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_589' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_590' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_591' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_592' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_593' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_594' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_595' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_596' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_597' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_598' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_599' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_600' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_601' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_602' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_603' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_604' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_605' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_606' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_607' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_608' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_609' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_610' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_611' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_612' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_613' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_614' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_615' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_616' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_617' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_618' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_619' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_620' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_621' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_622' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_623' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_624' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_625' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_626' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_627' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_628' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_629' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_630' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_631' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_632' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_633' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_634' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_635' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_636' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_637' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_638' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_639' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_640' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_641' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_642' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_643' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_644' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_645' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_646' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_647' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_648' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_649' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_650' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_651' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_652' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_653' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_654' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_655' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_656' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_657' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_658' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_659' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_660' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_661' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_662' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_663' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_664' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_665' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_666' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_667' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_668' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_669' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_670' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_671' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_672' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_673' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_674' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_675' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_676' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_677' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_678' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_679' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_680' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_681' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_682' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_683' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_684' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_685' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_686' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_687' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_688' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_689' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_690' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_691' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_692' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_693' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_694' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_695' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_696' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_697' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_698' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_699' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_700' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_701' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_702' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_703' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_704' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_705' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_706' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_707' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_708' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_709' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_710' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_711' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_712' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_713' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_714' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_715' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_716' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_717' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_718' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_719' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_720' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_721' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_722' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_723' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_724' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_725' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_726' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_727' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_728' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_729' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_730' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_731' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_732' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_733' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_734' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_735' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_736' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_737' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_738' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_739' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_740' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_741' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_742' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_743' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_744' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_745' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_746' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_747' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_748' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_749' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_750' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_751' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_752' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_753' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_754' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_755' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_756' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_757' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_758' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_759' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_760' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_761' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_762' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_763' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_764' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_765' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_766' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_767' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_768' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_769' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_770' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_771' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_772' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_773' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_774' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_775' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_776' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_777' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_778' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_779' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_780' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_781' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_782' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_783' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_784' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_785' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_786' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_787' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_788' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_789' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_790' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_791' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_792' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_793' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_794' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_795' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_796' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_797' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_798' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_799' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_800' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_801' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_802' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_803' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_804' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_805' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_806' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_807' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_808' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_809' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_810' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_811' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_812' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_813' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_814' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_815' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_816' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_817' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_818' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_819' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_820' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_821' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_822' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_823' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_824' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_825' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_826' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_827' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_828' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_829' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_830' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_831' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_832' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_833' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_834' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_835' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_836' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_837' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_838' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_839' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_840' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_841' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_842' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_843' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_844' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_845' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_846' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_847' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_848' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_849' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_850' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_851' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_852' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_853' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_854' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_855' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_856' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_857' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_858' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_859' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_860' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_861' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_862' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_863' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_864' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_865' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_866' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_867' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_868' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_869' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_870' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_871' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_872' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_873' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_874' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_875' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_876' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_877' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_878' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_879' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_880' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_881' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_882' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_883' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_884' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_885' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_886' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_887' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_888' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_889' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_890' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_891' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_892' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_893' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_894' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_895' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_896' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_897' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_898' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_899' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_900' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_901' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_902' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_903' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_904' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_905' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_906' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_907' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_908' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_909' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_910' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_911' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_912' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_913' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_914' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_915' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_916' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_917' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_918' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_919' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_920' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_921' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_922' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_923' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_924' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_925' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_926' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_927' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_928' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_929' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_930' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_931' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_932' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_933' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_934' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_935' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_936' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_937' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_938' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_939' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_940' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_941' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_942' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_943' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_944' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_945' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_946' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_947' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_948' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_949' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_950' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_951' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_952' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_953' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_954' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_955' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_956' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_957' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_958' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_959' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_960' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_961' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_962' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_963' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_964' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_965' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_966' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_967' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_968' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_969' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_970' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_971' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_972' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_973' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_974' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_975' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_976' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_977' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_978' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_979' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_980' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_981' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_982' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_983' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_984' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_985' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_986' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_987' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_988' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_989' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_990' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_991' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_992' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_993' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_994' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_995' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_996' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_997' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_998' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_999' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1000' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1001' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1002' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1003' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1004' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1005' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1006' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1007' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1008' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1009' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1010' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1011' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1012' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1013' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1014' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1015' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1016' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1017' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1018' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1019' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1020' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1021' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1022' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1023' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matA_8', 'matA_9', 'matA_10', 'matA_11', 'matA_12', 'matA_13', 'matA_14', 'matA_15', 'matA_16', 'matA_17', 'matA_18', 'matA_19', 'matA_20', 'matA_21', 'matA_22', 'matA_23', 'matA_24', 'matA_25', 'matA_26', 'matA_27', 'matA_28', 'matA_29', 'matA_30', 'matA_31', 'matA_32', 'matA_33', 'matA_34', 'matA_35', 'matA_36', 'matA_37', 'matA_38', 'matA_39', 'matA_40', 'matA_41', 'matA_42', 'matA_43', 'matA_44', 'matA_45', 'matA_46', 'matA_47', 'matA_48', 'matA_49', 'matA_50', 'matA_51', 'matA_52', 'matA_53', 'matA_54', 'matA_55', 'matA_56', 'matA_57', 'matA_58', 'matA_59', 'matA_60', 'matA_61', 'matA_62', 'matA_63', 'matA_64', 'matA_65', 'matA_66', 'matA_67', 'matA_68', 'matA_69', 'matA_70', 'matA_71', 'matA_72', 'matA_73', 'matA_74', 'matA_75', 'matA_76', 'matA_77', 'matA_78', 'matA_79', 'matA_80', 'matA_81', 'matA_82', 'matA_83', 'matA_84', 'matA_85', 'matA_86', 'matA_87', 'matA_88', 'matA_89', 'matA_90', 'matA_91', 'matA_92', 'matA_93', 'matA_94', 'matA_95', 'matA_96', 'matA_97', 'matA_98', 'matA_99', 'matA_100', 'matA_101', 'matA_102', 'matA_103', 'matA_104', 'matA_105', 'matA_106', 'matA_107', 'matA_108', 'matA_109', 'matA_110', 'matA_111', 'matA_112', 'matA_113', 'matA_114', 'matA_115', 'matA_116', 'matA_117', 'matA_118', 'matA_119', 'matA_120', 'matA_121', 'matA_122', 'matA_123', 'matA_124', 'matA_125', 'matA_126', 'matA_127', 'matA_128', 'matA_129', 'matA_130', 'matA_131', 'matA_132', 'matA_133', 'matA_134', 'matA_135', 'matA_136', 'matA_137', 'matA_138', 'matA_139', 'matA_140', 'matA_141', 'matA_142', 'matA_143', 'matA_144', 'matA_145', 'matA_146', 'matA_147', 'matA_148', 'matA_149', 'matA_150', 'matA_151', 'matA_152', 'matA_153', 'matA_154', 'matA_155', 'matA_156', 'matA_157', 'matA_158', 'matA_159', 'matA_160', 'matA_161', 'matA_162', 'matA_163', 'matA_164', 'matA_165', 'matA_166', 'matA_167', 'matA_168', 'matA_169', 'matA_170', 'matA_171', 'matA_172', 'matA_173', 'matA_174', 'matA_175', 'matA_176', 'matA_177', 'matA_178', 'matA_179', 'matA_180', 'matA_181', 'matA_182', 'matA_183', 'matA_184', 'matA_185', 'matA_186', 'matA_187', 'matA_188', 'matA_189', 'matA_190', 'matA_191', 'matA_192', 'matA_193', 'matA_194', 'matA_195', 'matA_196', 'matA_197', 'matA_198', 'matA_199', 'matA_200', 'matA_201', 'matA_202', 'matA_203', 'matA_204', 'matA_205', 'matA_206', 'matA_207', 'matA_208', 'matA_209', 'matA_210', 'matA_211', 'matA_212', 'matA_213', 'matA_214', 'matA_215', 'matA_216', 'matA_217', 'matA_218', 'matA_219', 'matA_220', 'matA_221', 'matA_222', 'matA_223', 'matA_224', 'matA_225', 'matA_226', 'matA_227', 'matA_228', 'matA_229', 'matA_230', 'matA_231', 'matA_232', 'matA_233', 'matA_234', 'matA_235', 'matA_236', 'matA_237', 'matA_238', 'matA_239', 'matA_240', 'matA_241', 'matA_242', 'matA_243', 'matA_244', 'matA_245', 'matA_246', 'matA_247', 'matA_248', 'matA_249', 'matA_250', 'matA_251', 'matA_252', 'matA_253', 'matA_254', 'matA_255', 'matA_256', 'matA_257', 'matA_258', 'matA_259', 'matA_260', 'matA_261', 'matA_262', 'matA_263', 'matA_264', 'matA_265', 'matA_266', 'matA_267', 'matA_268', 'matA_269', 'matA_270', 'matA_271', 'matA_272', 'matA_273', 'matA_274', 'matA_275', 'matA_276', 'matA_277', 'matA_278', 'matA_279', 'matA_280', 'matA_281', 'matA_282', 'matA_283', 'matA_284', 'matA_285', 'matA_286', 'matA_287', 'matA_288', 'matA_289', 'matA_290', 'matA_291', 'matA_292', 'matA_293', 'matA_294', 'matA_295', 'matA_296', 'matA_297', 'matA_298', 'matA_299', 'matA_300', 'matA_301', 'matA_302', 'matA_303', 'matA_304', 'matA_305', 'matA_306', 'matA_307', 'matA_308', 'matA_309', 'matA_310', 'matA_311', 'matA_312', 'matA_313', 'matA_314', 'matA_315', 'matA_316', 'matA_317', 'matA_318', 'matA_319', 'matA_320', 'matA_321', 'matA_322', 'matA_323', 'matA_324', 'matA_325', 'matA_326', 'matA_327', 'matA_328', 'matA_329', 'matA_330', 'matA_331', 'matA_332', 'matA_333', 'matA_334', 'matA_335', 'matA_336', 'matA_337', 'matA_338', 'matA_339', 'matA_340', 'matA_341', 'matA_342', 'matA_343', 'matA_344', 'matA_345', 'matA_346', 'matA_347', 'matA_348', 'matA_349', 'matA_350', 'matA_351', 'matA_352', 'matA_353', 'matA_354', 'matA_355', 'matA_356', 'matA_357', 'matA_358', 'matA_359', 'matA_360', 'matA_361', 'matA_362', 'matA_363', 'matA_364', 'matA_365', 'matA_366', 'matA_367', 'matA_368', 'matA_369', 'matA_370', 'matA_371', 'matA_372', 'matA_373', 'matA_374', 'matA_375', 'matA_376', 'matA_377', 'matA_378', 'matA_379', 'matA_380', 'matA_381', 'matA_382', 'matA_383', 'matA_384', 'matA_385', 'matA_386', 'matA_387', 'matA_388', 'matA_389', 'matA_390', 'matA_391', 'matA_392', 'matA_393', 'matA_394', 'matA_395', 'matA_396', 'matA_397', 'matA_398', 'matA_399', 'matA_400', 'matA_401', 'matA_402', 'matA_403', 'matA_404', 'matA_405', 'matA_406', 'matA_407', 'matA_408', 'matA_409', 'matA_410', 'matA_411', 'matA_412', 'matA_413', 'matA_414', 'matA_415', 'matA_416', 'matA_417', 'matA_418', 'matA_419', 'matA_420', 'matA_421', 'matA_422', 'matA_423', 'matA_424', 'matA_425', 'matA_426', 'matA_427', 'matA_428', 'matA_429', 'matA_430', 'matA_431', 'matA_432', 'matA_433', 'matA_434', 'matA_435', 'matA_436', 'matA_437', 'matA_438', 'matA_439', 'matA_440', 'matA_441', 'matA_442', 'matA_443', 'matA_444', 'matA_445', 'matA_446', 'matA_447', 'matA_448', 'matA_449', 'matA_450', 'matA_451', 'matA_452', 'matA_453', 'matA_454', 'matA_455', 'matA_456', 'matA_457', 'matA_458', 'matA_459', 'matA_460', 'matA_461', 'matA_462', 'matA_463', 'matA_464', 'matA_465', 'matA_466', 'matA_467', 'matA_468', 'matA_469', 'matA_470', 'matA_471', 'matA_472', 'matA_473', 'matA_474', 'matA_475', 'matA_476', 'matA_477', 'matA_478', 'matA_479', 'matA_480', 'matA_481', 'matA_482', 'matA_483', 'matA_484', 'matA_485', 'matA_486', 'matA_487', 'matA_488', 'matA_489', 'matA_490', 'matA_491', 'matA_492', 'matA_493', 'matA_494', 'matA_495', 'matA_496', 'matA_497', 'matA_498', 'matA_499', 'matA_500', 'matA_501', 'matA_502', 'matA_503', 'matA_504', 'matA_505', 'matA_506', 'matA_507', 'matA_508', 'matA_509', 'matA_510', 'matA_511', 'matA_512', 'matA_513', 'matA_514', 'matA_515', 'matA_516', 'matA_517', 'matA_518', 'matA_519', 'matA_520', 'matA_521', 'matA_522', 'matA_523', 'matA_524', 'matA_525', 'matA_526', 'matA_527', 'matA_528', 'matA_529', 'matA_530', 'matA_531', 'matA_532', 'matA_533', 'matA_534', 'matA_535', 'matA_536', 'matA_537', 'matA_538', 'matA_539', 'matA_540', 'matA_541', 'matA_542', 'matA_543', 'matA_544', 'matA_545', 'matA_546', 'matA_547', 'matA_548', 'matA_549', 'matA_550', 'matA_551', 'matA_552', 'matA_553', 'matA_554', 'matA_555', 'matA_556', 'matA_557', 'matA_558', 'matA_559', 'matA_560', 'matA_561', 'matA_562', 'matA_563', 'matA_564', 'matA_565', 'matA_566', 'matA_567', 'matA_568', 'matA_569', 'matA_570', 'matA_571', 'matA_572', 'matA_573', 'matA_574', 'matA_575', 'matA_576', 'matA_577', 'matA_578', 'matA_579', 'matA_580', 'matA_581', 'matA_582', 'matA_583', 'matA_584', 'matA_585', 'matA_586', 'matA_587', 'matA_588', 'matA_589', 'matA_590', 'matA_591', 'matA_592', 'matA_593', 'matA_594', 'matA_595', 'matA_596', 'matA_597', 'matA_598', 'matA_599', 'matA_600', 'matA_601', 'matA_602', 'matA_603', 'matA_604', 'matA_605', 'matA_606', 'matA_607', 'matA_608', 'matA_609', 'matA_610', 'matA_611', 'matA_612', 'matA_613', 'matA_614', 'matA_615', 'matA_616', 'matA_617', 'matA_618', 'matA_619', 'matA_620', 'matA_621', 'matA_622', 'matA_623', 'matA_624', 'matA_625', 'matA_626', 'matA_627', 'matA_628', 'matA_629', 'matA_630', 'matA_631', 'matA_632', 'matA_633', 'matA_634', 'matA_635', 'matA_636', 'matA_637', 'matA_638', 'matA_639', 'matA_640', 'matA_641', 'matA_642', 'matA_643', 'matA_644', 'matA_645', 'matA_646', 'matA_647', 'matA_648', 'matA_649', 'matA_650', 'matA_651', 'matA_652', 'matA_653', 'matA_654', 'matA_655', 'matA_656', 'matA_657', 'matA_658', 'matA_659', 'matA_660', 'matA_661', 'matA_662', 'matA_663', 'matA_664', 'matA_665', 'matA_666', 'matA_667', 'matA_668', 'matA_669', 'matA_670', 'matA_671', 'matA_672', 'matA_673', 'matA_674', 'matA_675', 'matA_676', 'matA_677', 'matA_678', 'matA_679', 'matA_680', 'matA_681', 'matA_682', 'matA_683', 'matA_684', 'matA_685', 'matA_686', 'matA_687', 'matA_688', 'matA_689', 'matA_690', 'matA_691', 'matA_692', 'matA_693', 'matA_694', 'matA_695', 'matA_696', 'matA_697', 'matA_698', 'matA_699', 'matA_700', 'matA_701', 'matA_702', 'matA_703', 'matA_704', 'matA_705', 'matA_706', 'matA_707', 'matA_708', 'matA_709', 'matA_710', 'matA_711', 'matA_712', 'matA_713', 'matA_714', 'matA_715', 'matA_716', 'matA_717', 'matA_718', 'matA_719', 'matA_720', 'matA_721', 'matA_722', 'matA_723', 'matA_724', 'matA_725', 'matA_726', 'matA_727', 'matA_728', 'matA_729', 'matA_730', 'matA_731', 'matA_732', 'matA_733', 'matA_734', 'matA_735', 'matA_736', 'matA_737', 'matA_738', 'matA_739', 'matA_740', 'matA_741', 'matA_742', 'matA_743', 'matA_744', 'matA_745', 'matA_746', 'matA_747', 'matA_748', 'matA_749', 'matA_750', 'matA_751', 'matA_752', 'matA_753', 'matA_754', 'matA_755', 'matA_756', 'matA_757', 'matA_758', 'matA_759', 'matA_760', 'matA_761', 'matA_762', 'matA_763', 'matA_764', 'matA_765', 'matA_766', 'matA_767', 'matA_768', 'matA_769', 'matA_770', 'matA_771', 'matA_772', 'matA_773', 'matA_774', 'matA_775', 'matA_776', 'matA_777', 'matA_778', 'matA_779', 'matA_780', 'matA_781', 'matA_782', 'matA_783', 'matA_784', 'matA_785', 'matA_786', 'matA_787', 'matA_788', 'matA_789', 'matA_790', 'matA_791', 'matA_792', 'matA_793', 'matA_794', 'matA_795', 'matA_796', 'matA_797', 'matA_798', 'matA_799', 'matA_800', 'matA_801', 'matA_802', 'matA_803', 'matA_804', 'matA_805', 'matA_806', 'matA_807', 'matA_808', 'matA_809', 'matA_810', 'matA_811', 'matA_812', 'matA_813', 'matA_814', 'matA_815', 'matA_816', 'matA_817', 'matA_818', 'matA_819', 'matA_820', 'matA_821', 'matA_822', 'matA_823', 'matA_824', 'matA_825', 'matA_826', 'matA_827', 'matA_828', 'matA_829', 'matA_830', 'matA_831', 'matA_832', 'matA_833', 'matA_834', 'matA_835', 'matA_836', 'matA_837', 'matA_838', 'matA_839', 'matA_840', 'matA_841', 'matA_842', 'matA_843', 'matA_844', 'matA_845', 'matA_846', 'matA_847', 'matA_848', 'matA_849', 'matA_850', 'matA_851', 'matA_852', 'matA_853', 'matA_854', 'matA_855', 'matA_856', 'matA_857', 'matA_858', 'matA_859', 'matA_860', 'matA_861', 'matA_862', 'matA_863', 'matA_864', 'matA_865', 'matA_866', 'matA_867', 'matA_868', 'matA_869', 'matA_870', 'matA_871', 'matA_872', 'matA_873', 'matA_874', 'matA_875', 'matA_876', 'matA_877', 'matA_878', 'matA_879', 'matA_880', 'matA_881', 'matA_882', 'matA_883', 'matA_884', 'matA_885', 'matA_886', 'matA_887', 'matA_888', 'matA_889', 'matA_890', 'matA_891', 'matA_892', 'matA_893', 'matA_894', 'matA_895', 'matA_896', 'matA_897', 'matA_898', 'matA_899', 'matA_900', 'matA_901', 'matA_902', 'matA_903', 'matA_904', 'matA_905', 'matA_906', 'matA_907', 'matA_908', 'matA_909', 'matA_910', 'matA_911', 'matA_912', 'matA_913', 'matA_914', 'matA_915', 'matA_916', 'matA_917', 'matA_918', 'matA_919', 'matA_920', 'matA_921', 'matA_922', 'matA_923', 'matA_924', 'matA_925', 'matA_926', 'matA_927', 'matA_928', 'matA_929', 'matA_930', 'matA_931', 'matA_932', 'matA_933', 'matA_934', 'matA_935', 'matA_936', 'matA_937', 'matA_938', 'matA_939', 'matA_940', 'matA_941', 'matA_942', 'matA_943', 'matA_944', 'matA_945', 'matA_946', 'matA_947', 'matA_948', 'matA_949', 'matA_950', 'matA_951', 'matA_952', 'matA_953', 'matA_954', 'matA_955', 'matA_956', 'matA_957', 'matA_958', 'matA_959', 'matA_960', 'matA_961', 'matA_962', 'matA_963', 'matA_964', 'matA_965', 'matA_966', 'matA_967', 'matA_968', 'matA_969', 'matA_970', 'matA_971', 'matA_972', 'matA_973', 'matA_974', 'matA_975', 'matA_976', 'matA_977', 'matA_978', 'matA_979', 'matA_980', 'matA_981', 'matA_982', 'matA_983', 'matA_984', 'matA_985', 'matA_986', 'matA_987', 'matA_988', 'matA_989', 'matA_990', 'matA_991', 'matA_992', 'matA_993', 'matA_994', 'matA_995', 'matA_996', 'matA_997', 'matA_998', 'matA_999', 'matA_1000', 'matA_1001', 'matA_1002', 'matA_1003', 'matA_1004', 'matA_1005', 'matA_1006', 'matA_1007', 'matA_1008', 'matA_1009', 'matA_1010', 'matA_1011', 'matA_1012', 'matA_1013', 'matA_1014', 'matA_1015', 'matA_1016', 'matA_1017', 'matA_1018', 'matA_1019', 'matA_1020', 'matA_1021', 'matA_1022', 'matA_1023', 'matB', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_b' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 23.833 seconds; current allocated memory: 139.277 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.41 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul16x16_2bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:56 ; elapsed = 00:02:32 . Memory (MB): peak = 292.867 ; gain = 202.512
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 152.185 seconds; peak allocated memory: 158.395 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:88) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:123) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:117) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul8x8.cpp:125) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:49:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:50:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:60:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:69:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:73:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:77:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:93:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:94:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:118:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 179.086 ; gain = 88.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln118', MatMul/systolic_matmul8x8.cpp:118) of variable 'add_ln118', MatMul/systolic_matmul8x8.cpp:118 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_1', MatMul/systolic_matmul8x8.cpp:118) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln118', MatMul/systolic_matmul8x8.cpp:118) of variable 'add_ln118', MatMul/systolic_matmul8x8.cpp:118 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_1', MatMul/systolic_matmul8x8.cpp:118) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_8', MatMul/systolic_matmul8x8.cpp:93) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_52', MatMul/systolic_matmul8x8.cpp:126) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_4_write_ln126', MatMul/systolic_matmul8x8.cpp:126) of variable 'sum_load_54', MatMul/systolic_matmul8x8.cpp:126 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.904 seconds; current allocated memory: 106.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.082 seconds; current allocated memory: 109.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.439 seconds; current allocated memory: 114.414 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 190.207 ; gain = 99.848
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.787 seconds; peak allocated memory: 114.414 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:89) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:124) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:118) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:84:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:119:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.160 ; gain = 87.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln119', MatMul/systolic_matmul8x8.cpp:119) of variable 'add_ln119', MatMul/systolic_matmul8x8.cpp:119 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:119) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln119', MatMul/systolic_matmul8x8.cpp:119) of variable 'add_ln119', MatMul/systolic_matmul8x8.cpp:119 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:119) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:119) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_101', MatMul/systolic_matmul8x8.cpp:127) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_4_write_ln127', MatMul/systolic_matmul8x8.cpp:127) of variable 'sum_load_103', MatMul/systolic_matmul8x8.cpp:127 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.057 seconds; current allocated memory: 105.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 109.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.419 seconds; current allocated memory: 114.542 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 193.102 ; gain = 101.609
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 32.738 seconds; peak allocated memory: 114.542 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:89) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:118) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:124) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:124) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:49:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:50:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:60:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:69:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:77:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:80:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:84:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:94:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:100:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul8x8.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul8x8.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:119:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 178.570 ; gain = 89.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_1_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_1_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_6', MatMul/systolic_matmul8x8.cpp:60) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_39_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84_38', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_10_write_ln119', MatMul/systolic_matmul8x8.cpp:119) of variable 'add_ln119', MatMul/systolic_matmul8x8.cpp:119 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_64', MatMul/systolic_matmul8x8.cpp:119) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_10_write_ln119', MatMul/systolic_matmul8x8.cpp:119) of variable 'add_ln119', MatMul/systolic_matmul8x8.cpp:119 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_64', MatMul/systolic_matmul8x8.cpp:119) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_62', MatMul/systolic_matmul8x8.cpp:94) on array 'a', MatMul/systolic_matmul8x8.cpp:43 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.444 seconds; current allocated memory: 110.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 114.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2.034 seconds; current allocated memory: 121.486 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 204.477 ; gain = 115.246
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 38.502 seconds; peak allocated memory: 121.486 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.844 ; gain = 89.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.172 seconds; current allocated memory: 106.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 110.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 115.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 195.277 ; gain = 105.734
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 32.734 seconds; peak allocated memory: 115.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:151) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:154) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:155) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:247) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:247) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:84:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:93:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:94:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:96:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:97:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:98:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:99:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:101:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:106:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:129:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:133:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:134:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:135:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:136:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:137:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:139:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:141:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:142:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:143:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:144:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:145:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:146:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:147:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:189:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:190:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:191:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:192:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:193:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:194:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:195:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:197:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:202:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:203:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:205:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:206:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:207:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:208:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:209:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:210:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:211:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:213:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:214:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:215:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:216:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:217:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:218:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:219:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:221:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:224:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:225:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:226:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:227:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:229:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:230:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:231:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:232:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:233:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:234:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:235:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:237:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:238:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:239:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:240:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:241:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:242:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:243:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 178.988 ; gain = 89.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln84', MatMul/systolic_matmul8x8.cpp:84) of variable 'add_ln84', MatMul/systolic_matmul8x8.cpp:84 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:99) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln189', MatMul/systolic_matmul8x8.cpp:189) of variable 'add_ln189', MatMul/systolic_matmul8x8.cpp:189 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:189) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln189', MatMul/systolic_matmul8x8.cpp:189) of variable 'add_ln189', MatMul/systolic_matmul8x8.cpp:189 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:189) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:195) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.591 seconds; current allocated memory: 106.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 110.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 115.686 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 195.348 ; gain = 105.645
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 35.211 seconds; peak allocated memory: 115.686 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.520 ; gain = 88.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.567 seconds; current allocated memory: 106.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 110.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 115.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 194.605 ; gain = 104.973
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.593 seconds; peak allocated memory: 115.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.582 ; gain = 88.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln122', MatMul/systolic_matmul8x8.cpp:122) of variable 'add_ln122', MatMul/systolic_matmul8x8.cpp:122 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln122', MatMul/systolic_matmul8x8.cpp:122) of variable 'add_ln122', MatMul/systolic_matmul8x8.cpp:122 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.378 seconds; current allocated memory: 106.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 110.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 115.533 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 194.398 ; gain = 104.121
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.312 seconds; peak allocated memory: 115.533 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/systolic_matmul8x8.cpp:1:
MatMul/systolic_matmul8x8.cpp:84:20: error: expected ';' at end of declaration
   int temp= sum[i]
                   ^
                   ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.523 ; gain = 88.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln85', MatMul/systolic_matmul8x8.cpp:85) of variable 'add_ln85', MatMul/systolic_matmul8x8.cpp:85 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_14', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_57', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_57', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_63', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.34 seconds; current allocated memory: 106.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 110.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 115.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 194.961 ; gain = 104.664
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 34.321 seconds; peak allocated memory: 115.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 178.926 ; gain = 88.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln86', MatMul/systolic_matmul8x8.cpp:86) of variable 'add_ln86', MatMul/systolic_matmul8x8.cpp:86 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_14', MatMul/systolic_matmul8x8.cpp:84) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln122', MatMul/systolic_matmul8x8.cpp:122) of variable 'add_ln122', MatMul/systolic_matmul8x8.cpp:122 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_57', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln122', MatMul/systolic_matmul8x8.cpp:122) of variable 'add_ln122', MatMul/systolic_matmul8x8.cpp:122 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_57', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_63', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.523 seconds; current allocated memory: 106.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 110.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 115.534 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 195.066 ; gain = 105.129
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 35.268 seconds; peak allocated memory: 115.534 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 88.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 88.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 88.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.988 ; gain = 88.586
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.988 ; gain = 88.586
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 178.988 ; gain = 88.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln121', MatMul/systolic_matmul8x8.cpp:121) of variable 'add_ln121', MatMul/systolic_matmul8x8.cpp:121 on array 'sum', MatMul/systolic_matmul8x8.cpp:42 and 'load' operation ('sum_load_50', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_56', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.755 seconds; current allocated memory: 107.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 111.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.616 seconds; current allocated memory: 119.401 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 200.227 ; gain = 109.824
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 36.221 seconds; peak allocated memory: 119.401 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.465 ; gain = 88.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.465 ; gain = 88.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.465 ; gain = 88.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.465 ; gain = 88.305
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:126) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.465 ; gain = 88.305
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:121:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 178.465 ; gain = 88.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_52', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.546 seconds; current allocated memory: 108.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.027 seconds; current allocated memory: 113.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 122.587 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 206.383 ; gain = 116.223
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 38.737 seconds; peak allocated memory: 122.587 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.656 ; gain = 87.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.656 ; gain = 87.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.656 ; gain = 87.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.656 ; gain = 87.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 178.656 ; gain = 87.172
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 178.656 ; gain = 87.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_52', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.333 seconds; current allocated memory: 108.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.039 seconds; current allocated memory: 113.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2.061 seconds; current allocated memory: 122.647 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 206.539 ; gain = 115.055
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 42.549 seconds; peak allocated memory: 122.647 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.516 ; gain = 89.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.516 ; gain = 89.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 179.516 ; gain = 89.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 179.516 ; gain = 89.723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:55) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:90) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:45) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:58) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:83) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:93) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:119) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:127) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 179.516 ; gain = 89.723
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:85:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 179.516 ; gain = 89.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/systolic_matmul8x8.cpp:85) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_52', MatMul/systolic_matmul8x8.cpp:121) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.585 seconds; current allocated memory: 108.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 113.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.805 seconds; current allocated memory: 122.606 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 206.430 ; gain = 116.637
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 41.87 seconds; peak allocated memory: 122.606 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.016 ; gain = 88.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.016 ; gain = 88.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.016 ; gain = 88.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.016 ; gain = 88.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:45) automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul8x8.cpp:132:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 179.016 ; gain = 88.430
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].2' (MatMul/systolic_matmul8x8.cpp:122:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] F==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.316 ; gain = 88.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.316 ; gain = 88.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.316 ; gain = 88.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.316 ; gain = 88.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:45) automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul8x8.cpp:132:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 178.316 ; gain = 88.734
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[63]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[53]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[59]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[62]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[55]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[60]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[47]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[52]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[58]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[51]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[54]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[49]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[50]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[57]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[61]' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[19].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[9].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[12].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[15].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[27].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[28].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[26].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[29].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[30].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[23].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[13].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[31].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[22].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[18].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[25].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[33].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[17].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[14].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[20].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[10].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[21].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[11].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[38].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[39].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[45].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[42].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[41].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[34].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[46].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[44].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[36].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[43].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[35].1' (MatMul/systolic_matmul8x8.cpp:86:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[37].1' (MatMul/systolic_matmul8x8.cpp:86==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.672 ; gain = 88.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.672 ; gain = 88.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.672 ; gain = 88.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.672 ; gain = 88.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 178.672 ; gain = 88.621
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (MatMul/systolic_matmul8x8.cpp:42).
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:86:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/systolic_matmul8x8.cpp:122:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 178.672 ; gain = 88.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_2', MatMul/systolic_matmul8x8.cpp:86) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_52', MatMul/systolic_matmul8x8.cpp:122) on array 'sum', MatMul/systolic_matmul8x8.cpp:42 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.234 seconds; current allocated memory: 108.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 113.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 2.123 seconds; current allocated memory: 122.587 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_sum_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 205.613 ; gain = 115.563
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 44.438 seconds; peak allocated memory: 122.587 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:91) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:94) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:120) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:128) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:45) automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul8x8.cpp:132:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 179.121 ; gain = 89.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.166 seconds; current allocated memory: 106.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 121.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 125.930 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 203.992 ; gain = 114.496
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 33.231 seconds; peak allocated memory: 125.930 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.258 ; gain = 87.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.258 ; gain = 87.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.258 ; gain = 87.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.258 ; gain = 87.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:25) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:47) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:69) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:28) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:29) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:35) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:41) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:50) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:57) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:63) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:71) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:72:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) accessed through non-constant indices on dimension 2 (MatMul/systolic_matmul16x16_2ports.cpp:52:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 20==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:21) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:43) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:65) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:24) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:25) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:31) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:37) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:46) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:53) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:59) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:67) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:68:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:15:3)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:16:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:26:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:27:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:32:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (MatMul/systolic_matmul16x16_2ports.cpp:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (MatMul/systolic_matmul16x16_2ports.cpp:55:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 179.246 ; gain = 89.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matA_load_2', MatMul/systolic_matmul16x16_2ports.cpp:32) on array 'matA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matA'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_4', MatMul/systolic_matmul16x16_2ports.cpp:26) on array 'a', MatMul/systolic_matmul16x16_2ports.cpp:10 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 51, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('a_addr_48_write_ln54', MatMul/systolic_matmul16x16_2ports.cpp:54) of constant 0 on array 'a', MatMul/systolic_matmul16x16_2ports.cpp:10 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('result_addr_1_write_ln68', MatMul/systolic_matmul16x16_2ports.cpp:68) of variable 'phi_ln68_1', MatMul/systolic_matmul16x16_2ports.cpp:68 on array 'result' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.646 seconds; current allocated memory: 110.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 115.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB' and 'result' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_a' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_b' to 'sys_matmul16x16_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_83_32_1_1' to 'sys_matmul16x16_2dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2dEe': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.966 seconds; current allocated memory: 121.730 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul16x16_2bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 204.289 ; gain = 114.922
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 39.367 seconds; peak allocated memory: 121.730 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:26) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:48) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:29) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:36) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:42) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:52) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:58) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:64) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:72) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:73:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:20:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:21:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:73:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 179.250 ; gain = 89.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.205 seconds; current allocated memory: 119.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 129.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_646_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_83_32_1_1' to 'sys_matmul16x16_2cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 5198 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2cud': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.147 seconds; current allocated memory: 158.658 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 261.168 ; gain = 171.258
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 46.156 seconds; peak allocated memory: 158.658 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:26) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:48) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:70) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:29) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:36) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:42) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:52) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:58) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:64) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:72) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:73:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:20:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:21:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul16x16_2ports.cpp:73:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 179.031 ; gain = 88.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.705 seconds; current allocated memory: 119.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 129.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_646_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_83_32_1_1' to 'sys_matmul16x16_2cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 5198 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2cud': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.459 seconds; current allocated memory: 158.674 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 261.922 ; gain = 171.602
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 50.151 seconds; peak allocated memory: 158.674 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul8x8.cpp:56) in function 'sys_matmul8x8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul8x8.cpp:92) in function 'sys_matmul8x8' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul8x8.cpp:46) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul8x8.cpp:59) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul8x8.cpp:60) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul8x8.cpp:84) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul8x8.cpp:95) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul8x8.cpp:96) in function 'sys_matmul8x8' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul8x8.cpp:121) in function 'sys_matmul8x8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:130) in function 'sys_matmul8x8' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul8x8.cpp:130) in function 'sys_matmul8x8' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'a' (MatMul/systolic_matmul8x8.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (MatMul/systolic_matmul8x8.cpp:45) automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) accessed through non-constant indices on dimension 1 (MatMul/systolic_matmul8x8.cpp:134:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul8x8.cpp:42) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 178.660 ; gain = 110.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.253 seconds; current allocated memory: 106.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 121.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/rowH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colC' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colD' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colE' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colF' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colG' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/colH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rowA', 'rowB', 'rowC', 'rowD', 'rowE', 'rowF', 'rowG', 'rowH', 'colA', 'colB', 'colC', 'colD', 'colE', 'colF', 'colG', 'colH' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 125.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 202.730 ; gain = 135.027
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8.
INFO: [HLS 200-112] Total elapsed time: 35.5 seconds; peak allocated memory: 125.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:31) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:37) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:44) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:54) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:61) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/systolic_matmul16x16_2ports.cpp:78) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 179.289 ; gain = 88.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.157 seconds; current allocated memory: 103.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 106.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.546 seconds; current allocated memory: 110.509 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 187.543 ; gain = 97.180
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 33.499 seconds; peak allocated memory: 110.509 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:31) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:37) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:44) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:54) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:61) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 178.680 ; gain = 88.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.843 seconds; current allocated memory: 103.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 106.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.676 seconds; current allocated memory: 110.513 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.711
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 36.344 seconds; peak allocated memory: 110.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (MatMul/systolic_matmul16x16_2ports.cpp:27) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/systolic_matmul16x16_2ports.cpp:51) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/systolic_matmul16x16_2ports.cpp:17) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/systolic_matmul16x16_2ports.cpp:30) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:31) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (MatMul/systolic_matmul16x16_2ports.cpp:37) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (MatMul/systolic_matmul16x16_2ports.cpp:44) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/systolic_matmul16x16_2ports.cpp:54) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/systolic_matmul16x16_2ports.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/systolic_matmul16x16_2ports.cpp:61) in function 'sys_matmul16x16_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/systolic_matmul16x16_2ports.cpp:68) in function 'sys_matmul16x16_2port' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-4' (MatMul/systolic_matmul16x16_2ports.cpp:75) in function 'sys_matmul16x16_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/systolic_matmul16x16_2ports.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/systolic_matmul16x16_2ports.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/systolic_matmul16x16_2ports.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/systolic_matmul16x16_2ports.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.926 ; gain = 89.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.819 seconds; current allocated memory: 103.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 106.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.525 seconds; current allocated memory: 110.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 188.191 ; gain = 98.715
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 33.641 seconds; peak allocated memory: 110.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:60) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:37) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:51) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:52) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:63) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:64) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 178.695 ; gain = 88.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.555 seconds; current allocated memory: 106.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 111.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.089 seconds; current allocated memory: 118.948 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 202.824 ; gain = 112.754
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 41.027 seconds; peak allocated memory: 118.948 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:37) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:64) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:54) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:74) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:81) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:82) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:91) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:91) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:58:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:85:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 178.664 ; gain = 88.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:33) on 'alloca' operation ('temp', MatMul/sys_matmul8x8_port2.cpp:32) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:34) on 'alloca' operation ('sum', MatMul/sys_matmul8x8_port2.cpp:8) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln58', MatMul/sys_matmul8x8_port2.cpp:58) of variable 'add_ln58', MatMul/sys_matmul8x8_port2.cpp:58 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load', MatMul/sys_matmul8x8_port2.cpp:58) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln58', MatMul/sys_matmul8x8_port2.cpp:58) of variable 'add_ln58', MatMul/sys_matmul8x8_port2.cpp:58 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load', MatMul/sys_matmul8x8_port2.cpp:58) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/sys_matmul8x8_port2.cpp:58) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln85', MatMul/sys_matmul8x8_port2.cpp:85) of variable 'add_ln85', MatMul/sys_matmul8x8_port2.cpp:85 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load_99', MatMul/sys_matmul8x8_port2.cpp:85) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln85', MatMul/sys_matmul8x8_port2.cpp:85) of variable 'add_ln85', MatMul/sys_matmul8x8_port2.cpp:85 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load_99', MatMul/sys_matmul8x8_port2.cpp:85) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_105', MatMul/sys_matmul8x8_port2.cpp:85) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.875 seconds; current allocated memory: 110.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 116.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_sum' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 125.805 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2pobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 215.055 ; gain = 124.922
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 53.531 seconds; peak allocated memory: 125.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:37) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:63) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:17) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:54) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:80) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:81) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 178.688 ; gain = 88.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.989 seconds; current allocated memory: 105.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 109.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.016 seconds; current allocated memory: 116.142 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 196.555 ; gain = 106.801
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 48.684 seconds; peak allocated memory: 116.142 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:64) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:74) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:81) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:82) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:90) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:90) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:01 . Memory (MB): peak = 179.293 ; gain = 86.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.567 seconds; current allocated memory: 105.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 109.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.975 seconds; current allocated memory: 116.139 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:16 . Memory (MB): peak = 197.070 ; gain = 104.539
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 75.712 seconds; peak allocated memory: 116.139 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:65) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:75) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:82) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (MatMul/sys_matmul8x8_port2.cpp:86:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 178.605 ; gain = 89.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:12) on 'alloca' operation ('sum', MatMul/sys_matmul8x8_port2.cpp:8) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:35) on 'alloca' operation ('temp', MatMul/sys_matmul8x8_port2.cpp:34) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln59', MatMul/sys_matmul8x8_port2.cpp:59) of variable 'add_ln59', MatMul/sys_matmul8x8_port2.cpp:59 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load', MatMul/sys_matmul8x8_port2.cpp:59) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_write_ln59', MatMul/sys_matmul8x8_port2.cpp:59) of variable 'add_ln59', MatMul/sys_matmul8x8_port2.cpp:59 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load', MatMul/sys_matmul8x8_port2.cpp:59) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_7', MatMul/sys_matmul8x8_port2.cpp:59) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln86', MatMul/sys_matmul8x8_port2.cpp:86) of variable 'add_ln86', MatMul/sys_matmul8x8_port2.cpp:86 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load_99', MatMul/sys_matmul8x8_port2.cpp:86) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_addr_9_write_ln86', MatMul/sys_matmul8x8_port2.cpp:86) of variable 'add_ln86', MatMul/sys_matmul8x8_port2.cpp:86 on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 and 'load' operation ('sum_load_99', MatMul/sys_matmul8x8_port2.cpp:86) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sum_load_105', MatMul/sys_matmul8x8_port2.cpp:86) on array 'sum', MatMul/sys_matmul8x8_port2.cpp:8 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 49, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.699 seconds; current allocated memory: 110.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'sum' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 116.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_sum' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.614 seconds; current allocated memory: 125.802 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2pobkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:15 . Memory (MB): peak = 215.270 ; gain = 125.961
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 74.913 seconds; peak allocated memory: 125.802 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:65) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:75) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:82) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 179.063 ; gain = 89.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:35) on 'alloca' operation ('temp', MatMul/sys_matmul8x8_port2.cpp:34) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.769 seconds; current allocated memory: 109.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.446 seconds; current allocated memory: 117.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.096 seconds; current allocated memory: 126.370 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:13 . Memory (MB): peak = 223.031 ; gain = 133.016
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 72.926 seconds; peak allocated memory: 126.370 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:65) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:19) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:26) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:75) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:82) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:92) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:8) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 178.703 ; gain = 88.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:35) on 'alloca' operation ('temp', MatMul/sys_matmul8x8_port2.cpp:34) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:59).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.363 seconds; current allocated memory: 109.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.861 seconds; current allocated memory: 117.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.027 seconds; current allocated memory: 126.370 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:14 . Memory (MB): peak = 222.793 ; gain = 132.793
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 74.104 seconds; peak allocated memory: 126.370 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:76) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:93) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:93) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 178.766 ; gain = 88.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:36) on 'alloca' operation ('temp', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:87).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.723 seconds; current allocated memory: 109.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.888 seconds; current allocated memory: 117.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 5.981 seconds; current allocated memory: 126.368 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 222.750 ; gain = 132.754
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 80.976 seconds; peak allocated memory: 126.368 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:36) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:63) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:46) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:53) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:54) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:80) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:81) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 178.988 ; gain = 88.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.35 seconds; current allocated memory: 109.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.737 seconds; current allocated memory: 117.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.161 seconds; current allocated memory: 126.039 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:18 . Memory (MB): peak = 222.563 ; gain = 132.090
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 78.224 seconds; peak allocated memory: 126.039 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:36) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:63) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:46) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:53) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:54) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:80) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:81) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:89) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 178.563 ; gain = 89.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:83).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.189 seconds; current allocated memory: 109.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.634 seconds; current allocated memory: 117.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 5.452 seconds; current allocated memory: 126.039 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:19 . Memory (MB): peak = 223.020 ; gain = 133.527
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 78.996 seconds; peak allocated memory: 126.039 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.648 ; gain = 88.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.648 ; gain = 88.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 178.648 ; gain = 88.242
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYN 201-106] Invalid resource directive (MatMul/sys_matmul8x8_port2.cpp:14:1) in function 'sys_matmul8x8_2port': Cannot find core 'FAddSub_meddsp'.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'temp' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 178.758 ; gain = 88.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.844 seconds; current allocated memory: 109.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.603 seconds; current allocated memory: 117.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.414 seconds; current allocated memory: 126.046 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 222.543 ; gain = 131.965
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 79.807 seconds; peak allocated memory: 126.046 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/sys_matmul8x8_port2.cpp:1:
MatMul/sys_matmul8x8_port2.cpp:56:2: error: use of undeclared identifier 'temp'
 temp[i*8+j]=a[i][j]*b[i][j];
 ^
MatMul/sys_matmul8x8_port2.cpp:57:27: error: use of undeclared identifier 'temp'
    sum[i*8+j]=sum[i*8+j]+temp[i*8+j];
                          ^
MatMul/sys_matmul8x8_port2.cpp:83:2: error: use of undeclared identifier 'temp'
 temp[i*8+j]=a[i][j]*b[i][j];
 ^
MatMul/sys_matmul8x8_port2.cpp:84:27: error: use of undeclared identifier 'temp'
    sum[i*8+j]=sum[i*8+j]+temp[i*8+j];
                          ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.836 ; gain = 89.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.836 ; gain = 89.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 178.836 ; gain = 89.281
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYN 201-106] Invalid resource directive (MatMul/sys_matmul8x8_port2.cpp:36:1) in function 'sys_matmul8x8_2port': Cannot find core 'Faddsub_meddsp'.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 178.949 ; gain = 89.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Faddsub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:36) on 'alloca' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:37) on 'alloca' operation ('temp2', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.547 seconds; current allocated memory: 109.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.056 seconds; current allocated memory: 117.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.462 seconds; current allocated memory: 126.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:17 . Memory (MB): peak = 222.977 ; gain = 133.496
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 77.449 seconds; peak allocated memory: 126.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:53 . Memory (MB): peak = 178.930 ; gain = 88.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Faddsub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:36) on 'alloca' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MUL' (MatMul/sys_matmul8x8_port2.cpp:37) on 'alloca' operation ('temp2', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.676 seconds; current allocated memory: 109.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 117.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.689 seconds; current allocated memory: 126.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:26 . Memory (MB): peak = 223.262 ; gain = 132.617
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 85.784 seconds; peak allocated memory: 126.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 178.621 ; gain = 88.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Daddsub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:36) on 'alloca' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DMUL_nodsp' (MatMul/sys_matmul8x8_port2.cpp:37) on 'alloca' operation ('temp2', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.387 seconds; current allocated memory: 109.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.171 seconds; current allocated memory: 117.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 6.699 seconds; current allocated memory: 126.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:25 . Memory (MB): peak = 223.047 ; gain = 132.684
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 85.574 seconds; peak allocated memory: 126.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:27) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 178.504 ; gain = 88.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Faddsub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:37) on 'alloca' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:35) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FMUL_nodsp' (MatMul/sys_matmul8x8_port2.cpp:38) on 'alloca' operation ('temp2', MatMul/sys_matmul8x8_port2.cpp:36) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp1', MatMul/sys_matmul8x8_port2.cpp:89).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.538 seconds; current allocated memory: 109.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.421 seconds; current allocated memory: 117.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.591 seconds; current allocated memory: 126.524 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:26 . Memory (MB): peak = 223.402 ; gain = 133.379
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 86.086 seconds; peak allocated memory: 126.524 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MatMul/sys_matmul8x8_port2.cpp:1:
MatMul/sys_matmul8x8_port2.cpp:60:6: error: array type 'float [64]' is not assignable
 temp=a[i][j]*b[i][j];
 ~~~~^
MatMul/sys_matmul8x8_port2.cpp:61:15: error: invalid operands to binary expression ('float' and 'float *')
    sum[i*8+j]+=temp;
    ~~~~~~~~~~^ ~~~~
MatMul/sys_matmul8x8_port2.cpp:87:6: error: array type 'float [64]' is not assignable
 temp=a[i][j]*b[i][j];
 ~~~~^
MatMul/sys_matmul8x8_port2.cpp:88:15: error: invalid operands to binary expression ('float' and 'float *')
    sum[i*8+j]+=temp;
    ~~~~~~~~~~^ ~~~~
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'temp' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 178.672 ; gain = 87.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'temp' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:59 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 178.996 ; gain = 89.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.131 seconds; current allocated memory: 109.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.114 seconds; current allocated memory: 117.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instan==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
ERROR: [HLS 200-70] '#pragma HLS array_partition variable=&sum complete dim1' is not a valid pragma.
ERROR: [HLS 200-70] '#pragma HLS array_partition variable=&temp complete dim1' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'temp' (MatMul/sys_matmul8x8_port2.cpp:10) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:05 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:07 . Memory (MB): peak = 179.590 ; gain = 89.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.947 seconds; current allocated memory: 109.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.299 seconds; current allocated memory: 117.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.709 seconds; current allocated memory: 126.401 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:41 . Memory (MB): peak = 224.082 ; gain = 134.340
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 101.135 seconds; peak allocated memory: 126.401 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/systolic_matmul16x16_2ports.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/matmul8x8.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 178.586 ; gain = 87.539
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buff' (MatMul/coretest.cpp:3) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'output' (MatMul/coretest.cpp:1) in dimension 1: conflict with memory core assignment directive.
.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_fulldsp' (MatMul/coretest.cpp:10) on 'output', which is not an operation.
WARNING: [SYN 201-107] Renaming port name 'top/output' to 'top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.876 seconds; current allocated memory: 95.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 95.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 96.183 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 178.586 ; gain = 87.539
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 61.631 seconds; peak allocated memory: 96.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.73 seconds; current allocated memory: 95.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 95.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 96.053 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 178.977 ; gain = 89.410
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 25.334 seconds; peak allocated memory: 96.053 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.249 seconds; current allocated memory: 95.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 95.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 96.037 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 179.184 ; gain = 88.680
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 25.1 seconds; peak allocated memory: 96.037 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:25) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:25) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:32) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:32) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:45) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:51) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:59) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 179.121 ; gain = 88.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (MatMul/sys_matmul8x8_port2.cpp:17) on 'alloca' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:11) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:18) on 'alloca' operation ('temp_mul', MatMul/sys_matmul8x8_port2.cpp:11) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('temp_sum', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.616 seconds; current allocated memory: 109.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.451 seconds; current allocated memory: 117.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.73 seconds; current allocated memory: 126.408 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 222.262 ; gain = 132.066
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 60.788 seconds; peak allocated memory: 126.408 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.442 seconds; current allocated memory: 95.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 95.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 96.197 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 179.039 ; gain = 88.645
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 25.44 seconds; peak allocated memory: 96.197 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.386 seconds; current allocated memory: 95.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 95.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_no_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_no_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 96.181 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.87 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 178.582 ; gain = 89.180
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 25.065 seconds; peak allocated memory: 96.181 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 178.688 ; gain = 88.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:89): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.61 seconds; current allocated memory: 115.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.927 seconds; current allocated memory: 124.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_no_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 9.072 seconds; current allocated memory: 133.307 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 232.676 ; gain = 142.145
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 72.47 seconds; peak allocated memory: 133.307 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 179.383 ; gain = 87.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:89): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('temp_sum_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89) and 'fadd' operation ('temp_sum_1_7_7', MatMul/sys_matmul8x8_port2.cpp:89).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.326 seconds; current allocated memory: 115.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.784 seconds; current allocated memory: 124.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_no_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 9.851 seconds; current allocated memory: 133.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 232.676 ; gain = 141.164
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 82.922 seconds; peak allocated memory: 133.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:76) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 178.207 ; gain = 88.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:88): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.204 seconds; current allocated memory: 111.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.187 seconds; current allocated memory: 120.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 9.268 seconds; current allocated memory: 129.177 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 227.445 ; gain = 137.938
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 73.981 seconds; peak allocated memory: 129.177 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:76) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 178.332 ; gain = 88.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_2_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.967 seconds; current allocated memory: 109.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.522 seconds; current allocated memory: 117.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 8.336 seconds; current allocated memory: 125.913 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 222.160 ; gain = 131.859
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 60.005 seconds; peak allocated memory: 125.913 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:76) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:94) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 177.980 ; gain = 88.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:88): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.868 seconds; current allocated memory: 111.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.735 seconds; current allocated memory: 120.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 8.851 seconds; current allocated memory: 129.173 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 227.246 ; gain = 137.820
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 71.973 seconds; peak allocated memory: 129.173 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (MatMul/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (MatMul/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (MatMul/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (MatMul/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (MatMul/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (MatMul/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (MatMul/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (MatMul/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (MatMul/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (MatMul/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (MatMul/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (MatMul/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (MatMul/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (MatMul/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (MatMul/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (MatMul/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (MatMul/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (MatMul/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (MatMul/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (MatMul/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (MatMul/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 178.441 ; gain = 87.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (MatMul/sys_matmul8x8_port2.cpp:90): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', MatMul/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', MatMul/sys_matmul8x8_port2.cpp:90).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.827 seconds; current allocated memory: 111.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.345 seconds; current allocated memory: 120.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 9.296 seconds; current allocated memory: 129.177 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 227.016 ; gain = 136.492
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 75.147 seconds; peak allocated memory: 129.177 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.807 seconds; current allocated memory: 95.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 95.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 96.244 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 178.414 ; gain = 88.340
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 27.78 seconds; peak allocated memory: 96.244 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.205 seconds; current allocated memory: 95.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 96.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 96.765 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 178.512 ; gain = 88.727
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 28.889 seconds; peak allocated memory: 96.765 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MatMul/coretest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'MatMul/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.491 seconds; current allocated memory: 95.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 95.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_full_dsp_1' to 'top_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 96.228 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 178.445 ; gain = 89.176
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 31.158 seconds; peak allocated memory: 96.228 MB.
