

================================================================
== Vitis HLS Report for 'operator_1_1'
================================================================
* Date:           Tue Feb  8 11:01:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_1  |       24|       24|        12|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 45 
4 --> 5 
5 --> 6 17 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 45 
40 --> 41 
41 --> 42 43 
42 --> 43 
43 --> 44 45 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset"   --->   Operation 46 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 47 'read' 'b_p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 48 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%this_p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 49 'read' 'this_p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%num_res_assign_load6_loc = alloca i64 1"   --->   Operation 50 'alloca' 'num_res_assign_load6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%c_num_load12_loc = alloca i64 1"   --->   Operation 51 'alloca' 'c_num_load12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%c_num_load_218_loc = alloca i64 1"   --->   Operation 52 'alloca' 'c_num_load_218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%num_res_assign_load9_loc = alloca i64 1"   --->   Operation 53 'alloca' 'num_res_assign_load9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_num_load15_loc = alloca i64 1"   --->   Operation 54 'alloca' 'c_num_load15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%c_num_load_221_loc = alloca i64 1"   --->   Operation 55 'alloca' 'c_num_load_221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 56 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i4 %b_1_offset_read" [../src/ban.cpp:277]   --->   Operation 57 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:277]   --->   Operation 58 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%sub_ln277 = sub i6 %tmp_46, i6 %zext_ln277" [../src/ban.cpp:277]   --->   Operation 59 'sub' 'sub_ln277' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i6 %sub_ln277" [../src/ban.cpp:277]   --->   Operation 60 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_1_addr_5 = getelementptr i32 %b_1, i64 0, i64 %zext_ln277_1" [../src/ban.cpp:277]   --->   Operation 61 'getelementptr' 'b_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 62 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 63 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_47, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 64 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 65 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_3" [../src/ban.cpp:61]   --->   Operation 66 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln270 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:270]   --->   Operation 67 'add' 'add_ln270' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i6 %add_ln270" [../src/ban.cpp:270]   --->   Operation 68 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%b_1_addr_6 = getelementptr i32 %b_1, i64 0, i64 %zext_ln270" [../src/ban.cpp:270]   --->   Operation 69 'getelementptr' 'b_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln270_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:270]   --->   Operation 70 'add' 'add_ln270_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i6 %add_ln270_1" [../src/ban.cpp:270]   --->   Operation 71 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%b_1_addr_7 = getelementptr i32 %b_1, i64 0, i64 %zext_ln270_1" [../src/ban.cpp:270]   --->   Operation 72 'getelementptr' 'b_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_2, i32 0" [../src/ban.cpp:61]   --->   Operation 73 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 74 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%b_1_load_5 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 75 'load' 'b_1_load_5' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%b_1_load_5 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 76 'load' 'b_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %b_1_load_5" [../src/ban.cpp:61]   --->   Operation 77 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 78 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 79 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%icmp_ln61_5 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 80 'icmp' 'icmp_ln61_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.05ns)   --->   "%icmp_ln61_6 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 81 'icmp' 'icmp_ln61_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %b_1_load_5, i32 0" [../src/ban.cpp:61]   --->   Operation 82 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_6, i1 %icmp_ln61_5" [../src/ban.cpp:61]   --->   Operation 83 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %b_1_load_5, i32 0" [../src/ban.cpp:61]   --->   Operation 84 'fcmp' 'tmp_43' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_43" [../src/ban.cpp:61]   --->   Operation 85 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 86 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.52>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 87 'alloca' 'i' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%den_norm_173 = alloca i32 1"   --->   Operation 88 'alloca' 'den_norm_173' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%den_norm_274 = alloca i32 1"   --->   Operation 89 'alloca' 'den_norm_274' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%den_norm_1_018 = alloca i32 1"   --->   Operation 90 'alloca' 'den_norm_1_018' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%den_norm_2_019 = alloca i32 1"   --->   Operation 91 'alloca' 'den_norm_2_019' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%b_1_load_6 = load i6 %b_1_addr" [../src/ban.cpp:270]   --->   Operation 92 'load' 'b_1_load_6' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 93 [2/2] (1.23ns)   --->   "%b_1_load_7 = load i6 %b_1_addr_6" [../src/ban.cpp:270]   --->   Operation 93 'load' 'b_1_load_7' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 94 [2/2] (1.23ns)   --->   "%b_1_load_8 = load i6 %b_1_addr_7" [../src/ban.cpp:270]   --->   Operation 94 'load' 'b_1_load_8' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 95 [2/2] (1.23ns)   --->   "%normalizer = load i6 %b_1_addr_5" [../src/ban.cpp:212]   --->   Operation 95 'load' 'normalizer' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln215 = store i2 1, i2 %i" [../src/ban.cpp:215]   --->   Operation 96 'store' 'store_ln215' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%b_1_load_6 = load i6 %b_1_addr" [../src/ban.cpp:270]   --->   Operation 97 'load' 'b_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 98 [1/2] (1.23ns)   --->   "%b_1_load_7 = load i6 %b_1_addr_6" [../src/ban.cpp:270]   --->   Operation 98 'load' 'b_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 99 [1/2] (1.23ns)   --->   "%b_1_load_8 = load i6 %b_1_addr_7" [../src/ban.cpp:270]   --->   Operation 99 'load' 'b_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%normalizer = load i6 %b_1_addr_5" [../src/ban.cpp:212]   --->   Operation 100 'load' 'normalizer' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln215 = br void" [../src/ban.cpp:215]   --->   Operation 101 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.24>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i" [../src/ban.cpp:215]   --->   Operation 102 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %i_12" [../src/ban.cpp:216]   --->   Operation 103 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln216 = add i6 %sub_ln277, i6 %zext_ln216" [../src/ban.cpp:216]   --->   Operation 104 'add' 'add_ln216' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i6 %add_ln216" [../src/ban.cpp:216]   --->   Operation 105 'zext' 'zext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%b_1_addr12 = getelementptr i32 %b_1, i64 0, i64 %zext_ln216_1" [../src/ban.cpp:216]   --->   Operation 106 'getelementptr' 'b_1_addr12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.44ns)   --->   "%icmp_ln215 = icmp_eq  i2 %i_12, i2 3" [../src/ban.cpp:215]   --->   Operation 107 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.split7, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit" [../src/ban.cpp:215]   --->   Operation 109 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr12" [../src/ban.cpp:216]   --->   Operation 110 'load' 'b_1_load' <Predicate = (!icmp_ln215)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 111 [1/1] (0.44ns)   --->   "%icmp_ln216 = icmp_eq  i2 %i_12, i2 1" [../src/ban.cpp:216]   --->   Operation 111 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.54ns)   --->   "%add_ln215 = add i2 %i_12, i2 1" [../src/ban.cpp:215]   --->   Operation 112 'add' 'add_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln215 = store i2 %add_ln215, i2 %i" [../src/ban.cpp:215]   --->   Operation 113 'store' 'store_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.42>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%den_norm_1_018_load = load i32 %den_norm_1_018" [../src/ban.cpp:218]   --->   Operation 114 'load' 'den_norm_1_018_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%den_norm_2_019_load = load i32 %den_norm_2_019" [../src/ban.cpp:218]   --->   Operation 115 'load' 'den_norm_2_019_load' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.01ns)   --->   "%c_p_2 = sub i32 %this_p_read_2, i32 %b_p_read_2" [../src/ban.cpp:275]   --->   Operation 116 'sub' 'c_p_2' <Predicate = (icmp_ln215)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/2] (2.79ns)   --->   "%call_ret1 = call i96 @_mul, i32 %den_norm_1_018_load, i32 %den_norm_2_019_load, i32 %b_1, i4 %this_1_offset_read" [../src/ban.cpp:218]   --->   Operation 117 'call' 'call_ret1' <Predicate = (icmp_ln215)> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 118 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr12" [../src/ban.cpp:216]   --->   Operation 118 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %b_1_load" [../src/ban.cpp:216]   --->   Operation 119 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.35ns)   --->   "%xor_ln216 = xor i32 %bitcast_ln216, i32 2147483648" [../src/ban.cpp:216]   --->   Operation 120 'xor' 'xor_ln216' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln216_2 = bitcast i32 %xor_ln216" [../src/ban.cpp:216]   --->   Operation 121 'bitcast' 'bitcast_ln216_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [9/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 122 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 123 [8/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 123 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 124 [7/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 124 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 125 [6/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 125 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 126 [5/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 126 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 127 [4/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 127 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 128 [3/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 128 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 129 [2/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 129 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 130 [1/9] (7.05ns)   --->   "%den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer" [../src/ban.cpp:216]   --->   Operation 130 'fdiv' 'den_norm_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.44>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%den_norm_173_load_1 = load i32 %den_norm_173" [../src/ban.cpp:216]   --->   Operation 131 'load' 'den_norm_173_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%den_norm_274_load_1 = load i32 %den_norm_274" [../src/ban.cpp:216]   --->   Operation 132 'load' 'den_norm_274_load_1' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%den_norm_1_018_load_1 = load i32 %den_norm_1_018" [../src/ban.cpp:216]   --->   Operation 133 'load' 'den_norm_1_018_load_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%den_norm_2_019_load_2 = load i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 134 'load' 'den_norm_2_019_load_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/ban.cpp:215]   --->   Operation 135 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.44ns)   --->   "%select_ln216 = select i1 %icmp_ln216, i32 %den_norm_2_019_load_2, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 136 'select' 'select_ln216' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.44ns)   --->   "%select_ln216_5 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_1_018_load_1" [../src/ban.cpp:216]   --->   Operation 137 'select' 'select_ln216_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.44ns)   --->   "%select_ln216_6 = select i1 %icmp_ln216, i32 %den_norm_274_load_1, i32 %den_norm_2" [../src/ban.cpp:216]   --->   Operation 138 'select' 'select_ln216_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.44ns)   --->   "%select_ln216_7 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_173_load_1" [../src/ban.cpp:216]   --->   Operation 139 'select' 'select_ln216_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216, i32 %den_norm_2_019" [../src/ban.cpp:216]   --->   Operation 140 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_5, i32 %den_norm_1_018" [../src/ban.cpp:216]   --->   Operation 141 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_6, i32 %den_norm_274" [../src/ban.cpp:216]   --->   Operation 142 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln216 = store i32 %select_ln216_7, i32 %den_norm_173" [../src/ban.cpp:216]   --->   Operation 143 'store' 'store_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 6.43>
ST_17 : Operation 145 [1/2] (0.00ns)   --->   "%call_ret1 = call i96 @_mul, i32 %den_norm_1_018_load, i32 %den_norm_2_019_load, i32 %b_1, i4 %this_1_offset_read" [../src/ban.cpp:218]   --->   Operation 145 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%eps_0 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 146 'extractvalue' 'eps_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%eps_1 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 147 'extractvalue' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%eps_2 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 148 'extractvalue' 'eps_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %b_1_load_6, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 149 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [4/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 150 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [4/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 151 'fadd' 'tmp_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.43>
ST_18 : Operation 152 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %b_1_load_6, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 152 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [3/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 153 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [3/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 154 'fadd' 'tmp_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.43>
ST_19 : Operation 155 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %b_1_load_6, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 155 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [2/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 156 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [2/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 157 'fadd' 'tmp_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.43>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%den_norm_173_load = load i32 %den_norm_173" [../src/ban.cpp:228]   --->   Operation 158 'load' 'den_norm_173_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%den_norm_274_load = load i32 %den_norm_274" [../src/ban.cpp:228]   --->   Operation 159 'load' 'den_norm_274_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %b_1_load_6, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 160 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 161 'fadd' 'tmp_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 162 'fadd' 'tmp_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [2/2] (0.42ns)   --->   "%call_ret = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 163 'call' 'call_ret' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 6.88>
ST_21 : Operation 164 [1/2] (0.44ns)   --->   "%call_ret = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 164 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%eps_tmp_0 = extractvalue i96 %call_ret" [../src/ban.cpp:228]   --->   Operation 165 'extractvalue' 'eps_tmp_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%eps_tmp_1 = extractvalue i96 %call_ret" [../src/ban.cpp:228]   --->   Operation 166 'extractvalue' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%eps_tmp_2 = extractvalue i96 %call_ret" [../src/ban.cpp:228]   --->   Operation 167 'extractvalue' 'eps_tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [4/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 168 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [4/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 169 'fadd' 'tmp_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [4/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 170 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [2/2] (0.42ns)   --->   "%call_ret3 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 171 'call' 'call_ret3' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 10> <Delay = 6.43>
ST_22 : Operation 172 [3/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 172 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [3/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 173 'fadd' 'tmp_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [3/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 174 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/2] (0.44ns)   --->   "%call_ret3 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 175 'call' 'call_ret3' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%eps_0_2 = extractvalue i96 %call_ret3" [../src/ban.cpp:235]   --->   Operation 176 'extractvalue' 'eps_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%eps_1_2 = extractvalue i96 %call_ret3" [../src/ban.cpp:235]   --->   Operation 177 'extractvalue' 'eps_1_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%eps_2_2 = extractvalue i96 %call_ret3" [../src/ban.cpp:235]   --->   Operation 178 'extractvalue' 'eps_2_2' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 6.43>
ST_23 : Operation 179 [2/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 179 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [2/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 180 'fadd' 'tmp_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [2/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 181 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.43>
ST_24 : Operation 182 [1/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 182 'fadd' 'tmp_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 183 'fadd' 'tmp_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 184 'fadd' 'tmp_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.43>
ST_25 : Operation 185 [4/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 185 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [4/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 186 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [4/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 187 'fadd' 'tmp_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.43>
ST_26 : Operation 188 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 188 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [3/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 189 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 190 [3/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 190 'fadd' 'tmp_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 6.43>
ST_27 : Operation 191 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 191 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [2/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 192 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [2/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 193 'fadd' 'tmp_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 6.43>
ST_28 : Operation 194 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 194 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [1/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 195 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/4] (6.43ns)   --->   "%tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 196 'fadd' 'tmp_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 7.05>
ST_29 : Operation 197 [9/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 197 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [9/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 198 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [9/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 199 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 7.05>
ST_30 : Operation 200 [8/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 200 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [8/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 201 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [8/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 202 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 7.05>
ST_31 : Operation 203 [7/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 203 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [7/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 204 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [7/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 205 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.05>
ST_32 : Operation 206 [6/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 206 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [6/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 207 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [6/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 208 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 7.05>
ST_33 : Operation 209 [5/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 209 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 210 [5/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 210 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [5/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 211 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 7.05>
ST_34 : Operation 212 [4/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 212 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [4/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 213 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 214 [4/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 214 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 7.05>
ST_35 : Operation 215 [3/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 215 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [3/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 216 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [3/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 217 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 7.05>
ST_36 : Operation 218 [2/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 218 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 219 [2/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 219 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 220 [2/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 220 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 7.05>
ST_37 : Operation 221 [1/9] (7.05ns)   --->   "%tmp_60 = fdiv i32 %tmp_51, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 221 'fdiv' 'tmp_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 222 [1/9] (7.05ns)   --->   "%tmp_61 = fdiv i32 %tmp_52, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 222 'fdiv' 'tmp_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [1/9] (7.05ns)   --->   "%tmp_62 = fdiv i32 %tmp_53, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 223 'fdiv' 'tmp_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 2.78>
ST_38 : Operation 224 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %tmp_60, i32 0" [../src/ban.cpp:77]   --->   Operation 224 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 3.59>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_60" [../src/ban.cpp:77]   --->   Operation 225 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 226 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 227 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_57, i8 255" [../src/ban.cpp:77]   --->   Operation 228 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [1/1] (1.05ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 229 'icmp' 'icmp_ln77_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_3, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 230 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %tmp_60, i32 0" [../src/ban.cpp:77]   --->   Operation 231 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 232 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_58" [../src/ban.cpp:77]   --->   Operation 232 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 233 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 233 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_39 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_60, i32 %tmp_61, i32 %tmp_62, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 234 'call' 'call_ln255' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 28> <Delay = 0.44>
ST_40 : Operation 235 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_60, i32 %tmp_61, i32 %tmp_62, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 235 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 29> <Delay = 1.41>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 236 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %idx_tmp_loc_load"   --->   Operation 237 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 238 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 239 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 239 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_41 : Operation 240 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_37, i2 3" [../src/ban.cpp:92]   --->   Operation 240 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i2 %empty_37, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 241 'call' 'call_ln255' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 30> <Delay = 0.44>
ST_42 : Operation 242 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i2 %empty_37, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 242 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 31> <Delay = 3.25>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%c_num_load = load i32 %c_num_load_221_loc"   --->   Operation 243 'load' 'c_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%c_num_load_2 = load i32 %c_num_load15_loc"   --->   Operation 244 'load' 'c_num_load_2' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load9_loc"   --->   Operation 245 'load' 'num_res_assign_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_37" [../src/ban.cpp:92]   --->   Operation 246 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 247 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 247 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 248 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 249 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_63 = add i32 %sext_ln100, i32 %c_p_2" [../src/ban.cpp:100]   --->   Operation 250 'add' 'tmp_63' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 251 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 251 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 252 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:104]   --->   Operation 252 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%c_num_load_219 = phi i32 %tmp_62, void %.preheader.preheader, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 253 'phi' 'c_num_load_219' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%c_num_load13 = phi i32 %tmp_61, void %.preheader.preheader, i32 %c_num_load_2, void %.lr.ph7.i"   --->   Operation 254 'phi' 'c_num_load13' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%num_res_assign_load7 = phi i32 %tmp_60, void %.preheader.preheader, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 255 'phi' 'num_res_assign_load7' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%base_0_lcssa_i2628 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 256 'phi' 'base_0_lcssa_i2628' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i2628" [../src/ban.cpp:104]   --->   Operation 257 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (0.44ns)   --->   "%icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i2628, i2 3" [../src/ban.cpp:104]   --->   Operation 258 'icmp' 'icmp_ln104_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 259 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 259 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 260 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 260 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 261 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i2628, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 261 'call' 'call_ln255' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 32> <Delay = 1.13>
ST_44 : Operation 262 [1/2] (1.13ns)   --->   "%call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i2628, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 262 'call' 'call_ln255' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 33> <Delay = 0.52>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%empty_38 = phi i32 0, void %.preheader.preheader, i32 %tmp_63, void %.lr.ph7.i"   --->   Operation 263 'phi' 'empty_38' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%c_num_load_3 = load i32 %c_num_load_218_loc"   --->   Operation 264 'load' 'c_num_load_3' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%c_num_load_4 = load i32 %c_num_load12_loc"   --->   Operation 265 'load' 'c_num_load_4' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (0.00ns)   --->   "%num_res_assign_load_1 = load i32 %num_res_assign_load6_loc"   --->   Operation 266 'load' 'num_res_assign_load_1' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_45 : Operation 267 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %num_res_assign_load_1, void %.lr.ph.i, i32 0, void, i32 %tmp_60, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 268 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %c_num_load_4, void %.lr.ph.i, i32 0, void, i32 %tmp_61, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %c_num_load_2, void %.lr.ph7.i"   --->   Operation 269 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %c_num_load_3, void %.lr.ph.i, i32 0, void, i32 %tmp_62, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 270 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 271 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_38, void %.lr.ph.i, i32 0, void, i32 %c_p_2, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %tmp_63, void %.lr.ph7.i"   --->   Operation 271 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:282]   --->   Operation 272 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:282]   --->   Operation 273 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 274 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:282]   --->   Operation 274 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:282]   --->   Operation 275 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%ret_ln282 = ret i128 %mrv_3" [../src/ban.cpp:282]   --->   Operation 276 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	wire read operation ('this_1_offset_read') on port 'this_1_offset' [8]  (0 ns)
	'sub' operation ('sub_ln61', ../src/ban.cpp:61) [24]  (0.781 ns)
	'getelementptr' operation ('num_num', ../src/ban.cpp:61) [26]  (0 ns)
	'load' operation ('b_1_load_5', ../src/ban.cpp:61) on array 'b_1' [36]  (1.24 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_1_load_5', ../src/ban.cpp:61) on array 'b_1' [36]  (1.24 ns)
	'fcmp' operation ('tmp_43', ../src/ban.cpp:61) [43]  (2.78 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', ../src/ban.cpp:61) [43]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [44]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [164]  (0.525 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load_6', ../src/ban.cpp:270) on array 'b_1' [52]  (1.24 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('den_norm_1_018_load', ../src/ban.cpp:218) on local variable 'den_norm_1_018' [93]  (0 ns)
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul' [96]  (2.8 ns)
	blocking operation 0.446 ns on control path)

 <State 6>: 1.59ns
The critical path consists of the following:
	'load' operation ('b_1_load', ../src/ban.cpp:216) on array 'b_1' [73]  (1.24 ns)
	'xor' operation ('xor_ln216', ../src/ban.cpp:216) [75]  (0.351 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('den_norm[2]', ../src/ban.cpp:216) [77]  (7.06 ns)

 <State 16>: 0.449ns
The critical path consists of the following:
	'load' operation ('den_norm_2_019_load_2', ../src/ban.cpp:216) on local variable 'den_norm_2_019' [71]  (0 ns)
	'select' operation ('select_ln216', ../src/ban.cpp:216) [79]  (0.449 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul' [96]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:222) [100]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [100]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [100]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [100]  (6.44 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban.cpp:228) to '_mul.161' [103]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:231) [107]  (6.44 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [107]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [107]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [107]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [114]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [114]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [114]  (6.44 ns)

 <State 28>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [114]  (6.44 ns)

 <State 29>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 30>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 31>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 32>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 33>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [117]  (7.06 ns)

 <State 38>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', ../src/ban.cpp:77) [126]  (2.78 ns)

 <State 39>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', ../src/ban.cpp:77) [126]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [127]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [164]  (0.525 ns)

 <State 40>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1.1_Pipeline_VITIS_LOOP_84_1' [130]  (0.446 ns)

 <State 41>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [131]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [133]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:255) ('c_num_load') [149]  (0.427 ns)

 <State 42>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1.1_Pipeline_VITIS_LOOP_92_2' [137]  (0.446 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [141]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [142]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [146]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [153]  (0.525 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [153]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [156]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [157]  (0.208 ns)
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1.1_Pipeline_VITIS_LOOP_104_3' [158]  (0.427 ns)

 <State 44>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1.1_Pipeline_VITIS_LOOP_104_3' [158]  (1.13 ns)

 <State 45>: 0.525ns
The critical path consists of the following:
	'load' operation ('num_res_assign_load_1') on local variable 'num_res_assign_load6_loc' [161]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [164]  (0.525 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [164]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
