<stg><name>gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i19 0, i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1.preheader:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1.preheader:1 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten26_load = load i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="7">
<![CDATA[
.preheader1.preheader:3 %zext_ln30 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="7">
<![CDATA[
.preheader1.preheader:4 %empty = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader:5 %tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1.preheader:6 %empty_38 = add i12 %tmp_5_cast, i12 %zext_ln30

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader1.preheader:7 %icmp_ln30 = icmp_eq  i19 %indvar_flatten26_load, i19 262144

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader1.preheader:8 %add_ln30_1 = add i19 %indvar_flatten26_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:9 %br_ln30 = br i1 %icmp_ln30, void %.preheader1, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader1:1 %indvar_flatten8_load = load i14 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="indvar_flatten8_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2 %add_ln30 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader1:5 %icmp_ln31 = icmp_eq  i14 %indvar_flatten8_load, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:6 %select_ln30 = select i1 %icmp_ln31, i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:7 %zext_ln30_1 = zext i7 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:8 %select_ln30_1 = select i1 %icmp_ln31, i7 %add_ln30, i7 %k_1

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:9 %zext_ln35 = zext i7 %select_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:10 %trunc_ln35 = trunc i7 %select_ln30_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:11 %tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln35, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader1:12 %select_ln30_2 = select i1 %icmp_ln31, i12 %zext_ln30_1, i12 %empty_38

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:13 %xor_ln30 = xor i1 %icmp_ln31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:14 %icmp_ln32 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:15 %and_ln30 = and i1 %icmp_ln32, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:16 %add_ln31 = add i7 %select_ln30, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:18 %or_ln31 = or i1 %and_ln30, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:19 %select_ln31 = select i1 %or_ln31, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:20 %empty_40 = trunc i7 %add_ln31

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:21 %tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_40, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:22 %empty_41 = add i12 %tmp_8_cast, i12 %zext_ln35

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:23 %select_ln30_3 = select i1 %icmp_ln31, i6 0, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:24 %select_ln31_1 = select i1 %and_ln30, i6 %empty_40, i6 %select_ln30_3

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:25 %tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln31_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader1:26 %select_ln31_2 = select i1 %and_ln30, i12 %empty_41, i12 %select_ln30_2

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:27 %select_ln31_2_cast = zext i12 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_2_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28 %v0_addr = getelementptr i32 %v0, i64 0, i64 %select_ln31_2_cast

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:29 %v0_load = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:30 %select_ln31_3 = select i1 %and_ln30, i7 %add_ln31, i7 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:31 %zext_ln35_1 = zext i7 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:32 %add_ln35 = add i12 %tmp_7_cast, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:33 %zext_ln35_2 = zext i12 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:34 %v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:35 %add_ln37 = add i12 %tmp_9_cast, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:40 %v10 = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:45 %add_ln32 = add i7 %select_ln31, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader1:46 %add_ln31_1 = add i14 %indvar_flatten8_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader1:47 %select_ln31_4 = select i1 %icmp_ln31, i14 1, i14 %add_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:48 %store_ln30 = store i19 %add_ln30_1, i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:49 %store_ln30 = store i7 %select_ln30_1, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:50 %store_ln31 = store i14 %select_ln31_4, i14 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:51 %store_ln31 = store i7 %select_ln31_3, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:52 %store_ln32 = store i7 %add_ln32, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:29 %v0_load = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:36 %zext_ln37 = zext i12 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:37 %C_partial_addr = getelementptr i32 %C_partial, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="C_partial_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:40 %v10 = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:41 %v11 = fmul i32 %v0_load, i32 %v10

]]></Node>
<StgValue><ssdm name="v11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:42 %v12 = load i12 %C_partial_addr

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:41 %v11 = fmul i32 %v0_load, i32 %v10

]]></Node>
<StgValue><ssdm name="v11"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:42 %v12 = load i12 %C_partial_addr

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:43 %v13 = fadd i32 %v12, i32 %v11

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:43 %v13 = fadd i32 %v12, i32 %v11

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:43 %v13 = fadd i32 %v12, i32 %v11

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i_l_S_j_0_j_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:38 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:39 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader1:44 %store_ln39 = store i32 %v13, i12 %C_partial_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:53 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="v0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="v1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="C_partial" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_partial"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="116" from="StgValue_115" to="j" fromId="115" toId="10">
</dataflow>
<dataflow id="117" from="StgValue_115" to="i" fromId="115" toId="11">
</dataflow>
<dataflow id="118" from="StgValue_115" to="indvar_flatten8" fromId="115" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_115" to="k" fromId="115" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_115" to="indvar_flatten26" fromId="115" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="indvar_flatten26" to="store_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln0" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="k" to="store_ln0" fromId="13" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="129" from="indvar_flatten8" to="store_ln0" fromId="12" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_124" to="store_ln0" fromId="124" toId="18">
</dataflow>
<dataflow id="131" from="i" to="store_ln0" fromId="11" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_124" to="store_ln0" fromId="124" toId="19">
</dataflow>
<dataflow id="133" from="j" to="store_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="134" from="i" to="i_1" fromId="11" toId="21">
</dataflow>
<dataflow id="135" from="k" to="k_1" fromId="13" toId="22">
</dataflow>
<dataflow id="136" from="indvar_flatten26" to="indvar_flatten26_load" fromId="14" toId="23">
</dataflow>
<dataflow id="137" from="k_1" to="zext_ln30" fromId="22" toId="24">
</dataflow>
<dataflow id="138" from="i_1" to="empty" fromId="21" toId="25">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_5_cast" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="empty" to="tmp_5_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="tmp_5_cast" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="tmp_5_cast" to="empty_38" fromId="26" toId="27">
</dataflow>
<dataflow id="145" from="zext_ln30" to="empty_38" fromId="24" toId="27">
</dataflow>
<dataflow id="146" from="indvar_flatten26_load" to="icmp_ln30" fromId="23" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_147" to="icmp_ln30" fromId="147" toId="28">
</dataflow>
<dataflow id="149" from="indvar_flatten26_load" to="add_ln30_1" fromId="23" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_150" to="add_ln30_1" fromId="150" toId="29">
</dataflow>
<dataflow id="152" from="icmp_ln30" to="br_ln30" fromId="28" toId="30">
</dataflow>
<dataflow id="153" from="j" to="j_load" fromId="10" toId="31">
</dataflow>
<dataflow id="154" from="indvar_flatten8" to="indvar_flatten8_load" fromId="12" toId="32">
</dataflow>
<dataflow id="155" from="k_1" to="add_ln30" fromId="22" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln30" fromId="156" toId="33">
</dataflow>
<dataflow id="158" from="indvar_flatten8_load" to="icmp_ln31" fromId="32" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_159" to="icmp_ln31" fromId="159" toId="34">
</dataflow>
<dataflow id="161" from="icmp_ln31" to="select_ln30" fromId="34" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_124" to="select_ln30" fromId="124" toId="35">
</dataflow>
<dataflow id="163" from="i_1" to="select_ln30" fromId="21" toId="35">
</dataflow>
<dataflow id="164" from="add_ln30" to="zext_ln30_1" fromId="33" toId="36">
</dataflow>
<dataflow id="165" from="icmp_ln31" to="select_ln30_1" fromId="34" toId="37">
</dataflow>
<dataflow id="166" from="add_ln30" to="select_ln30_1" fromId="33" toId="37">
</dataflow>
<dataflow id="167" from="k_1" to="select_ln30_1" fromId="22" toId="37">
</dataflow>
<dataflow id="168" from="select_ln30_1" to="zext_ln35" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="select_ln30_1" to="trunc_ln35" fromId="37" toId="39">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_7_cast" fromId="139" toId="40">
</dataflow>
<dataflow id="171" from="trunc_ln35" to="tmp_7_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="172" from="StgValue_142" to="tmp_7_cast" fromId="142" toId="40">
</dataflow>
<dataflow id="173" from="icmp_ln31" to="select_ln30_2" fromId="34" toId="41">
</dataflow>
<dataflow id="174" from="zext_ln30_1" to="select_ln30_2" fromId="36" toId="41">
</dataflow>
<dataflow id="175" from="empty_38" to="select_ln30_2" fromId="27" toId="41">
</dataflow>
<dataflow id="176" from="icmp_ln31" to="xor_ln30" fromId="34" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_177" to="xor_ln30" fromId="177" toId="42">
</dataflow>
<dataflow id="179" from="j_load" to="icmp_ln32" fromId="31" toId="43">
</dataflow>
<dataflow id="181" from="StgValue_180" to="icmp_ln32" fromId="180" toId="43">
</dataflow>
<dataflow id="182" from="icmp_ln32" to="and_ln30" fromId="43" toId="44">
</dataflow>
<dataflow id="183" from="xor_ln30" to="and_ln30" fromId="42" toId="44">
</dataflow>
<dataflow id="184" from="select_ln30" to="add_ln31" fromId="35" toId="45">
</dataflow>
<dataflow id="185" from="StgValue_156" to="add_ln31" fromId="156" toId="45">
</dataflow>
<dataflow id="186" from="and_ln30" to="or_ln31" fromId="44" toId="46">
</dataflow>
<dataflow id="187" from="icmp_ln31" to="or_ln31" fromId="34" toId="46">
</dataflow>
<dataflow id="188" from="or_ln31" to="select_ln31" fromId="46" toId="47">
</dataflow>
<dataflow id="189" from="StgValue_124" to="select_ln31" fromId="124" toId="47">
</dataflow>
<dataflow id="190" from="j_load" to="select_ln31" fromId="31" toId="47">
</dataflow>
<dataflow id="191" from="add_ln31" to="empty_40" fromId="45" toId="48">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_8_cast" fromId="139" toId="49">
</dataflow>
<dataflow id="193" from="empty_40" to="tmp_8_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="194" from="StgValue_142" to="tmp_8_cast" fromId="142" toId="49">
</dataflow>
<dataflow id="195" from="tmp_8_cast" to="empty_41" fromId="49" toId="50">
</dataflow>
<dataflow id="196" from="zext_ln35" to="empty_41" fromId="38" toId="50">
</dataflow>
<dataflow id="197" from="icmp_ln31" to="select_ln30_3" fromId="34" toId="51">
</dataflow>
<dataflow id="198" from="StgValue_142" to="select_ln30_3" fromId="142" toId="51">
</dataflow>
<dataflow id="199" from="empty" to="select_ln30_3" fromId="25" toId="51">
</dataflow>
<dataflow id="200" from="and_ln30" to="select_ln31_1" fromId="44" toId="52">
</dataflow>
<dataflow id="201" from="empty_40" to="select_ln31_1" fromId="48" toId="52">
</dataflow>
<dataflow id="202" from="select_ln30_3" to="select_ln31_1" fromId="51" toId="52">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_9_cast" fromId="139" toId="53">
</dataflow>
<dataflow id="204" from="select_ln31_1" to="tmp_9_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="StgValue_142" to="tmp_9_cast" fromId="142" toId="53">
</dataflow>
<dataflow id="206" from="and_ln30" to="select_ln31_2" fromId="44" toId="54">
</dataflow>
<dataflow id="207" from="empty_41" to="select_ln31_2" fromId="50" toId="54">
</dataflow>
<dataflow id="208" from="select_ln30_2" to="select_ln31_2" fromId="41" toId="54">
</dataflow>
<dataflow id="209" from="select_ln31_2" to="select_ln31_2_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="210" from="v0" to="v0_addr" fromId="112" toId="56">
</dataflow>
<dataflow id="212" from="StgValue_211" to="v0_addr" fromId="211" toId="56">
</dataflow>
<dataflow id="213" from="select_ln31_2_cast" to="v0_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="214" from="v0_addr" to="v0_load" fromId="56" toId="57">
</dataflow>
<dataflow id="215" from="and_ln30" to="select_ln31_3" fromId="44" toId="58">
</dataflow>
<dataflow id="216" from="add_ln31" to="select_ln31_3" fromId="45" toId="58">
</dataflow>
<dataflow id="217" from="select_ln30" to="select_ln31_3" fromId="35" toId="58">
</dataflow>
<dataflow id="218" from="select_ln31" to="zext_ln35_1" fromId="47" toId="59">
</dataflow>
<dataflow id="219" from="tmp_7_cast" to="add_ln35" fromId="40" toId="60">
</dataflow>
<dataflow id="220" from="zext_ln35_1" to="add_ln35" fromId="59" toId="60">
</dataflow>
<dataflow id="221" from="add_ln35" to="zext_ln35_2" fromId="60" toId="61">
</dataflow>
<dataflow id="222" from="v1" to="v1_addr" fromId="113" toId="62">
</dataflow>
<dataflow id="223" from="StgValue_211" to="v1_addr" fromId="211" toId="62">
</dataflow>
<dataflow id="224" from="zext_ln35_2" to="v1_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="225" from="tmp_9_cast" to="add_ln37" fromId="53" toId="63">
</dataflow>
<dataflow id="226" from="zext_ln35_1" to="add_ln37" fromId="59" toId="63">
</dataflow>
<dataflow id="227" from="v1_addr" to="v10" fromId="62" toId="64">
</dataflow>
<dataflow id="228" from="select_ln31" to="add_ln32" fromId="47" toId="65">
</dataflow>
<dataflow id="229" from="StgValue_156" to="add_ln32" fromId="156" toId="65">
</dataflow>
<dataflow id="230" from="indvar_flatten8_load" to="add_ln31_1" fromId="32" toId="66">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln31_1" fromId="231" toId="66">
</dataflow>
<dataflow id="233" from="icmp_ln31" to="select_ln31_4" fromId="34" toId="67">
</dataflow>
<dataflow id="234" from="StgValue_231" to="select_ln31_4" fromId="231" toId="67">
</dataflow>
<dataflow id="235" from="add_ln31_1" to="select_ln31_4" fromId="66" toId="67">
</dataflow>
<dataflow id="236" from="add_ln30_1" to="store_ln30" fromId="29" toId="68">
</dataflow>
<dataflow id="237" from="indvar_flatten26" to="store_ln30" fromId="14" toId="68">
</dataflow>
<dataflow id="238" from="select_ln30_1" to="store_ln30" fromId="37" toId="69">
</dataflow>
<dataflow id="239" from="k" to="store_ln30" fromId="13" toId="69">
</dataflow>
<dataflow id="240" from="select_ln31_4" to="store_ln31" fromId="67" toId="70">
</dataflow>
<dataflow id="241" from="indvar_flatten8" to="store_ln31" fromId="12" toId="70">
</dataflow>
<dataflow id="242" from="select_ln31_3" to="store_ln31" fromId="58" toId="71">
</dataflow>
<dataflow id="243" from="i" to="store_ln31" fromId="11" toId="71">
</dataflow>
<dataflow id="244" from="add_ln32" to="store_ln32" fromId="65" toId="72">
</dataflow>
<dataflow id="245" from="j" to="store_ln32" fromId="10" toId="72">
</dataflow>
<dataflow id="246" from="v0_addr" to="v0_load" fromId="56" toId="73">
</dataflow>
<dataflow id="247" from="add_ln37" to="zext_ln37" fromId="63" toId="74">
</dataflow>
<dataflow id="248" from="C_partial" to="C_partial_addr" fromId="114" toId="75">
</dataflow>
<dataflow id="249" from="StgValue_211" to="C_partial_addr" fromId="211" toId="75">
</dataflow>
<dataflow id="250" from="zext_ln37" to="C_partial_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="251" from="v1_addr" to="v10" fromId="62" toId="76">
</dataflow>
<dataflow id="252" from="v0_load" to="v11" fromId="73" toId="77">
</dataflow>
<dataflow id="253" from="v10" to="v11" fromId="76" toId="77">
</dataflow>
<dataflow id="254" from="C_partial_addr" to="v12" fromId="75" toId="78">
</dataflow>
<dataflow id="255" from="v0_load" to="v11" fromId="73" toId="79">
</dataflow>
<dataflow id="256" from="v10" to="v11" fromId="76" toId="79">
</dataflow>
<dataflow id="257" from="C_partial_addr" to="v12" fromId="75" toId="80">
</dataflow>
<dataflow id="258" from="v12" to="v13" fromId="80" toId="81">
</dataflow>
<dataflow id="259" from="v11" to="v13" fromId="79" toId="81">
</dataflow>
<dataflow id="260" from="v12" to="v13" fromId="80" toId="82">
</dataflow>
<dataflow id="261" from="v11" to="v13" fromId="79" toId="82">
</dataflow>
<dataflow id="262" from="v12" to="v13" fromId="80" toId="83">
</dataflow>
<dataflow id="263" from="v11" to="v13" fromId="79" toId="83">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="264" toId="84">
</dataflow>
<dataflow id="267" from="l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_str" to="specloopname_ln0" fromId="266" toId="84">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecLoopTripCount" to="empty_39" fromId="268" toId="85">
</dataflow>
<dataflow id="271" from="StgValue_270" to="empty_39" fromId="270" toId="85">
</dataflow>
<dataflow id="272" from="StgValue_270" to="empty_39" fromId="270" toId="85">
</dataflow>
<dataflow id="273" from="StgValue_270" to="empty_39" fromId="270" toId="85">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="264" toId="86">
</dataflow>
<dataflow id="276" from="l_S_i_0_i_l_S_j_0_j_str" to="specloopname_ln0" fromId="275" toId="86">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="277" toId="87">
</dataflow>
<dataflow id="279" from="StgValue_115" to="specpipeline_ln32" fromId="115" toId="87">
</dataflow>
<dataflow id="281" from="StgValue_280" to="specpipeline_ln32" fromId="280" toId="87">
</dataflow>
<dataflow id="282" from="StgValue_280" to="specpipeline_ln32" fromId="280" toId="87">
</dataflow>
<dataflow id="283" from="StgValue_280" to="specpipeline_ln32" fromId="280" toId="87">
</dataflow>
<dataflow id="285" from="empty_18" to="specpipeline_ln32" fromId="284" toId="87">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="264" toId="88">
</dataflow>
<dataflow id="288" from="empty_11" to="specloopname_ln32" fromId="287" toId="88">
</dataflow>
<dataflow id="289" from="v13" to="store_ln39" fromId="83" toId="89">
</dataflow>
<dataflow id="290" from="C_partial_addr" to="store_ln39" fromId="75" toId="89">
</dataflow>
<dataflow id="291" from="icmp_ln30" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="292" from="icmp_ln30" to="StgValue_7" fromId="28" toId="7">
</dataflow>
</dataflows>


</stg>
