module half_adder_tb();
  reg a,b;
  wire sum,carry;
  
  half_adder dut(sum,carry,a,b);
  
  initial
    begin
      a=0;b=0;
      #10 a=0;b=1;
      #10 a=1;b=0;
      #10 a=1;b=1;
      #10 $stop;
    end
  initial begin
    $dumpfile("dumpfile.vcd");
    $dumpvars;
  end
endmodule

module half_adder(sum,carry,a,b);
input a,b;
  output sum,carry;
  
  xor xor_gate(sum,a,b);
  and and_gate(carry,a,b);
endmodule

