// Seed: 321203530
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  logic [7:0] id_5;
  id_6(
      .id_0(id_4), .id_1(id_5[1])
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
