//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 067R"
// Mon Oct 21 16:01:31 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std.vhd "
// file 1 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 2 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 3 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 4 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 5 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 6 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/arith.vhd "
// file 7 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 8 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/hyperents.vhd "
// file 9 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd "
// file 10 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd "
// file 11 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd "
// file 12 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd "
// file 13 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd "
// file 14 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd "
// file 15 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd "
// file 16 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd "
// file 17 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd "
// file 18 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd "
// file 19 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd "
// file 20 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd "
// file 21 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd "
// file 22 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd "
// file 23 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd "
// file 24 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd "
// file 25 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd "
// file 26 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd "
// file 27 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd "
// file 28 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd "
// file 29 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd "
// file 30 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd "
// file 31 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd "
// file 32 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd "
// file 33 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd "
// file 34 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd "
// file 35 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd "
// file 36 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd "
// file 37 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd "
// file 38 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd "
// file 39 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd "
// file 40 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd "
// file 41 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd "
// file 42 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd "
// file 43 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd "
// file 44 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd "
// file 45 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd "
// file 46 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd "
// file 47 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd "
// file 48 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd "
// file 49 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd "
// file 50 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd "
// file 51 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd "
// file 52 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd "
// file 53 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd "
// file 54 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd "
// file 55 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd "
// file 56 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd "
// file 57 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd "
// file 58 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd "
// file 59 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd "
// file 60 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd "
// file 61 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd "
// file 62 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd "
// file 63 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd "
// file 64 "\/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/nlconst.dat "
// file 65 "\/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL0_i,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL0_i ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0_i ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
  CFG1 GL0_INST_RNISB99 (
	.A(FCCC_C0_0_GL0),
	.Y(FCCC_C0_0_GL0_i)
);
defparam GL0_INST_RNISB99.INIT=2'h1;
// @9:103
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @9:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FA8000045574000718C6318C2318C1DEC0404040800104;
defparam CCC_INST.VCOFREQUENCY=640.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL0_i,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL0_i ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL0_i ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @15:205
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL0_i(FCCC_C0_0_GL0_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module neorv32_fifo_2_17_false_false_false_1 (
  rdata_0,
  instr_be_1_sqmuxa,
  restart,
  state2,
  un1_full,
  un3_empty,
  N_969,
  N_112_mux,
  N_511_mux,
  N_510_mux,
  N_509_mux,
  N_508_mux,
  N_519_mux,
  N_518_mux,
  N_505_mux,
  N_517_mux,
  N_503_mux,
  N_502_mux,
  N_501_mux,
  N_500_mux,
  N_521_mux,
  N_520_mux,
  N_497_mux,
  N_514_mux,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
output [16:0] rdata_0 ;
input instr_be_1_sqmuxa ;
input restart ;
output state2 ;
input un1_full ;
output un3_empty ;
input N_969 ;
input N_112_mux ;
input N_511_mux ;
input N_510_mux ;
input N_509_mux ;
input N_508_mux ;
input N_519_mux ;
input N_518_mux ;
input N_505_mux ;
input N_517_mux ;
input N_503_mux ;
input N_502_mux ;
input N_501_mux ;
input N_500_mux ;
input N_521_mux ;
input N_520_mux ;
input N_497_mux ;
input N_514_mux ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire instr_be_1_sqmuxa ;
wire restart ;
wire state2 ;
wire un1_full ;
wire un3_empty ;
wire N_969 ;
wire N_112_mux ;
wire N_511_mux ;
wire N_510_mux ;
wire N_509_mux ;
wire N_508_mux ;
wire N_519_mux ;
wire N_518_mux ;
wire N_505_mux ;
wire N_517_mux ;
wire N_503_mux ;
wire N_502_mux ;
wire N_501_mux ;
wire N_500_mux ;
wire N_521_mux ;
wire N_520_mux ;
wire N_497_mux ;
wire N_514_mux ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [1:0] w_pnt_Z;
wire [1:0] w_nxt_Z;
wire [1:0] r_pnt_Z;
wire [1:0] r_nxt_Z;
wire [17:17] fifo_mem_fifo_mem_0_0_A_DOUT;
wire [0:0] r_pnt_ff_0_0;
wire VCC ;
wire GND ;
wire un2_match_Z ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
// @25:74
  SLE \w_pnt[1]  (
	.Q(w_pnt_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \w_pnt[0]  (
	.Q(w_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \r_pnt[1]  (
	.Q(r_pnt_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \r_pnt[0]  (
	.Q(r_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:50
  RAM64x18 fifo_mem_fifo_mem_0_0 (
	.A_DOUT({fifo_mem_fifo_mem_0_0_A_DOUT[17], rdata_0[16:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, GND, r_pnt_ff_0_0[0], GND, GND, GND, GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, GND, r_pnt_ff_0_0[0], GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, GND, w_pnt_Z[0], GND, GND, GND, GND}),
	.C_DIN({GND, N_112_mux, N_511_mux, N_510_mux, N_509_mux, N_508_mux, N_519_mux, N_518_mux, N_505_mux, N_517_mux, N_503_mux, N_502_mux, N_501_mux, N_500_mux, N_521_mux, N_520_mux, N_497_mux, N_514_mux}),
	.C_WEN(N_969),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam fifo_mem_fifo_mem_0_0.RAMINDEX="fifo_mem[16:0]%2%17%SPEED%0%0%MICRO_RAM";
// @25:94
  CFG2 un2_match (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.Y(un2_match_Z)
);
defparam un2_match.INIT=4'h6;
// @25:96
  CFG3 \check_large.un3_empty  (
	.A(un2_match_Z),
	.B(w_pnt_Z[1]),
	.C(r_pnt_Z[1]),
	.Y(un3_empty)
);
defparam \check_large.un3_empty .INIT=8'h41;
// @27:338
  CFG4 \fetch_engine_fsm.fetch_engine.state2  (
	.A(w_pnt_Z[1]),
	.B(r_pnt_Z[1]),
	.C(un1_full),
	.D(un2_match_Z),
	.Y(state2)
);
defparam \fetch_engine_fsm.fetch_engine.state2 .INIT=16'h0F09;
// @25:84
  CFG3 \w_nxt[0]  (
	.A(N_969),
	.B(w_pnt_Z[0]),
	.C(restart),
	.Y(w_nxt_Z[0])
);
defparam \w_nxt[0] .INIT=8'h06;
// @25:84
  CFG4 \w_nxt[1]  (
	.A(w_pnt_Z[0]),
	.B(w_pnt_Z[1]),
	.C(N_969),
	.D(restart),
	.Y(w_nxt_Z[1])
);
defparam \w_nxt[1] .INIT=16'h006C;
// @25:85
  CFG3 \r_nxt[0]  (
	.A(restart),
	.B(instr_be_1_sqmuxa),
	.C(r_pnt_Z[0]),
	.Y(r_nxt_Z[0])
);
defparam \r_nxt[0] .INIT=8'h14;
// @25:85
  CFG4 \r_nxt[1]  (
	.A(restart),
	.B(instr_be_1_sqmuxa),
	.C(r_pnt_Z[1]),
	.D(r_pnt_Z[0]),
	.Y(r_nxt_Z[1])
);
defparam \r_nxt[1] .INIT=16'h1450;
// @25:202
  CFG2 \r_pnt_ff_0[0]  (
	.A(r_nxt_Z[0]),
	.B(restart),
	.Y(r_pnt_ff_0_0[0])
);
defparam \r_pnt_ff_0[0] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_2_17_false_false_false_1 */

module neorv32_fifo_2_17_false_false_false_0 (
  ir,
  xcsr_addr_0,
  xcsr_addr_1,
  xcsr_addr_2,
  xcsr_addr_3,
  xcsr_addr_4,
  xcsr_addr_10,
  rf_rs1,
  restart,
  un1_full,
  N_969,
  N_483_mux,
  N_482_mux,
  N_466_mux,
  N_465_mux,
  N_464_mux,
  N_495_mux,
  N_494_mux,
  N_493_mux,
  N_492_mux,
  N_491_mux,
  N_490_mux,
  N_489_mux,
  N_488_mux,
  N_487_mux,
  N_513_mux,
  N_512_mux,
  instr_be_1_sqmuxa,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
output [31:25] ir ;
output xcsr_addr_0 ;
output xcsr_addr_1 ;
output xcsr_addr_2 ;
output xcsr_addr_3 ;
output xcsr_addr_4 ;
output xcsr_addr_10 ;
output [4:1] rf_rs1 ;
input restart ;
output un1_full ;
input N_969 ;
input N_483_mux ;
input N_482_mux ;
input N_466_mux ;
input N_465_mux ;
input N_464_mux ;
input N_495_mux ;
input N_494_mux ;
input N_493_mux ;
input N_492_mux ;
input N_491_mux ;
input N_490_mux ;
input N_489_mux ;
input N_488_mux ;
input N_487_mux ;
input N_513_mux ;
input N_512_mux ;
input instr_be_1_sqmuxa ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire xcsr_addr_0 ;
wire xcsr_addr_1 ;
wire xcsr_addr_2 ;
wire xcsr_addr_3 ;
wire xcsr_addr_4 ;
wire xcsr_addr_10 ;
wire restart ;
wire un1_full ;
wire N_969 ;
wire N_483_mux ;
wire N_482_mux ;
wire N_466_mux ;
wire N_465_mux ;
wire N_464_mux ;
wire N_495_mux ;
wire N_494_mux ;
wire N_493_mux ;
wire N_492_mux ;
wire N_491_mux ;
wire N_490_mux ;
wire N_489_mux ;
wire N_488_mux ;
wire N_487_mux ;
wire N_513_mux ;
wire N_512_mux ;
wire instr_be_1_sqmuxa ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [1:0] w_pnt_Z;
wire [1:0] w_nxt_Z;
wire [1:0] r_pnt_Z;
wire [1:0] r_nxt_Z;
wire [0:0] r_pnt_ff_0_Z;
wire VCC ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
// @25:74
  SLE \w_pnt[1]  (
	.Q(w_pnt_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \w_pnt[0]  (
	.Q(w_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \r_pnt[1]  (
	.Q(r_pnt_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \r_pnt[0]  (
	.Q(r_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:50
  RAM64x18 fifo_mem_fifo_mem_0_0 (
	.A_DOUT({NC1, NC0, ir[31], xcsr_addr_10, ir[29:25], xcsr_addr_4, xcsr_addr_3, xcsr_addr_2, xcsr_addr_1, xcsr_addr_0, rf_rs1[4:1]}),
	.B_DOUT({NC19, NC18, NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2}),
	.BUSY(NC20),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(FCCC_C0_0_GL0),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(rstn_sys),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(instr_be_1_sqmuxa),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, GND, GND, GND, r_pnt_ff_0_Z[0], GND, GND, GND, GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, GND, GND, GND, r_pnt_ff_0_Z[0], GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, GND, GND, GND, GND, w_pnt_Z[0], GND, GND, GND, GND}),
	.C_DIN({GND, GND, N_483_mux, N_482_mux, N_466_mux, N_465_mux, N_464_mux, N_495_mux, N_494_mux, N_493_mux, N_492_mux, N_491_mux, N_490_mux, N_489_mux, N_488_mux, N_487_mux, N_513_mux, N_512_mux}),
	.C_WEN(N_969),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam fifo_mem_fifo_mem_0_0.RAMINDEX="fifo_mem[16:0]%2%16%SPEED%0%0%MICRO_RAM";
// @25:95
  CFG4 \check_large.un1_full  (
	.A(w_pnt_Z[1]),
	.B(r_pnt_Z[1]),
	.C(w_pnt_Z[0]),
	.D(r_pnt_Z[0]),
	.Y(un1_full)
);
defparam \check_large.un1_full .INIT=16'h6006;
// @25:84
  CFG3 \w_nxt[0]  (
	.A(N_969),
	.B(w_pnt_Z[0]),
	.C(restart),
	.Y(w_nxt_Z[0])
);
defparam \w_nxt[0] .INIT=8'h06;
// @25:84
  CFG4 \w_nxt[1]  (
	.A(w_pnt_Z[0]),
	.B(w_pnt_Z[1]),
	.C(N_969),
	.D(restart),
	.Y(w_nxt_Z[1])
);
defparam \w_nxt[1] .INIT=16'h006C;
// @25:85
  CFG3 \r_nxt[0]  (
	.A(restart),
	.B(instr_be_1_sqmuxa),
	.C(r_pnt_Z[0]),
	.Y(r_nxt_Z[0])
);
defparam \r_nxt[0] .INIT=8'h14;
// @25:85
  CFG4 \r_nxt[1]  (
	.A(restart),
	.B(instr_be_1_sqmuxa),
	.C(r_pnt_Z[1]),
	.D(r_pnt_Z[0]),
	.Y(r_nxt_Z[1])
);
defparam \r_nxt[1] .INIT=16'h1450;
// @25:202
  CFG2 \r_pnt_ff_0[0]  (
	.A(r_nxt_Z[0]),
	.B(restart),
	.Y(r_pnt_ff_0_Z[0])
);
defparam \r_pnt_ff_0[0] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_2_17_false_false_false_0 */

module neorv32_cpu_control (
  alu_add,
  rs1,
  un1_cmp_0_data_tmp_0,
  alu_cmp_0,
  bus_rsp_i_0,
  un1_neorv32_cpu_inst_0,
  imm,
  alu_op,
  csr_rdata,
  addr_0,
  curr_pc,
  link_pc,
  xcsr_addr_4,
  xcsr_addr_3,
  xcsr_addr_2,
  xcsr_addr_1,
  xcsr_addr_0,
  xcsr_addr_10,
  rf_rs1,
  addr,
  mar,
  firq,
  rf_rd,
  ir_funct3_i,
  ir_funct3_0,
  alu_cp_trig_0,
  state_0,
  N_512_mux,
  N_513_mux,
  N_487_mux,
  N_488_mux,
  N_489_mux,
  N_490_mux,
  N_491_mux,
  N_492_mux,
  N_493_mux,
  N_494_mux,
  N_495_mux,
  N_464_mux,
  N_465_mux,
  N_466_mux,
  N_482_mux,
  N_483_mux,
  N_514_mux,
  N_497_mux,
  N_520_mux,
  N_521_mux,
  N_500_mux,
  N_501_mux,
  N_502_mux,
  N_503_mux,
  N_517_mux,
  N_505_mux,
  N_518_mux,
  N_519_mux,
  N_508_mux,
  N_509_mux,
  N_510_mux,
  N_511_mux,
  rf_wb_en_0,
  N_351_0,
  N_353_0,
  cp_done,
  N_112_mux,
  cpu_trap,
  lsu_wait_i,
  mtime_irq,
  lsu_mo_we,
  lsu_rw,
  alu_opa_mux,
  alu_opb_mux,
  alu_sub,
  rf_zero_we,
  alu_unsigned,
  lsu_req,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [31:1] alu_add ;
input [31:0] rs1 ;
input un1_cmp_0_data_tmp_0 ;
input alu_cmp_0 ;
input bus_rsp_i_0 ;
output un1_neorv32_cpu_inst_0 ;
output [31:0] imm ;
output [2:0] alu_op ;
output [31:0] csr_rdata ;
output [31:2] addr_0 ;
output [31:1] curr_pc ;
output [31:1] link_pc ;
output xcsr_addr_4 ;
output xcsr_addr_3 ;
output xcsr_addr_2 ;
output xcsr_addr_1 ;
output xcsr_addr_0 ;
output xcsr_addr_10 ;
output [4:0] rf_rs1 ;
input [31:2] addr ;
input [1:0] mar ;
input [2:1] firq ;
output [4:0] rf_rd ;
output [1:0] ir_funct3_i ;
output ir_funct3_0 ;
output alu_cp_trig_0 ;
output state_0 ;
input N_512_mux ;
input N_513_mux ;
input N_487_mux ;
input N_488_mux ;
input N_489_mux ;
input N_490_mux ;
input N_491_mux ;
input N_492_mux ;
input N_493_mux ;
input N_494_mux ;
input N_495_mux ;
input N_464_mux ;
input N_465_mux ;
input N_466_mux ;
input N_482_mux ;
input N_483_mux ;
input N_514_mux ;
input N_497_mux ;
input N_520_mux ;
input N_521_mux ;
input N_500_mux ;
input N_501_mux ;
input N_502_mux ;
input N_503_mux ;
input N_517_mux ;
input N_505_mux ;
input N_518_mux ;
input N_519_mux ;
input N_508_mux ;
input N_509_mux ;
input N_510_mux ;
input N_511_mux ;
output rf_wb_en_0 ;
input N_351_0 ;
input N_353_0 ;
input cp_done ;
input N_112_mux ;
output cpu_trap ;
input lsu_wait_i ;
input mtime_irq ;
output lsu_mo_we ;
output lsu_rw ;
output alu_opa_mux ;
output alu_opb_mux ;
output alu_sub ;
output rf_zero_we ;
output alu_unsigned ;
output lsu_req ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire un1_cmp_0_data_tmp_0 ;
wire alu_cmp_0 ;
wire bus_rsp_i_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire xcsr_addr_4 ;
wire xcsr_addr_3 ;
wire xcsr_addr_2 ;
wire xcsr_addr_1 ;
wire xcsr_addr_0 ;
wire xcsr_addr_10 ;
wire ir_funct3_0 ;
wire alu_cp_trig_0 ;
wire state_0 ;
wire N_512_mux ;
wire N_513_mux ;
wire N_487_mux ;
wire N_488_mux ;
wire N_489_mux ;
wire N_490_mux ;
wire N_491_mux ;
wire N_492_mux ;
wire N_493_mux ;
wire N_494_mux ;
wire N_495_mux ;
wire N_464_mux ;
wire N_465_mux ;
wire N_466_mux ;
wire N_482_mux ;
wire N_483_mux ;
wire N_514_mux ;
wire N_497_mux ;
wire N_520_mux ;
wire N_521_mux ;
wire N_500_mux ;
wire N_501_mux ;
wire N_502_mux ;
wire N_503_mux ;
wire N_517_mux ;
wire N_505_mux ;
wire N_518_mux ;
wire N_519_mux ;
wire N_508_mux ;
wire N_509_mux ;
wire N_510_mux ;
wire N_511_mux ;
wire rf_wb_en_0 ;
wire N_351_0 ;
wire N_353_0 ;
wire cp_done ;
wire N_112_mux ;
wire cpu_trap ;
wire lsu_wait_i ;
wire mtime_irq ;
wire lsu_mo_we ;
wire lsu_rw ;
wire alu_opa_mux ;
wire alu_opb_mux ;
wire alu_sub ;
wire rf_zero_we ;
wire alu_unsigned ;
wire lsu_req ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [6:0] cause;
wire [31:0] hi_0;
wire [31:0] hi_0_s;
wire [31:0] hi_2;
wire [31:0] hi_2_s;
wire [31:0] lo_0_Z;
wire [31:0] lo_0_lm;
wire [31:0] lo_2_Z;
wire [31:0] lo_2_lm;
wire [0:0] ovf_2;
wire [31:0] lo_2_cry;
wire [0:0] ovf_0;
wire [31:0] lo_0_cry;
wire [0:0] env_pending3_i;
wire [31:0] ir;
wire [12:0] state_Z;
wire [12:0] state_ns;
wire [0:0] state_0_Z;
wire [31:0] mscratch;
wire [27:1] xcsr_wdata_o_Z;
wire [31:0] xcsr_wdata_o;
wire [31:0] mtvec;
wire [16:0] rdata_0;
wire [6:1] irq_pnd;
wire [5:0] mcause;
wire [5:0] mcause_7;
wire [15:0] mie_firq;
wire [31:0] mtval;
wire [31:0] mtinst;
wire [31:1] next_pc;
wire [31:1] next_pc_9;
wire [27:4] pc_5;
wire [6:5] mtvec_7;
wire [31:1] mepc;
wire [31:1] mepc_8;
wire [31:0] rdata_6;
wire [8:0] exc_buf;
wire [8:1] exc_buf_13;
wire [2:1] mcountinhibit;
wire [30:1] imm_o_6;
wire [1:1] alu_op_0;
wire [10:7] imm_o_6_i_i_a2;
wire [9:0] cnt_Z;
wire [3:0] cause_33;
wire [6:1] irq_buf;
wire [6:6] irq_buf_8;
wire [5:5] irq_buf_7;
wire [1:1] irq_buf_4;
wire [2:2] we_hi_0_a2_0_a2_2_RNIG3KS_S;
wire [2:2] we_hi_0_a2_0_a2_2_RNIG3KS_Y;
wire [0:0] we_hi_2;
wire [30:0] hi_2_cry;
wire [0:0] hi_2_RNI6VG52_Y;
wire [1:1] hi_2_RNIV15M3_Y;
wire [2:2] hi_2_RNIBNIT4_Y;
wire [3:3] hi_2_RNI8U6E6_Y;
wire [4:4] hi_2_RNI77RU7_Y;
wire [5:5] hi_2_RNI8IFF9_Y;
wire [6:6] hi_2_RNIBV30B_Y;
wire [7:7] hi_2_RNIGEOGC_Y;
wire [8:8] hi_2_RNIM38TD_Y;
wire [9:9] hi_2_RNIVMSDF_Y;
wire [10:10] hi_2_RNIOBDUG_Y;
wire [11:11] hi_2_RNII5TLI_Y;
wire [12:12] hi_2_RNIE1DDK_Y;
wire [13:13] hi_2_RNICVS4M_Y;
wire [14:14] hi_2_RNIDSDLN_Y;
wire [15:15] hi_2_RNIGSNAP_Y;
wire [16:16] hi_2_RNILT8RQ_Y;
wire [17:17] hi_2_RNIS0QBS_Y;
wire [18:18] hi_2_RNI49A3U_Y;
wire [19:19] hi_2_RNIFGRJV_Y;
wire [20:20] hi_2_RNIAA7911_Y;
wire [21:21] hi_2_RNI68P031_Y;
wire [22:22] hi_2_RNI55CH41_Y;
wire [23:23] hi_2_RNI64V161_Y;
wire [24:24] hi_2_RNI95II71_Y;
wire [25:25] hi_2_RNIE9U791_Y;
wire [26:26] hi_2_RNIKHGVA1_Y;
wire [27:27] hi_2_RNITO3GC1_Y;
wire [28:28] hi_2_RNI83G5E1_Y;
wire [29:29] hi_2_RNILFSQF1_Y;
wire [31:31] hi_2_RNO_FCO;
wire [31:31] hi_2_RNO_Y;
wire [30:30] hi_2_RNIIDAGH1_Y;
wire [2:2] we_hi_0_a2_0_a2_2_RNIGJEO_S;
wire [2:2] we_hi_0_a2_0_a2_2_RNIGJEO_Y;
wire [30:0] hi_0_cry;
wire [0:0] hi_0_RNI4PVQ1_Y;
wire [1:1] hi_0_RNIR5853_Y;
wire [2:2] hi_0_RNI55A64_Y;
wire [3:3] hi_0_RNI0MIG5_Y;
wire [4:4] hi_0_RNIT8RQ6_Y;
wire [5:5] hi_0_RNIST358_Y;
wire [6:6] hi_0_RNITKCF9_Y;
wire [7:7] hi_0_RNI0ELPA_Y;
wire [8:8] hi_0_RNI4DPVB_Y;
wire [9:9] hi_0_RNIBA2AD_Y;
wire [10:10] hi_0_RNI271EE_Y;
wire [11:11] hi_0_RNIQ8VOF_Y;
wire [12:12] hi_0_RNIKCT3H_Y;
wire [13:13] hi_0_RNIGIREI_Y;
wire [14:14] hi_0_RNIFNQIJ_Y;
wire [15:15] hi_0_RNIGVIRK_Y;
wire [16:16] hi_0_RNIJ8IVL_Y;
wire [17:17] hi_0_RNIOJH3N_Y;
wire [18:18] hi_0_RNIU3GEO_Y;
wire [19:19] hi_0_RNI7JFIP_Y;
wire [20:20] hi_0_RNI0L9RQ_Y;
wire [21:21] hi_0_RNIQQ96S_Y;
wire [22:22] hi_0_RNINVAAT_Y;
wire [23:23] hi_0_RNIM6CEU_Y;
wire [24:24] hi_0_RNINFDIV_Y;
wire [25:25] hi_0_RNIQR7R01_Y;
wire [26:26] hi_0_RNIUB8621_Y;
wire [27:27] hi_0_RNI5R9A31_Y;
wire [28:28] hi_0_RNIED4J41_Y;
wire [29:29] hi_0_RNIP1VR51_Y;
wire [31:31] hi_0_RNO_FCO;
wire [31:31] hi_0_RNO_Y;
wire [30:30] hi_0_RNIK7R471_Y;
wire [1:1] state_RNIPNLE_FCO;
wire [1:1] state_RNIPNLE_S;
wire [1:1] state_RNIPNLE_Y;
wire [2:2] pc_RNIHBKG1_Y;
wire [3:3] pc_RNIB1JI2_Y;
wire [4:4] pc_RNI7PHK3_Y;
wire [5:5] pc_RNI5JGM4_Y;
wire [6:6] pc_RNI5FFO5_Y;
wire [7:7] pc_RNI7DEQ6_Y;
wire [8:8] pc_RNIBDDS7_Y;
wire [9:9] pc_RNIHFCU8_Y;
wire [10:10] pc_RNI772P9_Y;
wire [11:11] pc_RNIV0OJA_Y;
wire [12:12] pc_RNIPSDEB_Y;
wire [13:13] pc_RNILQ39C_Y;
wire [14:14] pc_RNIJQP3D_Y;
wire [15:15] pc_RNIJSFUD_Y;
wire [16:16] pc_RNIL06PE_Y;
wire [17:17] pc_RNIP6SJF_Y;
wire [18:18] pc_RNIVEIEG_Y;
wire [19:19] pc_RNI7P89H_Y;
wire [20:20] pc_RNIVK04I_Y;
wire [21:21] pc_RNIPIOUI_Y;
wire [22:22] pc_RNILIGPJ_Y;
wire [23:23] pc_RNIJK8KK_Y;
wire [24:24] pc_RNIJO0FL_Y;
wire [25:25] pc_RNILUO9M_Y;
wire [26:26] pc_RNIP6H4N_Y;
wire [27:27] pc_RNIVG9VN_Y;
wire [28:28] pc_RNI7T1QO_Y;
wire [29:29] pc_RNIHBQKP_Y;
wire [31:31] pc_RNO_FCO;
wire [31:31] pc_RNO_Y;
wire [30:30] pc_RNIBBKFQ_Y;
wire [0:0] inc_0_RNI64MF_FCO;
wire [0:0] inc_0_RNI64MF_S;
wire [0:0] inc_0_RNI64MF_Y;
wire [31:0] lo_0_s;
wire [0:0] lo_0_RNID1EM_Y;
wire [1:1] lo_0_RNILV5T_Y;
wire [2:2] lo_0_RNIUUT31_Y;
wire [3:3] lo_0_RNI8VLA1_Y;
wire [4:4] lo_0_RNIJ0EH1_Y;
wire [5:5] lo_0_RNIV26O1_Y;
wire [6:6] lo_0_RNIC6UU1_Y;
wire [7:7] lo_0_RNIQAM52_Y;
wire [8:8] lo_0_RNI9GEC2_Y;
wire [9:9] lo_0_RNIPM6J2_Y;
wire [10:10] lo_0_RNIHHR13_Y;
wire [11:11] lo_0_RNIADGG3_Y;
wire [12:12] lo_0_RNI4A5V3_Y;
wire [13:13] lo_0_RNIV7QD4_Y;
wire [14:14] lo_0_RNIR6FS4_Y;
wire [15:15] lo_0_RNIO64B5_Y;
wire [16:16] lo_0_RNIM7PP5_Y;
wire [17:17] lo_0_RNIL9E86_Y;
wire [18:18] lo_0_RNILC3N6_Y;
wire [19:19] lo_0_RNIMGO57_Y;
wire [20:20] lo_0_RNIFDEK7_Y;
wire [21:21] lo_0_RNI9B438_Y;
wire [22:22] lo_0_RNI4AQH8_Y;
wire [23:23] lo_0_RNI0AG09_Y;
wire [24:24] lo_0_RNITA6F9_Y;
wire [25:25] lo_0_RNIRCST9_Y;
wire [26:26] lo_0_RNIQFICA_Y;
wire [27:27] lo_0_RNIQJ8RA_Y;
wire [28:28] lo_0_RNIROU9B_Y;
wire [29:29] lo_0_RNITUKOB_Y;
wire [30:30] lo_0_RNINTB7C_Y;
wire [31:31] lo_0_RNIIT2MC_Y;
wire [0:0] inc_2_RNI8AS1_FCO;
wire [0:0] inc_2_RNI8AS1_S;
wire [0:0] inc_2_RNI8AS1_Y;
wire [31:0] lo_2_s;
wire [0:0] lo_2_RNIHDQA_Y;
wire [1:1] lo_2_RNIRHOJ_Y;
wire [2:2] lo_2_RNI6NMS_Y;
wire [3:3] lo_2_RNIITK51_Y;
wire [4:4] lo_2_RNIV4JE1_Y;
wire [5:5] lo_2_RNIDDHN1_Y;
wire [6:6] lo_2_RNISMF02_Y;
wire [7:7] lo_2_RNIC1E92_Y;
wire [8:8] lo_2_RNITCCI2_Y;
wire [9:9] lo_2_RNIFPAR2_Y;
wire [10:10] lo_2_RNI9SB23_Y;
wire [11:11] lo_2_RNI40D93_Y;
wire [12:12] lo_2_RNI05EG3_Y;
wire [13:13] lo_2_RNITAFN3_Y;
wire [14:14] lo_2_RNIRHGU3_Y;
wire [15:15] lo_2_RNIQPH54_Y;
wire [16:16] lo_2_RNIQ2JC4_Y;
wire [17:17] lo_2_RNIRCKJ4_Y;
wire [18:18] lo_2_RNITNLQ4_Y;
wire [19:19] lo_2_RNI04N15_Y;
wire [20:20] lo_2_RNIR8P85_Y;
wire [21:21] lo_2_RNINERF5_Y;
wire [22:22] lo_2_RNIKLTM5_Y;
wire [23:23] lo_2_RNIITVT5_Y;
wire [24:24] lo_2_RNIH6256_Y;
wire [25:25] lo_2_RNIHG4C6_Y;
wire [26:26] lo_2_RNIIR6J6_Y;
wire [27:27] lo_2_RNIK79Q6_Y;
wire [28:28] lo_2_RNINKB17_Y;
wire [29:29] lo_2_RNIR2E87_Y;
wire [30:30] lo_2_RNIN9HF7_Y;
wire [31:31] lo_2_RNIKHKM7_Y;
wire [4:4] rdata_6_0_0_a2_11_0;
wire [7:7] rdata_6_0_0_a2_2;
wire [7:7] rdata_6_0_0_a2_3;
wire [7:7] rdata_6_0_0_a2_3_0_RNI7FQ91;
wire [31:0] rdata_6_0_0_6;
wire [30:1] rdata_6_0_0_5;
wire [24:0] rdata_6_0_0_2;
wire [31:0] rdata_6_0_0_3;
wire [31:0] rdata_6_0_0_1;
wire [31:1] rdata_6_0_0_0;
wire [31:0] rdata_6_0_0_4;
wire [12:12] rdata_6_0_0_4_1;
wire [1:1] cause_33_m9_2;
wire [0:0] cause_33_1;
wire [19:12] imm_o_6_1;
wire [30:15] xcsr_wdata_o_1_o2_1_a2_0;
wire [26:8] xcsr_wdata_o_1_0_a2_0;
wire [3:3] ir_RNIVOTE;
wire [27:1] tmp_v_Z;
wire [31:2] next_pc_9_iv_0_0_0;
wire [27:1] next_pc_9_iv_0_0;
wire [4:4] rdata_6_0_0_a2_0_3;
wire [4:4] rdata_6_0_0_a2_0_2;
wire [24:24] rdata_6_0_0_a2_6;
wire [24:24] rdata_6_0_0_a2_5;
wire [24:24] rdata_6_0_0_a2_4;
wire [0:0] state_ns_0_3_0_0_a2_1_4;
wire [0:0] state_ns_0_3_0_0_a2_1_3;
wire [11:11] state_ns_i_0_0_0;
wire [2:2] mtvec_7_i_0_a2_1_0;
wire [27:3] mepc_8_1;
wire [31:15] mepc_8_1_0_0;
wire [2:2] mepc_8_1_m2_0_0;
wire [31:31] xcsr_wdata_o_1_o2_1_o2_0_Z;
wire [3:3] exc_buf_13_0_0_a2_0_2;
wire [6:2] next_pc_9_iv_0_0_1;
wire [0:0] rdata_6_0_0_a2_8_1;
wire [2:2] rdata_6_0_0_a2_9_1;
wire [7:7] state_ns_i_0;
wire [2:0] we_lo;
wire [11:11] imm_o_6_i_0_0;
wire [1:1] cause_33_m9_1;
wire [0:0] state_ns_0_1;
wire [0:0] state_ns_0_2;
wire [0:0] state_ns_0_3;
wire [0:0] state_ns_0_5;
wire [31:2] rdata_6_0_0_8;
wire [11:0] rdata_6_0_0_7;
wire [7:7] rdata_6_0_0_10;
wire N_273_i ;
wire VCC ;
wire hi_0e ;
wire GND ;
wire hi_2e ;
wire lo_2 ;
wire inc_2_2 ;
wire lo_0 ;
wire inc_0_2 ;
wire lsu_req_0_sqmuxa ;
wire N_1088 ;
wire we ;
wire N_1885_i ;
wire N_1884_i ;
wire alu_opb_mux2 ;
wire N_1882_i ;
wire alu_opa_mux2 ;
wire env_pending ;
wire sleep_mode_Z ;
wire sleep_mode2 ;
wire rf_wb_en ;
wire N_44 ;
wire restart ;
wire N_130 ;
wire N_1879_i ;
wire N_158 ;
wire N_987_i ;
wire N_1023_i ;
wire N_1385_i ;
wire N_1018_i ;
wire N_1016_i ;
wire N_411_i_0 ;
wire mscratch_1_sqmuxa ;
wire mie_mei ;
wire mie_mei_1_sqmuxa ;
wire mie_msi ;
wire mie_mti ;
wire mtvec3 ;
wire mtvec_1_sqmuxa ;
wire mstatus_mie ;
wire N_153_i ;
wire mstatus_mie21_i_0_0 ;
wire mstatus_mpie ;
wire N_151_i ;
wire instr_be_1_sqmuxa ;
wire env_enter_0_sqmuxa_2_i_0_0 ;
wire N_1096 ;
wire N_1103 ;
wire mstatus_mie19 ;
wire un17_cpu_extension_riscv_sdext_0_a2_0_a2 ;
wire state_4_i ;
wire N_266_i ;
wire N_1104 ;
wire N_1105 ;
wire N_1090 ;
wire N_1089 ;
wire N_198_i ;
wire N_200_i ;
wire N_202_i ;
wire N_1095 ;
wire N_1094 ;
wire N_1093 ;
wire N_1092 ;
wire N_1091 ;
wire env_enter_0_sqmuxa_1_i_0_0 ;
wire N_1956_i ;
wire N_267_i ;
wire mcountinhibit_1_sqmuxa ;
wire N_1893_i ;
wire N_1894_i ;
wire N_1895_i ;
wire N_1109_i ;
wire N_1106_i ;
wire N_1888_i ;
wire cnt_add_cry_2_0_S ;
wire cnt_add_cry_1_0_S ;
wire cnt_add_axb_0_i ;
wire N_155_i ;
wire N_1880_i ;
wire N_1887_i ;
wire cnt_add_s_9_S ;
wire cnt_add_cry_8_0_S ;
wire cnt_add_cry_7_0_S ;
wire cnt_add_cry_6_0_S ;
wire cnt_add_cry_5_0_S ;
wire cnt_add_cry_4_0_S ;
wire cnt_add_cry_3_0_S ;
wire hi_2_cry_cy ;
wire N_1803 ;
wire hi_0_cry_cy ;
wire N_1957 ;
wire cnt_add_cry_0 ;
wire cnt_add_cry_0_0_S ;
wire cnt_add_cry_0_0_Y ;
wire cnt_add_cry_1 ;
wire cnt_add_cry_1_0_Y ;
wire cnt_add_cry_2 ;
wire cnt_add_cry_2_0_Y ;
wire cnt_add_cry_3 ;
wire cnt_add_cry_3_0_Y ;
wire cnt_add_cry_4 ;
wire cnt_add_cry_4_0_Y ;
wire cnt_add_cry_5 ;
wire cnt_add_cry_5_0_Y ;
wire cnt_add_cry_6 ;
wire cnt_add_cry_6_0_Y ;
wire cnt_add_cry_7 ;
wire cnt_add_cry_7_0_Y ;
wire cnt_add_s_9_FCO ;
wire cnt_add_s_9_Y ;
wire cnt_add_cry_8 ;
wire cnt_add_cry_8_0_Y ;
wire pc_5_i_m2_cry_0 ;
wire pc_5_i_m2_cry_1 ;
wire pc_5_i_m2_cry_2 ;
wire pc_5_i_m2_cry_3 ;
wire pc_5_i_m2_cry_4 ;
wire pc_5_i_m2_cry_5 ;
wire pc_5_i_m2_cry_6 ;
wire pc_5_i_m2_cry_7 ;
wire pc_5_i_m2_cry_8 ;
wire pc_5_i_m2_cry_9 ;
wire pc_5_i_m2_cry_10 ;
wire pc_5_i_m2_cry_11 ;
wire pc_5_i_m2_cry_12 ;
wire pc_5_i_m2_cry_13 ;
wire pc_5_i_m2_cry_14 ;
wire pc_5_i_m2_cry_15 ;
wire pc_5_i_m2_cry_16 ;
wire pc_5_i_m2_cry_17 ;
wire pc_5_i_m2_cry_18 ;
wire pc_5_i_m2_cry_19 ;
wire pc_5_i_m2_cry_20 ;
wire pc_5_i_m2_cry_21 ;
wire pc_5_i_m2_cry_22 ;
wire pc_5_i_m2_cry_23 ;
wire pc_5_i_m2_cry_24 ;
wire pc_5_i_m2_cry_25 ;
wire pc_5_i_m2_cry_26 ;
wire pc_5_i_m2_cry_27 ;
wire pc_5_i_m2_cry_28 ;
wire pc_s_1_1395_FCO ;
wire pc_s_1_1395_S ;
wire pc_s_1_1395_Y ;
wire pc_cry_1 ;
wire pc_cry_1_S ;
wire pc_cry_1_Y ;
wire pc_cry_2 ;
wire pc_cry_2_S ;
wire pc_cry_2_Y ;
wire pc_cry_3 ;
wire pc_cry_3_S ;
wire pc_cry_3_Y ;
wire pc_cry_4 ;
wire pc_cry_4_S ;
wire pc_cry_4_Y ;
wire pc_cry_5 ;
wire pc_cry_5_S ;
wire pc_cry_5_Y ;
wire pc_cry_6 ;
wire pc_cry_6_S ;
wire pc_cry_6_Y ;
wire pc_cry_7 ;
wire pc_cry_7_S ;
wire pc_cry_7_Y ;
wire pc_cry_8 ;
wire pc_cry_8_S ;
wire pc_cry_8_Y ;
wire pc_cry_9 ;
wire pc_cry_9_S ;
wire pc_cry_9_Y ;
wire pc_cry_10 ;
wire pc_cry_10_S ;
wire pc_cry_10_Y ;
wire pc_cry_11 ;
wire pc_cry_11_S ;
wire pc_cry_11_Y ;
wire pc_cry_12 ;
wire pc_cry_12_S ;
wire pc_cry_12_Y ;
wire pc_cry_13 ;
wire pc_cry_13_S ;
wire pc_cry_13_Y ;
wire pc_cry_14 ;
wire pc_cry_14_S ;
wire pc_cry_14_Y ;
wire pc_cry_15 ;
wire pc_cry_15_S ;
wire pc_cry_15_Y ;
wire pc_cry_16 ;
wire pc_cry_16_S ;
wire pc_cry_16_Y ;
wire pc_cry_17 ;
wire pc_cry_17_S ;
wire pc_cry_17_Y ;
wire pc_cry_18 ;
wire pc_cry_18_S ;
wire pc_cry_18_Y ;
wire pc_cry_19 ;
wire pc_cry_19_S ;
wire pc_cry_19_Y ;
wire pc_cry_20 ;
wire pc_cry_20_S ;
wire pc_cry_20_Y ;
wire pc_cry_21 ;
wire pc_cry_21_S ;
wire pc_cry_21_Y ;
wire pc_cry_22 ;
wire pc_cry_22_S ;
wire pc_cry_22_Y ;
wire pc_cry_23 ;
wire pc_cry_23_S ;
wire pc_cry_23_Y ;
wire pc_cry_24 ;
wire pc_cry_24_S ;
wire pc_cry_24_Y ;
wire pc_cry_25 ;
wire pc_cry_25_S ;
wire pc_cry_25_Y ;
wire pc_cry_26 ;
wire pc_cry_26_S ;
wire pc_cry_26_Y ;
wire pc_cry_27 ;
wire pc_cry_27_S ;
wire pc_cry_27_Y ;
wire pc_s_29_FCO ;
wire pc_s_29_S ;
wire pc_s_29_Y ;
wire pc_cry_28 ;
wire pc_cry_28_S ;
wire pc_cry_28_Y ;
wire N_1792 ;
wire N_2457 ;
wire N_1788 ;
wire N_2428 ;
wire N_1390 ;
wire N_2072 ;
wire N_2229 ;
wire alu_opb_mux2_0_0_a2_1 ;
wire imm_o_6_sn_N_8 ;
wire N_563 ;
wire N_2443 ;
wire N_977 ;
wire N_136 ;
wire N_1786 ;
wire N_427 ;
wire N_1806 ;
wire N_2226 ;
wire N_1784 ;
wire N_1787 ;
wire N_2427 ;
wire N_1228 ;
wire next_pc_0_sqmuxa ;
wire N_576_i ;
wire N_409 ;
wire N_1789 ;
wire N_1809 ;
wire N_2460 ;
wire N_2461 ;
wire N_1810 ;
wire N_2455 ;
wire N_8_i_1 ;
wire N_1017 ;
wire N_8_i ;
wire mtvec_7_i_0_506_tz_0_1 ;
wire mtvec_7_i_0_506_tz_0 ;
wire m24_2_1_1_0_1 ;
wire N_22_2 ;
wire m24_2_1_1_0 ;
wire illegal_cmd18 ;
wire illegal_cmd22 ;
wire m24_2_1_1 ;
wire N_25 ;
wire m24_2_1_1_1 ;
wire N_9 ;
wire N_34_mux_1 ;
wire N_977_1 ;
wire cause_33_sm9 ;
wire N_2422 ;
wire imm_o_6_sn_N_13_mux ;
wire instr_ma_0 ;
wire m29_0 ;
wire rs1_zero_1 ;
wire N_562 ;
wire N_229 ;
wire N_1023_2 ;
wire N_1391_1 ;
wire N_2001 ;
wire N_349 ;
wire N_1389_1 ;
wire alu_op_0_sqmuxa_1 ;
wire N_1388 ;
wire N_1972 ;
wire N_1015 ;
wire N_1750 ;
wire state2 ;
wire N_1794 ;
wire N_2423 ;
wire N_2000 ;
wire N_1821 ;
wire N_1795 ;
wire N_1224 ;
wire N_313 ;
wire N_1169 ;
wire N_1174 ;
wire N_1178 ;
wire N_1212 ;
wire N_1216 ;
wire N_1220 ;
wire N_1992 ;
wire N_1232 ;
wire N_1236 ;
wire N_1997 ;
wire N_1252 ;
wire N_2005 ;
wire N_1260 ;
wire N_1264 ;
wire N_1268 ;
wire N_1272 ;
wire N_1276 ;
wire N_1280 ;
wire N_1284 ;
wire N_1288 ;
wire N_1746 ;
wire N_1782 ;
wire N_1783 ;
wire N_2398 ;
wire N_2415 ;
wire N_1966 ;
wire N_1987 ;
wire mtvec_1_sqmuxa_2 ;
wire csr_rdata131_4 ;
wire N_408 ;
wire illegal_cmd45_2 ;
wire alu_op4_i_0_0_a2_3_5_2 ;
wire tmp_v_3 ;
wire tmp_v_2_0 ;
wire N_2448 ;
wire N_2407 ;
wire N_1765 ;
wire irq_fire_2 ;
wire state ;
wire N_1767 ;
wire alu_opb_mux2_0_0_a2_0 ;
wire alu_op4_i_0_0_a2_5_0 ;
wire imm_o58_3 ;
wire N_1878 ;
wire N_1896 ;
wire N_1848 ;
wire N_1876_i ;
wire N_1306 ;
wire N_969 ;
wire rf_wb_en_0_sqmuxa ;
wire N_1822 ;
wire N_2414 ;
wire N_2417 ;
wire N_404 ;
wire N_1048 ;
wire N_280_i ;
wire N_1883_i ;
wire rf_wb_en_iv_i_a2_i_1 ;
wire alu_op4_i_0_0_a2_1_0 ;
wire alu_op4_i_0_0_a2_2_3_2 ;
wire illegal_cmd41_0_a2_2_a2_1 ;
wire mtvec_7_i_0_506_tz_1 ;
wire alu_op4_i_0_0_a2_3_5_4 ;
wire rs1_zero ;
wire N_2437 ;
wire N_1076 ;
wire N_1297 ;
wire N_1389 ;
wire N_1391 ;
wire illegal_cmd41 ;
wire illegal_cmd39 ;
wire illegal_cmd45 ;
wire illegal_cmd38 ;
wire N_2462 ;
wire N_1123 ;
wire N_1985 ;
wire N_1977 ;
wire N_135 ;
wire N_1051 ;
wire N_1185 ;
wire N_1190 ;
wire N_1195 ;
wire N_1200 ;
wire N_1205 ;
wire N_2426 ;
wire N_28 ;
wire N_1098 ;
wire N_1079 ;
wire N_1847 ;
wire alu_op4_i_0_0_a2_0_0 ;
wire alu_op4_i_0_0_509_0 ;
wire alu_opb_mux2_0_0_0 ;
wire N_2033 ;
wire N_2376 ;
wire tmp_v ;
wire ebreak_0_sqmuxa_1 ;
wire N_1100 ;
wire alu_opb_mux2_2 ;
wire N_2014 ;
wire N_641 ;
wire N_1856 ;
wire N_1780 ;
wire N_2395 ;
wire alu_op4_i_0_0_a2_2_3 ;
wire N_2194 ;
wire N_2456 ;
wire N_2451 ;
wire N_1811 ;
wire un3_empty ;
wire N_2419 ;
wire N_1790 ;
wire N_2396 ;
wire N_323_i ;
wire N_1881_i ;
wire N_1301 ;
wire N_2162 ;
wire N_1886_i ;
wire N_1945_tz ;
wire N_31 ;
wire N_2152_1 ;
wire N_2459 ;
wire cnt ;
wire N_1823 ;
wire N_1818 ;
wire N_1817 ;
wire N_1812 ;
wire N_2161 ;
wire N_1325 ;
wire N_2039 ;
wire N_2180 ;
wire N_2264 ;
wire N_1953 ;
wire N_2458 ;
wire N_1983 ;
wire alu_op4_i_0_0_2 ;
wire N_1299 ;
wire N_1324 ;
wire N_2028 ;
wire N_1353 ;
wire N_1363 ;
wire N_1373 ;
wire N_1383 ;
wire N_2038 ;
wire N_2057 ;
wire N_2067 ;
wire N_2078 ;
wire N_2109 ;
wire N_2119 ;
wire N_2205 ;
wire N_2235 ;
wire N_2257 ;
wire alu_op4_i_0_0_1 ;
wire N_1426 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire un1_full ;
wire N_4205 ;
  CFG1 \trap_ctrl.cause_RNIQIJA[6]  (
	.A(cause[6]),
	.Y(N_273_i)
);
defparam \trap_ctrl.cause_RNIQIJA[6] .INIT=2'h1;
// @27:2093
  SLE \cnt.hi_0[31]  (
	.Q(hi_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[31]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[30]  (
	.Q(hi_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[30]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[29]  (
	.Q(hi_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[29]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[28]  (
	.Q(hi_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[28]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[27]  (
	.Q(hi_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[27]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[26]  (
	.Q(hi_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[26]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[25]  (
	.Q(hi_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[25]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[24]  (
	.Q(hi_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[24]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[23]  (
	.Q(hi_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[23]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[22]  (
	.Q(hi_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[22]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[21]  (
	.Q(hi_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[21]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[20]  (
	.Q(hi_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[20]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[19]  (
	.Q(hi_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[19]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[18]  (
	.Q(hi_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[18]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[17]  (
	.Q(hi_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[17]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[16]  (
	.Q(hi_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[16]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[15]  (
	.Q(hi_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[15]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[14]  (
	.Q(hi_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[14]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[13]  (
	.Q(hi_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[13]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[12]  (
	.Q(hi_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[12]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[11]  (
	.Q(hi_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[11]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[10]  (
	.Q(hi_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[10]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[9]  (
	.Q(hi_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[9]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[8]  (
	.Q(hi_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[8]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[7]  (
	.Q(hi_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[7]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[6]  (
	.Q(hi_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[6]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[5]  (
	.Q(hi_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[5]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[4]  (
	.Q(hi_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[4]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[3]  (
	.Q(hi_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[3]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[2]  (
	.Q(hi_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[2]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[1]  (
	.Q(hi_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[1]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_0[0]  (
	.Q(hi_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_0_s[0]),
	.EN(hi_0e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[31]  (
	.Q(hi_2[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[31]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[30]  (
	.Q(hi_2[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[30]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[29]  (
	.Q(hi_2[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[29]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[28]  (
	.Q(hi_2[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[28]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[27]  (
	.Q(hi_2[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[27]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[26]  (
	.Q(hi_2[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[26]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[25]  (
	.Q(hi_2[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[25]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[24]  (
	.Q(hi_2[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[24]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[23]  (
	.Q(hi_2[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[23]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[22]  (
	.Q(hi_2[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[22]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[21]  (
	.Q(hi_2[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[21]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[20]  (
	.Q(hi_2[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[20]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[19]  (
	.Q(hi_2[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[19]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[18]  (
	.Q(hi_2[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[18]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[17]  (
	.Q(hi_2[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[17]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[16]  (
	.Q(hi_2[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[16]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[15]  (
	.Q(hi_2[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[15]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[14]  (
	.Q(hi_2[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[14]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[13]  (
	.Q(hi_2[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[13]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[12]  (
	.Q(hi_2[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[12]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[11]  (
	.Q(hi_2[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[11]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[10]  (
	.Q(hi_2[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[10]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[9]  (
	.Q(hi_2[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[9]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[8]  (
	.Q(hi_2[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[8]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[7]  (
	.Q(hi_2[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[7]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[6]  (
	.Q(hi_2[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[6]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[5]  (
	.Q(hi_2[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[5]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[4]  (
	.Q(hi_2[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[4]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[3]  (
	.Q(hi_2[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[3]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[2]  (
	.Q(hi_2[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[2]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[1]  (
	.Q(hi_2[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[1]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.hi_2[0]  (
	.Q(hi_2[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(hi_2_s[0]),
	.EN(hi_2e),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[31]  (
	.Q(lo_0_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[30]  (
	.Q(lo_0_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[29]  (
	.Q(lo_0_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[28]  (
	.Q(lo_0_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[27]  (
	.Q(lo_0_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[26]  (
	.Q(lo_0_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[25]  (
	.Q(lo_0_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[24]  (
	.Q(lo_0_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[23]  (
	.Q(lo_0_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[22]  (
	.Q(lo_0_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[21]  (
	.Q(lo_0_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[20]  (
	.Q(lo_0_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[19]  (
	.Q(lo_0_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[18]  (
	.Q(lo_0_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[17]  (
	.Q(lo_0_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[16]  (
	.Q(lo_0_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[15]  (
	.Q(lo_0_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[14]  (
	.Q(lo_0_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[13]  (
	.Q(lo_0_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[12]  (
	.Q(lo_0_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[11]  (
	.Q(lo_0_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[10]  (
	.Q(lo_0_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[9]  (
	.Q(lo_0_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[8]  (
	.Q(lo_0_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[7]  (
	.Q(lo_0_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[6]  (
	.Q(lo_0_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[5]  (
	.Q(lo_0_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[4]  (
	.Q(lo_0_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[3]  (
	.Q(lo_0_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[2]  (
	.Q(lo_0_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[1]  (
	.Q(lo_0_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_0[0]  (
	.Q(lo_0_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[31]  (
	.Q(lo_2_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[30]  (
	.Q(lo_2_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[29]  (
	.Q(lo_2_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[28]  (
	.Q(lo_2_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[27]  (
	.Q(lo_2_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[26]  (
	.Q(lo_2_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[25]  (
	.Q(lo_2_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[24]  (
	.Q(lo_2_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[23]  (
	.Q(lo_2_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[22]  (
	.Q(lo_2_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[21]  (
	.Q(lo_2_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[20]  (
	.Q(lo_2_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[19]  (
	.Q(lo_2_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[18]  (
	.Q(lo_2_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[17]  (
	.Q(lo_2_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[16]  (
	.Q(lo_2_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[15]  (
	.Q(lo_2_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[14]  (
	.Q(lo_2_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[13]  (
	.Q(lo_2_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[12]  (
	.Q(lo_2_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[11]  (
	.Q(lo_2_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[10]  (
	.Q(lo_2_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[9]  (
	.Q(lo_2_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[8]  (
	.Q(lo_2_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[7]  (
	.Q(lo_2_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[6]  (
	.Q(lo_2_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[5]  (
	.Q(lo_2_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[4]  (
	.Q(lo_2_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[3]  (
	.Q(lo_2_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[2]  (
	.Q(lo_2_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[1]  (
	.Q(lo_2_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.lo_2[0]  (
	.Q(lo_2_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2200
  SLE \cnt.inc_2[0]  (
	.Q(lo_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(inc_2_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2200
  SLE \cnt.inc_0[0]  (
	.Q(lo_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(inc_0_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.lsu_req  (
	.Q(lsu_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lsu_req_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_unsigned  (
	.Q(alu_unsigned),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1088),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.rf_zero_we  (
	.Q(rf_zero_we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.ovf_2[0]  (
	.Q(ovf_2[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_2_cry[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  SLE \cnt.ovf_0[0]  (
	.Q(ovf_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lo_0_cry[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.we  (
	.Q(we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1885_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_sub  (
	.Q(alu_sub),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1884_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_opb_mux  (
	.Q(alu_opb_mux),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_opb_mux2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_cp_trig[0]  (
	.Q(alu_cp_trig_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1882_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_opa_mux  (
	.Q(alu_opa_mux),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_opa_mux2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1438
  SLE \trap_ctrl.env_pending  (
	.Q(env_pending),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(env_pending3_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1491
  SLE sleep_mode (
	.Q(sleep_mode_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sleep_mode2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.lsu_rw  (
	.Q(lsu_rw),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.rf_wb_en  (
	.Q(rf_wb_en),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.restart  (
	.Q(restart),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_130),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[6]  (
	.Q(cause[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1879_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[9]  (
	.Q(state_Z[9]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_158),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_987_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[0]  (
	.Q(state_0_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[1]  (
	.Q(lsu_mo_we),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1023_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1385_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[3]  (
	.Q(state_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1018_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1016_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[2]  (
	.Q(mscratch[2]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_411_i_0),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[1]  (
	.Q(mscratch[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[1]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[0]  (
	.Q(mscratch[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[0]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_mei  (
	.Q(mie_mei),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[11]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_msi  (
	.Q(mie_msi),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[3]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_mti  (
	.Q(mie_mti),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[0]  (
	.Q(mtvec[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtvec3),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mstatus_mie  (
	.Q(mstatus_mie),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_153_i),
	.EN(mstatus_mie21_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mstatus_mpie  (
	.Q(mstatus_mpie),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_151_i),
	.EN(mstatus_mie21_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[17]  (
	.Q(mscratch[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[16]  (
	.Q(mscratch[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[15]  (
	.Q(mscratch[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[15]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[14]  (
	.Q(mscratch[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[14]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[13]  (
	.Q(mscratch[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[13]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[12]  (
	.Q(mscratch[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[12]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[11]  (
	.Q(mscratch[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[11]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[10]  (
	.Q(mscratch[10]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[10]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[9]  (
	.Q(mscratch[9]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[9]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[8]  (
	.Q(mscratch[8]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[8]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[7]  (
	.Q(mscratch[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[6]  (
	.Q(mscratch[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[6]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[5]  (
	.Q(mscratch[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[5]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[4]  (
	.Q(mscratch[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[4]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[3]  (
	.Q(mscratch[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[3]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[0]  (
	.Q(ir[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[0]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[31]  (
	.Q(mscratch[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[31]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[30]  (
	.Q(mscratch[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[30]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[29]  (
	.Q(mscratch[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[29]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[28]  (
	.Q(mscratch[28]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[28]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[27]  (
	.Q(mscratch[27]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[26]  (
	.Q(mscratch[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[26]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[25]  (
	.Q(mscratch[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[25]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[24]  (
	.Q(mscratch[24]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[23]  (
	.Q(mscratch[23]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[22]  (
	.Q(mscratch[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[21]  (
	.Q(mscratch[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[21]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[20]  (
	.Q(mscratch[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[20]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[19]  (
	.Q(mscratch[19]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mscratch[18]  (
	.Q(mscratch[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[18]),
	.EN(mscratch_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[15]  (
	.Q(rf_rs1[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[15]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[14]  (
	.Q(ir_funct3_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[14]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[13]  (
	.Q(ir_funct3_i[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[13]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[12]  (
	.Q(ir_funct3_i[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[12]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[11]  (
	.Q(rf_rd[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[11]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[10]  (
	.Q(rf_rd[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[10]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[9]  (
	.Q(rf_rd[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[9]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[8]  (
	.Q(rf_rd[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[8]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[7]  (
	.Q(rf_rd[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[7]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[6]  (
	.Q(ir[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[6]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[5]  (
	.Q(ir[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[5]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[4]  (
	.Q(ir[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[4]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[3]  (
	.Q(ir[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[3]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[2]  (
	.Q(ir[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[2]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.ir[1]  (
	.Q(ir[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_0[1]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_pnd[1]  (
	.Q(irq_pnd[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_irq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[5]  (
	.Q(mcause[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mcause_7[5]),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[4]  (
	.Q(mcause[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1096),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[3]  (
	.Q(mcause[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mcause_7[3]),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[2]  (
	.Q(mcause[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mcause_7[2]),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[1]  (
	.Q(mcause[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1103),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcause[0]  (
	.Q(mcause[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mcause_7[0]),
	.EN(env_enter_0_sqmuxa_2_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_pnd[6]  (
	.Q(irq_pnd[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(firq[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_pnd[5]  (
	.Q(irq_pnd[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(firq[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[0]  (
	.Q(mie_firq[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[15]  (
	.Q(mie_firq[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[31]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[14]  (
	.Q(mie_firq[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[30]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[13]  (
	.Q(mie_firq[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[29]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[12]  (
	.Q(mie_firq[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[28]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[11]  (
	.Q(mie_firq[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[10]  (
	.Q(mie_firq[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[26]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[9]  (
	.Q(mie_firq[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[25]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[8]  (
	.Q(mie_firq[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[7]  (
	.Q(mie_firq[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[6]  (
	.Q(mie_firq[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[5]  (
	.Q(mie_firq[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[21]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[4]  (
	.Q(mie_firq[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[20]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[3]  (
	.Q(mie_firq[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[2]  (
	.Q(mie_firq[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[18]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mie_firq[1]  (
	.Q(mie_firq[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mie_mei_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtval[14]  (
	.Q(mtval[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[14]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[13]  (
	.Q(mtval[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[13]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[12]  (
	.Q(mtval[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[12]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[11]  (
	.Q(mtval[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[11]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[10]  (
	.Q(mtval[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[10]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[9]  (
	.Q(mtval[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[9]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[8]  (
	.Q(mtval[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[8]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[7]  (
	.Q(mtval[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[7]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[6]  (
	.Q(mtval[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[6]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[5]  (
	.Q(mtval[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[5]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[4]  (
	.Q(mtval[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[4]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[3]  (
	.Q(mtval[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[3]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[2]  (
	.Q(mtval[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[2]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[1]  (
	.Q(mtval[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mar[1]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[0]  (
	.Q(mtval[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mar[0]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[29]  (
	.Q(mtval[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[29]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[28]  (
	.Q(mtval[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[28]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[27]  (
	.Q(mtval[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[27]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[26]  (
	.Q(mtval[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[26]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[25]  (
	.Q(mtval[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[25]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[24]  (
	.Q(mtval[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[24]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[23]  (
	.Q(mtval[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[23]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[22]  (
	.Q(mtval[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[22]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[21]  (
	.Q(mtval[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[21]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[20]  (
	.Q(mtval[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[20]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[19]  (
	.Q(mtval[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[19]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[18]  (
	.Q(mtval[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[18]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[17]  (
	.Q(mtval[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[17]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[16]  (
	.Q(mtval[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[16]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[15]  (
	.Q(mtval[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[15]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtinst[12]  (
	.Q(mtinst[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir_funct3_i[0]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[11]  (
	.Q(mtinst[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rd[4]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[10]  (
	.Q(mtinst[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rd[3]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[9]  (
	.Q(mtinst[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rd[2]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[8]  (
	.Q(mtinst[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rd[1]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[7]  (
	.Q(mtinst[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rd[0]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[6]  (
	.Q(mtinst[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[6]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[5]  (
	.Q(mtinst[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[5]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[4]  (
	.Q(mtinst[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[4]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[3]  (
	.Q(mtinst[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[3]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[2]  (
	.Q(mtinst[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[2]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[1]  (
	.Q(mtinst[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[1]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[0]  (
	.Q(mtinst[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[0]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtval[31]  (
	.Q(mtval[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[31]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtval[30]  (
	.Q(mtval[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr[30]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
// @27:1552
  SLE \csr.mtinst[27]  (
	.Q(mtinst[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[27]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[26]  (
	.Q(mtinst[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[26]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[25]  (
	.Q(mtinst[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[25]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[24]  (
	.Q(mtinst[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_4),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[23]  (
	.Q(mtinst[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_3),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[22]  (
	.Q(mtinst[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_2),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[21]  (
	.Q(mtinst[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_1),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[20]  (
	.Q(mtinst[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_0),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[19]  (
	.Q(mtinst[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rs1[4]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[18]  (
	.Q(mtinst[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rs1[3]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[17]  (
	.Q(mtinst[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rs1[2]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[16]  (
	.Q(mtinst[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rs1[1]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[15]  (
	.Q(mtinst[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rf_rs1[0]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[14]  (
	.Q(mtinst[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir_funct3_0),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[13]  (
	.Q(mtinst[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir_funct3_i[1]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:553
  SLE \execute_engine.link_pc[11]  (
	.Q(link_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[11]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[10]  (
	.Q(link_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[10]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[9]  (
	.Q(link_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[9]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[8]  (
	.Q(link_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[8]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[7]  (
	.Q(link_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[7]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[6]  (
	.Q(link_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[6]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[5]  (
	.Q(link_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[5]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[4]  (
	.Q(link_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[4]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[3]  (
	.Q(link_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[3]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[2]  (
	.Q(link_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[2]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[1]  (
	.Q(link_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[1]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtinst[31]  (
	.Q(mtinst[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[31]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[30]  (
	.Q(mtinst[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_addr_10),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[29]  (
	.Q(mtinst[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[29]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:1552
  SLE \csr.mtinst[28]  (
	.Q(mtinst[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(ir[28]),
	.EN(mstatus_mie19),
	.LAT(GND),
	.SD(GND),
	.SLn(N_273_i)
);
// @27:553
  SLE \execute_engine.link_pc[26]  (
	.Q(link_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[26]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[25]  (
	.Q(link_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[25]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[24]  (
	.Q(link_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[24]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[23]  (
	.Q(link_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[23]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[22]  (
	.Q(link_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[22]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[21]  (
	.Q(link_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[21]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[20]  (
	.Q(link_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[20]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[19]  (
	.Q(link_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[19]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[18]  (
	.Q(link_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[18]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[17]  (
	.Q(link_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[17]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[16]  (
	.Q(link_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[16]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[15]  (
	.Q(link_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[15]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[14]  (
	.Q(link_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[14]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[13]  (
	.Q(link_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[13]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[12]  (
	.Q(link_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[12]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[10]  (
	.Q(curr_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[10]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[9]  (
	.Q(curr_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[9]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[8]  (
	.Q(curr_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[8]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[7]  (
	.Q(curr_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[7]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[6]  (
	.Q(curr_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[6]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[5]  (
	.Q(curr_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[5]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[4]  (
	.Q(curr_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[4]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[3]  (
	.Q(curr_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[3]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[2]  (
	.Q(curr_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[2]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[1]  (
	.Q(curr_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[1]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[31]  (
	.Q(link_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[31]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[30]  (
	.Q(link_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[30]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[29]  (
	.Q(link_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[29]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[28]  (
	.Q(link_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[28]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.link_pc[27]  (
	.Q(link_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[27]),
	.EN(state_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[25]  (
	.Q(curr_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[25]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[24]  (
	.Q(curr_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[24]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[23]  (
	.Q(curr_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[23]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[22]  (
	.Q(curr_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[22]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[21]  (
	.Q(curr_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[21]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[20]  (
	.Q(curr_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[20]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[19]  (
	.Q(curr_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[19]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[18]  (
	.Q(curr_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[18]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[17]  (
	.Q(curr_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[17]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[16]  (
	.Q(curr_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[16]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[15]  (
	.Q(curr_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[15]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[14]  (
	.Q(curr_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[14]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[13]  (
	.Q(curr_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[13]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[12]  (
	.Q(curr_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[12]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[11]  (
	.Q(curr_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[11]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[9]  (
	.Q(next_pc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[9]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[8]  (
	.Q(next_pc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[8]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[7]  (
	.Q(next_pc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[7]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[6]  (
	.Q(next_pc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[6]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[5]  (
	.Q(next_pc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[5]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[4]  (
	.Q(next_pc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[4]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[3]  (
	.Q(next_pc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[3]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[2]  (
	.Q(next_pc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[2]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[1]  (
	.Q(next_pc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[1]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[31]  (
	.Q(curr_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[31]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[30]  (
	.Q(curr_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[30]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[29]  (
	.Q(curr_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[29]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[28]  (
	.Q(curr_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[28]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[27]  (
	.Q(curr_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[27]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.pc[26]  (
	.Q(curr_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc[26]),
	.EN(instr_be_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[24]  (
	.Q(next_pc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[24]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[23]  (
	.Q(next_pc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[23]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[22]  (
	.Q(next_pc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[22]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[21]  (
	.Q(next_pc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[21]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[20]  (
	.Q(next_pc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[20]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[19]  (
	.Q(next_pc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[19]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[18]  (
	.Q(next_pc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[18]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[17]  (
	.Q(next_pc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[17]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[16]  (
	.Q(next_pc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[16]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[15]  (
	.Q(next_pc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[15]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[14]  (
	.Q(next_pc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[14]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[13]  (
	.Q(next_pc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[13]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[12]  (
	.Q(next_pc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[12]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[11]  (
	.Q(next_pc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[11]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[10]  (
	.Q(next_pc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[10]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[8]  (
	.Q(addr_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[8]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[7]  (
	.Q(addr_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[7]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[6]  (
	.Q(addr_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[6]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[5]  (
	.Q(addr_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[5]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[4]  (
	.Q(addr_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[4]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[3]  (
	.Q(addr_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1104),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[2]  (
	.Q(addr_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1105),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[31]  (
	.Q(next_pc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[31]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[30]  (
	.Q(next_pc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[30]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[29]  (
	.Q(next_pc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[29]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[28]  (
	.Q(next_pc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[28]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[27]  (
	.Q(next_pc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[27]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[26]  (
	.Q(next_pc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[26]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \execute_engine.next_pc[25]  (
	.Q(next_pc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(next_pc_9[25]),
	.EN(state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[23]  (
	.Q(addr_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[23]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[22]  (
	.Q(addr_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[22]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[21]  (
	.Q(addr_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[21]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[20]  (
	.Q(addr_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1090),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[19]  (
	.Q(addr_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[19]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[18]  (
	.Q(addr_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[18]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[17]  (
	.Q(addr_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[17]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[16]  (
	.Q(addr_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[16]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[15]  (
	.Q(addr_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1089),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[14]  (
	.Q(addr_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[14]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[13]  (
	.Q(addr_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[13]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[12]  (
	.Q(addr_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[12]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[11]  (
	.Q(addr_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[11]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[10]  (
	.Q(addr_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[10]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[9]  (
	.Q(addr_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[9]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[8]  (
	.Q(mtvec[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[8]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[7]  (
	.Q(mtvec[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[7]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[6]  (
	.Q(mtvec[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtvec_7[6]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[5]  (
	.Q(mtvec[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtvec_7[5]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[4]  (
	.Q(mtvec[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_198_i),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[3]  (
	.Q(mtvec[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_200_i),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[2]  (
	.Q(mtvec[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_202_i),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[31]  (
	.Q(addr_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1095),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[30]  (
	.Q(addr_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1094),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[29]  (
	.Q(addr_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1093),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[28]  (
	.Q(addr_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1092),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[27]  (
	.Q(addr_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[27]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[26]  (
	.Q(addr_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[26]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[25]  (
	.Q(addr_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1091),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:320
  SLE \fetch_engine.pc[24]  (
	.Q(addr_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(pc_5[24]),
	.EN(N_266_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[23]  (
	.Q(mtvec[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[23]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[22]  (
	.Q(mtvec[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[22]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[21]  (
	.Q(mtvec[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[21]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[20]  (
	.Q(mtvec[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[20]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[19]  (
	.Q(mtvec[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[19]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[18]  (
	.Q(mtvec[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[18]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[17]  (
	.Q(mtvec[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[17]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[16]  (
	.Q(mtvec[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[16]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[15]  (
	.Q(mtvec[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[15]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[14]  (
	.Q(mtvec[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[14]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[13]  (
	.Q(mtvec[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[13]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[12]  (
	.Q(mtvec[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[12]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[11]  (
	.Q(mtvec[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[11]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[10]  (
	.Q(mtvec[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[10]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[9]  (
	.Q(mtvec[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[9]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[7]  (
	.Q(mepc[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[7]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[6]  (
	.Q(mepc[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[6]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[5]  (
	.Q(mepc[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[5]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[4]  (
	.Q(mepc[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[4]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[3]  (
	.Q(mepc[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[3]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[2]  (
	.Q(mepc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[2]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[1]  (
	.Q(mepc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[1]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[31]  (
	.Q(mtvec[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[31]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[30]  (
	.Q(mtvec[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[30]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[29]  (
	.Q(mtvec[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[29]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[28]  (
	.Q(mtvec[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[28]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[27]  (
	.Q(mtvec[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[27]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[26]  (
	.Q(mtvec[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[26]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[25]  (
	.Q(mtvec[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[25]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mtvec[24]  (
	.Q(mtvec[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o_Z[24]),
	.EN(mtvec_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[22]  (
	.Q(mepc[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[22]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[21]  (
	.Q(mepc[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[21]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[20]  (
	.Q(mepc[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[20]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[19]  (
	.Q(mepc[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[19]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[18]  (
	.Q(mepc[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[18]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[17]  (
	.Q(mepc[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[17]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[16]  (
	.Q(mepc[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[16]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[15]  (
	.Q(mepc[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[15]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[14]  (
	.Q(mepc[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[14]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[13]  (
	.Q(mepc[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[13]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[12]  (
	.Q(mepc[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[12]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[11]  (
	.Q(mepc[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[11]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[10]  (
	.Q(mepc[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[10]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[9]  (
	.Q(mepc[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[9]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[8]  (
	.Q(mepc[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[8]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[5]  (
	.Q(csr_rdata[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[4]  (
	.Q(csr_rdata[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[3]  (
	.Q(csr_rdata[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[2]  (
	.Q(csr_rdata[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[1]  (
	.Q(csr_rdata[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[0]  (
	.Q(csr_rdata[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[31]  (
	.Q(mepc[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[31]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[30]  (
	.Q(mepc[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[30]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[29]  (
	.Q(mepc[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[29]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[28]  (
	.Q(mepc[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[28]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[27]  (
	.Q(mepc[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[27]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[26]  (
	.Q(mepc[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[26]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[25]  (
	.Q(mepc[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[25]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[24]  (
	.Q(mepc[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[24]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mepc[23]  (
	.Q(mepc[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mepc_8[23]),
	.EN(env_enter_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[20]  (
	.Q(csr_rdata[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[19]  (
	.Q(csr_rdata[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[18]  (
	.Q(csr_rdata[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[17]  (
	.Q(csr_rdata[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[16]  (
	.Q(csr_rdata[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[15]  (
	.Q(csr_rdata[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[14]  (
	.Q(csr_rdata[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[13]  (
	.Q(csr_rdata[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[12]  (
	.Q(csr_rdata[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[11]  (
	.Q(csr_rdata[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[10]  (
	.Q(csr_rdata[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[9]  (
	.Q(csr_rdata[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[8]  (
	.Q(csr_rdata[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[7]  (
	.Q(csr_rdata[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[6]  (
	.Q(csr_rdata[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[3]  (
	.Q(exc_buf[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[2]  (
	.Q(exc_buf[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1956_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[1]  (
	.Q(exc_buf[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[0]  (
	.Q(exc_buf[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_267_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[31]  (
	.Q(csr_rdata[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[30]  (
	.Q(csr_rdata[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[29]  (
	.Q(csr_rdata[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[28]  (
	.Q(csr_rdata[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[27]  (
	.Q(csr_rdata[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[26]  (
	.Q(csr_rdata[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[25]  (
	.Q(csr_rdata[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[24]  (
	.Q(csr_rdata[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[23]  (
	.Q(csr_rdata[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[22]  (
	.Q(csr_rdata[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2048
  SLE \csr.rdata[21]  (
	.Q(csr_rdata[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_6[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcountinhibit[2]  (
	.Q(mcountinhibit[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_411_i_0),
	.EN(mcountinhibit_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1552
  SLE \csr.mcountinhibit[1]  (
	.Q(mcountinhibit[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(xcsr_wdata_o[0]),
	.EN(mcountinhibit_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[8]  (
	.Q(exc_buf[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[7]  (
	.Q(exc_buf[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[6]  (
	.Q(exc_buf[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[5]  (
	.Q(exc_buf[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1292
  SLE \trap_ctrl.exc_buf[4]  (
	.Q(exc_buf[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(exc_buf_13[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[4]  (
	.Q(imm[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1893_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[3]  (
	.Q(imm[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[2]  (
	.Q(imm[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1894_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[1]  (
	.Q(imm[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[0]  (
	.Q(imm[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1895_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_op[2]  (
	.Q(alu_op[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_op[1]  (
	.Q(alu_op[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_op_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE \ctrl.alu_op[0]  (
	.Q(alu_op[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[19]  (
	.Q(imm[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[18]  (
	.Q(imm[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[17]  (
	.Q(imm[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[16]  (
	.Q(imm[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[15]  (
	.Q(imm[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[14]  (
	.Q(imm[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[13]  (
	.Q(imm[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[12]  (
	.Q(imm[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[11]  (
	.Q(imm[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1888_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[10]  (
	.Q(imm[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6_i_i_a2[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[9]  (
	.Q(imm[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6_i_i_a2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[8]  (
	.Q(imm[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6_i_i_a2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[7]  (
	.Q(imm[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6_i_i_a2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[6]  (
	.Q(imm[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[5]  (
	.Q(imm[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[2]  (
	.Q(cnt_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[1]  (
	.Q(cnt_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[0]  (
	.Q(cnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_axb_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[31]  (
	.Q(imm[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_155_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[30]  (
	.Q(imm[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[29]  (
	.Q(imm[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[28]  (
	.Q(imm[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[27]  (
	.Q(imm[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[26]  (
	.Q(imm[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[25]  (
	.Q(imm[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[24]  (
	.Q(imm[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[23]  (
	.Q(imm[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[22]  (
	.Q(imm[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[21]  (
	.Q(imm[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:511
  SLE \imm_o[20]  (
	.Q(imm[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(imm_o_6[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[4]  (
	.Q(cause[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1880_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[3]  (
	.Q(cause[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cause_33[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[2]  (
	.Q(cause[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1887_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[1]  (
	.Q(cause[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cause_33[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1387
  SLE \trap_ctrl.cause[0]  (
	.Q(cause[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cause_33[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[9]  (
	.Q(cnt_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_s_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[8]  (
	.Q(cnt_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_8_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[7]  (
	.Q(cnt_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_7_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[6]  (
	.Q(cnt_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_6_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[5]  (
	.Q(cnt_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[4]  (
	.Q(cnt_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1043
  SLE \monitor.cnt[3]  (
	.Q(cnt_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_add_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_buf[6]  (
	.Q(irq_buf[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(irq_buf_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_buf[5]  (
	.Q(irq_buf[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(irq_buf_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:1338
  SLE \trap_ctrl.irq_buf[1]  (
	.Q(irq_buf[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(irq_buf_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:2093
  ARI1 \cnt.we_hi_0_a2_0_a2_2_RNIG3KS[2]  (
	.FCO(hi_2_cry_cy),
	.S(we_hi_0_a2_0_a2_2_RNIG3KS_S[2]),
	.Y(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.B(N_1803),
	.C(we_hi_2[0]),
	.D(ir[27]),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.we_hi_0_a2_0_a2_2_RNIG3KS[2] .INIT=20'h47F00;
// @27:2093
  ARI1 \cnt.hi_2_RNI6VG52[0]  (
	.FCO(hi_2_cry[0]),
	.S(hi_2_s[0]),
	.Y(hi_2_RNI6VG52_Y[0]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[0]),
	.D(xcsr_wdata_o[0]),
	.A(VCC),
	.FCI(hi_2_cry_cy)
);
defparam \cnt.hi_2_RNI6VG52[0] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIV15M3[1]  (
	.FCO(hi_2_cry[1]),
	.S(hi_2_s[1]),
	.Y(hi_2_RNIV15M3_Y[1]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[1]),
	.D(xcsr_wdata_o_Z[1]),
	.A(VCC),
	.FCI(hi_2_cry[0])
);
defparam \cnt.hi_2_RNIV15M3[1] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIBNIT4[2]  (
	.FCO(hi_2_cry[2]),
	.S(hi_2_s[2]),
	.Y(hi_2_RNIBNIT4_Y[2]),
	.B(N_411_i_0),
	.C(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.D(hi_2[2]),
	.A(VCC),
	.FCI(hi_2_cry[1])
);
defparam \cnt.hi_2_RNIBNIT4[2] .INIT=20'h4E200;
// @27:2093
  ARI1 \cnt.hi_2_RNI8U6E6[3]  (
	.FCO(hi_2_cry[3]),
	.S(hi_2_s[3]),
	.Y(hi_2_RNI8U6E6_Y[3]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[3]),
	.D(xcsr_wdata_o_Z[3]),
	.A(VCC),
	.FCI(hi_2_cry[2])
);
defparam \cnt.hi_2_RNI8U6E6[3] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI77RU7[4]  (
	.FCO(hi_2_cry[4]),
	.S(hi_2_s[4]),
	.Y(hi_2_RNI77RU7_Y[4]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[4]),
	.D(xcsr_wdata_o_Z[4]),
	.A(VCC),
	.FCI(hi_2_cry[3])
);
defparam \cnt.hi_2_RNI77RU7[4] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI8IFF9[5]  (
	.FCO(hi_2_cry[5]),
	.S(hi_2_s[5]),
	.Y(hi_2_RNI8IFF9_Y[5]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[5]),
	.D(xcsr_wdata_o_Z[5]),
	.A(VCC),
	.FCI(hi_2_cry[4])
);
defparam \cnt.hi_2_RNI8IFF9[5] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIBV30B[6]  (
	.FCO(hi_2_cry[6]),
	.S(hi_2_s[6]),
	.Y(hi_2_RNIBV30B_Y[6]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[6]),
	.D(xcsr_wdata_o_Z[6]),
	.A(VCC),
	.FCI(hi_2_cry[5])
);
defparam \cnt.hi_2_RNIBV30B[6] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIGEOGC[7]  (
	.FCO(hi_2_cry[7]),
	.S(hi_2_s[7]),
	.Y(hi_2_RNIGEOGC_Y[7]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[7]),
	.D(xcsr_wdata_o_Z[7]),
	.A(VCC),
	.FCI(hi_2_cry[6])
);
defparam \cnt.hi_2_RNIGEOGC[7] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIM38TD[8]  (
	.FCO(hi_2_cry[8]),
	.S(hi_2_s[8]),
	.Y(hi_2_RNIM38TD_Y[8]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[8]),
	.D(xcsr_wdata_o[8]),
	.A(VCC),
	.FCI(hi_2_cry[7])
);
defparam \cnt.hi_2_RNIM38TD[8] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIVMSDF[9]  (
	.FCO(hi_2_cry[9]),
	.S(hi_2_s[9]),
	.Y(hi_2_RNIVMSDF_Y[9]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[9]),
	.D(xcsr_wdata_o_Z[9]),
	.A(VCC),
	.FCI(hi_2_cry[8])
);
defparam \cnt.hi_2_RNIVMSDF[9] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIOBDUG[10]  (
	.FCO(hi_2_cry[10]),
	.S(hi_2_s[10]),
	.Y(hi_2_RNIOBDUG_Y[10]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[10]),
	.D(xcsr_wdata_o_Z[10]),
	.A(VCC),
	.FCI(hi_2_cry[9])
);
defparam \cnt.hi_2_RNIOBDUG[10] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNII5TLI[11]  (
	.FCO(hi_2_cry[11]),
	.S(hi_2_s[11]),
	.Y(hi_2_RNII5TLI_Y[11]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[11]),
	.D(xcsr_wdata_o[11]),
	.A(VCC),
	.FCI(hi_2_cry[10])
);
defparam \cnt.hi_2_RNII5TLI[11] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIE1DDK[12]  (
	.FCO(hi_2_cry[12]),
	.S(hi_2_s[12]),
	.Y(hi_2_RNIE1DDK_Y[12]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[12]),
	.D(xcsr_wdata_o[12]),
	.A(VCC),
	.FCI(hi_2_cry[11])
);
defparam \cnt.hi_2_RNIE1DDK[12] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNICVS4M[13]  (
	.FCO(hi_2_cry[13]),
	.S(hi_2_s[13]),
	.Y(hi_2_RNICVS4M_Y[13]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[13]),
	.D(xcsr_wdata_o[13]),
	.A(VCC),
	.FCI(hi_2_cry[12])
);
defparam \cnt.hi_2_RNICVS4M[13] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIDSDLN[14]  (
	.FCO(hi_2_cry[14]),
	.S(hi_2_s[14]),
	.Y(hi_2_RNIDSDLN_Y[14]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[14]),
	.D(xcsr_wdata_o_Z[14]),
	.A(VCC),
	.FCI(hi_2_cry[13])
);
defparam \cnt.hi_2_RNIDSDLN[14] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIGSNAP[15]  (
	.FCO(hi_2_cry[15]),
	.S(hi_2_s[15]),
	.Y(hi_2_RNIGSNAP_Y[15]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[15]),
	.D(xcsr_wdata_o[15]),
	.A(VCC),
	.FCI(hi_2_cry[14])
);
defparam \cnt.hi_2_RNIGSNAP[15] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNILT8RQ[16]  (
	.FCO(hi_2_cry[16]),
	.S(hi_2_s[16]),
	.Y(hi_2_RNILT8RQ_Y[16]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[16]),
	.D(xcsr_wdata_o_Z[16]),
	.A(VCC),
	.FCI(hi_2_cry[15])
);
defparam \cnt.hi_2_RNILT8RQ[16] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIS0QBS[17]  (
	.FCO(hi_2_cry[17]),
	.S(hi_2_s[17]),
	.Y(hi_2_RNIS0QBS_Y[17]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[17]),
	.D(xcsr_wdata_o_Z[17]),
	.A(VCC),
	.FCI(hi_2_cry[16])
);
defparam \cnt.hi_2_RNIS0QBS[17] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI49A3U[18]  (
	.FCO(hi_2_cry[18]),
	.S(hi_2_s[18]),
	.Y(hi_2_RNI49A3U_Y[18]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[18]),
	.D(xcsr_wdata_o[18]),
	.A(VCC),
	.FCI(hi_2_cry[17])
);
defparam \cnt.hi_2_RNI49A3U[18] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIFGRJV[19]  (
	.FCO(hi_2_cry[19]),
	.S(hi_2_s[19]),
	.Y(hi_2_RNIFGRJV_Y[19]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[19]),
	.D(xcsr_wdata_o_Z[19]),
	.A(VCC),
	.FCI(hi_2_cry[18])
);
defparam \cnt.hi_2_RNIFGRJV[19] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIAA7911[20]  (
	.FCO(hi_2_cry[20]),
	.S(hi_2_s[20]),
	.Y(hi_2_RNIAA7911_Y[20]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[20]),
	.D(xcsr_wdata_o[20]),
	.A(VCC),
	.FCI(hi_2_cry[19])
);
defparam \cnt.hi_2_RNIAA7911[20] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI68P031[21]  (
	.FCO(hi_2_cry[21]),
	.S(hi_2_s[21]),
	.Y(hi_2_RNI68P031_Y[21]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[21]),
	.D(xcsr_wdata_o[21]),
	.A(VCC),
	.FCI(hi_2_cry[20])
);
defparam \cnt.hi_2_RNI68P031[21] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI55CH41[22]  (
	.FCO(hi_2_cry[22]),
	.S(hi_2_s[22]),
	.Y(hi_2_RNI55CH41_Y[22]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[22]),
	.D(xcsr_wdata_o_Z[22]),
	.A(VCC),
	.FCI(hi_2_cry[21])
);
defparam \cnt.hi_2_RNI55CH41[22] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI64V161[23]  (
	.FCO(hi_2_cry[23]),
	.S(hi_2_s[23]),
	.Y(hi_2_RNI64V161_Y[23]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[23]),
	.D(xcsr_wdata_o_Z[23]),
	.A(VCC),
	.FCI(hi_2_cry[22])
);
defparam \cnt.hi_2_RNI64V161[23] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI95II71[24]  (
	.FCO(hi_2_cry[24]),
	.S(hi_2_s[24]),
	.Y(hi_2_RNI95II71_Y[24]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[24]),
	.D(xcsr_wdata_o_Z[24]),
	.A(VCC),
	.FCI(hi_2_cry[23])
);
defparam \cnt.hi_2_RNI95II71[24] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIE9U791[25]  (
	.FCO(hi_2_cry[25]),
	.S(hi_2_s[25]),
	.Y(hi_2_RNIE9U791_Y[25]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[25]),
	.D(xcsr_wdata_o[25]),
	.A(VCC),
	.FCI(hi_2_cry[24])
);
defparam \cnt.hi_2_RNIE9U791[25] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIKHGVA1[26]  (
	.FCO(hi_2_cry[26]),
	.S(hi_2_s[26]),
	.Y(hi_2_RNIKHGVA1_Y[26]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[26]),
	.D(xcsr_wdata_o[26]),
	.A(VCC),
	.FCI(hi_2_cry[25])
);
defparam \cnt.hi_2_RNIKHGVA1[26] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNITO3GC1[27]  (
	.FCO(hi_2_cry[27]),
	.S(hi_2_s[27]),
	.Y(hi_2_RNITO3GC1_Y[27]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[27]),
	.D(xcsr_wdata_o_Z[27]),
	.A(VCC),
	.FCI(hi_2_cry[26])
);
defparam \cnt.hi_2_RNITO3GC1[27] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNI83G5E1[28]  (
	.FCO(hi_2_cry[28]),
	.S(hi_2_s[28]),
	.Y(hi_2_RNI83G5E1_Y[28]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[28]),
	.D(xcsr_wdata_o[28]),
	.A(VCC),
	.FCI(hi_2_cry[27])
);
defparam \cnt.hi_2_RNI83G5E1[28] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNILFSQF1[29]  (
	.FCO(hi_2_cry[29]),
	.S(hi_2_s[29]),
	.Y(hi_2_RNILFSQF1_Y[29]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[29]),
	.D(xcsr_wdata_o[29]),
	.A(VCC),
	.FCI(hi_2_cry[28])
);
defparam \cnt.hi_2_RNILFSQF1[29] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNO[31]  (
	.FCO(hi_2_RNO_FCO[31]),
	.S(hi_2_s[31]),
	.Y(hi_2_RNO_Y[31]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[31]),
	.D(xcsr_wdata_o[31]),
	.A(VCC),
	.FCI(hi_2_cry[30])
);
defparam \cnt.hi_2_RNO[31] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_2_RNIIDAGH1[30]  (
	.FCO(hi_2_cry[30]),
	.S(hi_2_s[30]),
	.Y(hi_2_RNIIDAGH1_Y[30]),
	.B(we_hi_0_a2_0_a2_2_RNIG3KS_Y[2]),
	.C(hi_2[30]),
	.D(xcsr_wdata_o[30]),
	.A(VCC),
	.FCI(hi_2_cry[29])
);
defparam \cnt.hi_2_RNIIDAGH1[30] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.we_hi_0_a2_0_a2_2_RNIGJEO[2]  (
	.FCO(hi_0_cry_cy),
	.S(we_hi_0_a2_0_a2_2_RNIGJEO_S[2]),
	.Y(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.B(N_1957),
	.C(we_hi_2[0]),
	.D(ir[27]),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.we_hi_0_a2_0_a2_2_RNIGJEO[2] .INIT=20'h4BF00;
// @27:2093
  ARI1 \cnt.hi_0_RNI4PVQ1[0]  (
	.FCO(hi_0_cry[0]),
	.S(hi_0_s[0]),
	.Y(hi_0_RNI4PVQ1_Y[0]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[0]),
	.D(xcsr_wdata_o[0]),
	.A(VCC),
	.FCI(hi_0_cry_cy)
);
defparam \cnt.hi_0_RNI4PVQ1[0] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIR5853[1]  (
	.FCO(hi_0_cry[1]),
	.S(hi_0_s[1]),
	.Y(hi_0_RNIR5853_Y[1]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[1]),
	.D(xcsr_wdata_o_Z[1]),
	.A(VCC),
	.FCI(hi_0_cry[0])
);
defparam \cnt.hi_0_RNIR5853[1] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI55A64[2]  (
	.FCO(hi_0_cry[2]),
	.S(hi_0_s[2]),
	.Y(hi_0_RNI55A64_Y[2]),
	.B(N_411_i_0),
	.C(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.D(hi_0[2]),
	.A(VCC),
	.FCI(hi_0_cry[1])
);
defparam \cnt.hi_0_RNI55A64[2] .INIT=20'h4E200;
// @27:2093
  ARI1 \cnt.hi_0_RNI0MIG5[3]  (
	.FCO(hi_0_cry[3]),
	.S(hi_0_s[3]),
	.Y(hi_0_RNI0MIG5_Y[3]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[3]),
	.D(xcsr_wdata_o_Z[3]),
	.A(VCC),
	.FCI(hi_0_cry[2])
);
defparam \cnt.hi_0_RNI0MIG5[3] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIT8RQ6[4]  (
	.FCO(hi_0_cry[4]),
	.S(hi_0_s[4]),
	.Y(hi_0_RNIT8RQ6_Y[4]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[4]),
	.D(xcsr_wdata_o_Z[4]),
	.A(VCC),
	.FCI(hi_0_cry[3])
);
defparam \cnt.hi_0_RNIT8RQ6[4] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIST358[5]  (
	.FCO(hi_0_cry[5]),
	.S(hi_0_s[5]),
	.Y(hi_0_RNIST358_Y[5]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[5]),
	.D(xcsr_wdata_o_Z[5]),
	.A(VCC),
	.FCI(hi_0_cry[4])
);
defparam \cnt.hi_0_RNIST358[5] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNITKCF9[6]  (
	.FCO(hi_0_cry[6]),
	.S(hi_0_s[6]),
	.Y(hi_0_RNITKCF9_Y[6]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[6]),
	.D(xcsr_wdata_o_Z[6]),
	.A(VCC),
	.FCI(hi_0_cry[5])
);
defparam \cnt.hi_0_RNITKCF9[6] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI0ELPA[7]  (
	.FCO(hi_0_cry[7]),
	.S(hi_0_s[7]),
	.Y(hi_0_RNI0ELPA_Y[7]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[7]),
	.D(xcsr_wdata_o_Z[7]),
	.A(VCC),
	.FCI(hi_0_cry[6])
);
defparam \cnt.hi_0_RNI0ELPA[7] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI4DPVB[8]  (
	.FCO(hi_0_cry[8]),
	.S(hi_0_s[8]),
	.Y(hi_0_RNI4DPVB_Y[8]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[8]),
	.D(xcsr_wdata_o[8]),
	.A(VCC),
	.FCI(hi_0_cry[7])
);
defparam \cnt.hi_0_RNI4DPVB[8] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIBA2AD[9]  (
	.FCO(hi_0_cry[9]),
	.S(hi_0_s[9]),
	.Y(hi_0_RNIBA2AD_Y[9]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[9]),
	.D(xcsr_wdata_o_Z[9]),
	.A(VCC),
	.FCI(hi_0_cry[8])
);
defparam \cnt.hi_0_RNIBA2AD[9] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI271EE[10]  (
	.FCO(hi_0_cry[10]),
	.S(hi_0_s[10]),
	.Y(hi_0_RNI271EE_Y[10]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[10]),
	.D(xcsr_wdata_o_Z[10]),
	.A(VCC),
	.FCI(hi_0_cry[9])
);
defparam \cnt.hi_0_RNI271EE[10] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIQ8VOF[11]  (
	.FCO(hi_0_cry[11]),
	.S(hi_0_s[11]),
	.Y(hi_0_RNIQ8VOF_Y[11]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[11]),
	.D(xcsr_wdata_o[11]),
	.A(VCC),
	.FCI(hi_0_cry[10])
);
defparam \cnt.hi_0_RNIQ8VOF[11] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIKCT3H[12]  (
	.FCO(hi_0_cry[12]),
	.S(hi_0_s[12]),
	.Y(hi_0_RNIKCT3H_Y[12]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[12]),
	.D(xcsr_wdata_o[12]),
	.A(VCC),
	.FCI(hi_0_cry[11])
);
defparam \cnt.hi_0_RNIKCT3H[12] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIGIREI[13]  (
	.FCO(hi_0_cry[13]),
	.S(hi_0_s[13]),
	.Y(hi_0_RNIGIREI_Y[13]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[13]),
	.D(xcsr_wdata_o[13]),
	.A(VCC),
	.FCI(hi_0_cry[12])
);
defparam \cnt.hi_0_RNIGIREI[13] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIFNQIJ[14]  (
	.FCO(hi_0_cry[14]),
	.S(hi_0_s[14]),
	.Y(hi_0_RNIFNQIJ_Y[14]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[14]),
	.D(xcsr_wdata_o_Z[14]),
	.A(VCC),
	.FCI(hi_0_cry[13])
);
defparam \cnt.hi_0_RNIFNQIJ[14] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIGVIRK[15]  (
	.FCO(hi_0_cry[15]),
	.S(hi_0_s[15]),
	.Y(hi_0_RNIGVIRK_Y[15]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[15]),
	.D(xcsr_wdata_o[15]),
	.A(VCC),
	.FCI(hi_0_cry[14])
);
defparam \cnt.hi_0_RNIGVIRK[15] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIJ8IVL[16]  (
	.FCO(hi_0_cry[16]),
	.S(hi_0_s[16]),
	.Y(hi_0_RNIJ8IVL_Y[16]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[16]),
	.D(xcsr_wdata_o_Z[16]),
	.A(VCC),
	.FCI(hi_0_cry[15])
);
defparam \cnt.hi_0_RNIJ8IVL[16] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIOJH3N[17]  (
	.FCO(hi_0_cry[17]),
	.S(hi_0_s[17]),
	.Y(hi_0_RNIOJH3N_Y[17]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[17]),
	.D(xcsr_wdata_o_Z[17]),
	.A(VCC),
	.FCI(hi_0_cry[16])
);
defparam \cnt.hi_0_RNIOJH3N[17] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIU3GEO[18]  (
	.FCO(hi_0_cry[18]),
	.S(hi_0_s[18]),
	.Y(hi_0_RNIU3GEO_Y[18]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[18]),
	.D(xcsr_wdata_o[18]),
	.A(VCC),
	.FCI(hi_0_cry[17])
);
defparam \cnt.hi_0_RNIU3GEO[18] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI7JFIP[19]  (
	.FCO(hi_0_cry[19]),
	.S(hi_0_s[19]),
	.Y(hi_0_RNI7JFIP_Y[19]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[19]),
	.D(xcsr_wdata_o_Z[19]),
	.A(VCC),
	.FCI(hi_0_cry[18])
);
defparam \cnt.hi_0_RNI7JFIP[19] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI0L9RQ[20]  (
	.FCO(hi_0_cry[20]),
	.S(hi_0_s[20]),
	.Y(hi_0_RNI0L9RQ_Y[20]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[20]),
	.D(xcsr_wdata_o[20]),
	.A(VCC),
	.FCI(hi_0_cry[19])
);
defparam \cnt.hi_0_RNI0L9RQ[20] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIQQ96S[21]  (
	.FCO(hi_0_cry[21]),
	.S(hi_0_s[21]),
	.Y(hi_0_RNIQQ96S_Y[21]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[21]),
	.D(xcsr_wdata_o[21]),
	.A(VCC),
	.FCI(hi_0_cry[20])
);
defparam \cnt.hi_0_RNIQQ96S[21] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNINVAAT[22]  (
	.FCO(hi_0_cry[22]),
	.S(hi_0_s[22]),
	.Y(hi_0_RNINVAAT_Y[22]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[22]),
	.D(xcsr_wdata_o_Z[22]),
	.A(VCC),
	.FCI(hi_0_cry[21])
);
defparam \cnt.hi_0_RNINVAAT[22] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIM6CEU[23]  (
	.FCO(hi_0_cry[23]),
	.S(hi_0_s[23]),
	.Y(hi_0_RNIM6CEU_Y[23]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[23]),
	.D(xcsr_wdata_o_Z[23]),
	.A(VCC),
	.FCI(hi_0_cry[22])
);
defparam \cnt.hi_0_RNIM6CEU[23] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNINFDIV[24]  (
	.FCO(hi_0_cry[24]),
	.S(hi_0_s[24]),
	.Y(hi_0_RNINFDIV_Y[24]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[24]),
	.D(xcsr_wdata_o_Z[24]),
	.A(VCC),
	.FCI(hi_0_cry[23])
);
defparam \cnt.hi_0_RNINFDIV[24] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIQR7R01[25]  (
	.FCO(hi_0_cry[25]),
	.S(hi_0_s[25]),
	.Y(hi_0_RNIQR7R01_Y[25]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[25]),
	.D(xcsr_wdata_o[25]),
	.A(VCC),
	.FCI(hi_0_cry[24])
);
defparam \cnt.hi_0_RNIQR7R01[25] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIUB8621[26]  (
	.FCO(hi_0_cry[26]),
	.S(hi_0_s[26]),
	.Y(hi_0_RNIUB8621_Y[26]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[26]),
	.D(xcsr_wdata_o[26]),
	.A(VCC),
	.FCI(hi_0_cry[25])
);
defparam \cnt.hi_0_RNIUB8621[26] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNI5R9A31[27]  (
	.FCO(hi_0_cry[27]),
	.S(hi_0_s[27]),
	.Y(hi_0_RNI5R9A31_Y[27]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[27]),
	.D(xcsr_wdata_o_Z[27]),
	.A(VCC),
	.FCI(hi_0_cry[26])
);
defparam \cnt.hi_0_RNI5R9A31[27] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIED4J41[28]  (
	.FCO(hi_0_cry[28]),
	.S(hi_0_s[28]),
	.Y(hi_0_RNIED4J41_Y[28]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[28]),
	.D(xcsr_wdata_o[28]),
	.A(VCC),
	.FCI(hi_0_cry[27])
);
defparam \cnt.hi_0_RNIED4J41[28] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIP1VR51[29]  (
	.FCO(hi_0_cry[29]),
	.S(hi_0_s[29]),
	.Y(hi_0_RNIP1VR51_Y[29]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[29]),
	.D(xcsr_wdata_o[29]),
	.A(VCC),
	.FCI(hi_0_cry[28])
);
defparam \cnt.hi_0_RNIP1VR51[29] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNO[31]  (
	.FCO(hi_0_RNO_FCO[31]),
	.S(hi_0_s[31]),
	.Y(hi_0_RNO_Y[31]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[31]),
	.D(xcsr_wdata_o[31]),
	.A(VCC),
	.FCI(hi_0_cry[30])
);
defparam \cnt.hi_0_RNO[31] .INIT=20'h4D800;
// @27:2093
  ARI1 \cnt.hi_0_RNIK7R471[30]  (
	.FCO(hi_0_cry[30]),
	.S(hi_0_s[30]),
	.Y(hi_0_RNIK7R471_Y[30]),
	.B(we_hi_0_a2_0_a2_2_RNIGJEO_Y[2]),
	.C(hi_0[30]),
	.D(xcsr_wdata_o[30]),
	.A(VCC),
	.FCI(hi_0_cry[29])
);
defparam \cnt.hi_0_RNIK7R471[30] .INIT=20'h4D800;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_0_0  (
	.FCO(cnt_add_cry_0),
	.S(cnt_add_cry_0_0_S),
	.Y(cnt_add_cry_0_0_Y),
	.B(cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(VCC)
);
defparam \un1_monitor.cnt_add_cry_0_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_1_0  (
	.FCO(cnt_add_cry_1),
	.S(cnt_add_cry_1_0_S),
	.Y(cnt_add_cry_1_0_Y),
	.B(cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_0)
);
defparam \un1_monitor.cnt_add_cry_1_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_2_0  (
	.FCO(cnt_add_cry_2),
	.S(cnt_add_cry_2_0_S),
	.Y(cnt_add_cry_2_0_Y),
	.B(cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_1)
);
defparam \un1_monitor.cnt_add_cry_2_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_3_0  (
	.FCO(cnt_add_cry_3),
	.S(cnt_add_cry_3_0_S),
	.Y(cnt_add_cry_3_0_Y),
	.B(cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_2)
);
defparam \un1_monitor.cnt_add_cry_3_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_4_0  (
	.FCO(cnt_add_cry_4),
	.S(cnt_add_cry_4_0_S),
	.Y(cnt_add_cry_4_0_Y),
	.B(cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_3)
);
defparam \un1_monitor.cnt_add_cry_4_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_5_0  (
	.FCO(cnt_add_cry_5),
	.S(cnt_add_cry_5_0_S),
	.Y(cnt_add_cry_5_0_Y),
	.B(cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_4)
);
defparam \un1_monitor.cnt_add_cry_5_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_6_0  (
	.FCO(cnt_add_cry_6),
	.S(cnt_add_cry_6_0_S),
	.Y(cnt_add_cry_6_0_Y),
	.B(cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_5)
);
defparam \un1_monitor.cnt_add_cry_6_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_7_0  (
	.FCO(cnt_add_cry_7),
	.S(cnt_add_cry_7_0_S),
	.Y(cnt_add_cry_7_0_Y),
	.B(cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_6)
);
defparam \un1_monitor.cnt_add_cry_7_0 .INIT=20'h5AA00;
// @27:1046
  ARI1 \un1_monitor.cnt_add_s_9  (
	.FCO(cnt_add_s_9_FCO),
	.S(cnt_add_s_9_S),
	.Y(cnt_add_s_9_Y),
	.B(state_Z[5]),
	.C(cnt_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(cnt_add_cry_8)
);
defparam \un1_monitor.cnt_add_s_9 .INIT=20'h48800;
// @27:1046
  ARI1 \un1_monitor.cnt_add_cry_8_0  (
	.FCO(cnt_add_cry_8),
	.S(cnt_add_cry_8_0_S),
	.Y(cnt_add_cry_8_0_Y),
	.B(cnt_Z[8]),
	.C(GND),
	.D(GND),
	.A(state_Z[5]),
	.FCI(cnt_add_cry_7)
);
defparam \un1_monitor.cnt_add_cry_8_0 .INIT=20'h5AA00;
// @27:347
  ARI1 \fetch_engine.state_RNIPNLE[1]  (
	.FCO(state_RNIPNLE_FCO[1]),
	.S(state_RNIPNLE_S[1]),
	.Y(state_RNIPNLE_Y[1]),
	.B(state_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \fetch_engine.state_RNIPNLE[1] .INIT=20'h4AA00;
// @27:347
  ARI1 \fetch_engine.pc_RNIHBKG1[2]  (
	.FCO(pc_5_i_m2_cry_0),
	.S(N_1105),
	.Y(pc_RNIHBKG1_Y[2]),
	.B(next_pc[2]),
	.C(state_Z[1]),
	.D(addr_0[2]),
	.A(VCC),
	.FCI(state_RNIPNLE_FCO[1])
);
defparam \fetch_engine.pc_RNIHBKG1[2] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIB1JI2[3]  (
	.FCO(pc_5_i_m2_cry_1),
	.S(N_1104),
	.Y(pc_RNIB1JI2_Y[3]),
	.B(next_pc[3]),
	.C(state_Z[1]),
	.D(addr_0[3]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_0)
);
defparam \fetch_engine.pc_RNIB1JI2[3] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI7PHK3[4]  (
	.FCO(pc_5_i_m2_cry_2),
	.S(pc_5[4]),
	.Y(pc_RNI7PHK3_Y[4]),
	.B(next_pc[4]),
	.C(state_Z[1]),
	.D(addr_0[4]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_1)
);
defparam \fetch_engine.pc_RNI7PHK3[4] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI5JGM4[5]  (
	.FCO(pc_5_i_m2_cry_3),
	.S(pc_5[5]),
	.Y(pc_RNI5JGM4_Y[5]),
	.B(next_pc[5]),
	.C(state_Z[1]),
	.D(addr_0[5]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_2)
);
defparam \fetch_engine.pc_RNI5JGM4[5] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI5FFO5[6]  (
	.FCO(pc_5_i_m2_cry_4),
	.S(pc_5[6]),
	.Y(pc_RNI5FFO5_Y[6]),
	.B(next_pc[6]),
	.C(state_Z[1]),
	.D(addr_0[6]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_3)
);
defparam \fetch_engine.pc_RNI5FFO5[6] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI7DEQ6[7]  (
	.FCO(pc_5_i_m2_cry_5),
	.S(pc_5[7]),
	.Y(pc_RNI7DEQ6_Y[7]),
	.B(next_pc[7]),
	.C(state_Z[1]),
	.D(addr_0[7]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_4)
);
defparam \fetch_engine.pc_RNI7DEQ6[7] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIBDDS7[8]  (
	.FCO(pc_5_i_m2_cry_6),
	.S(pc_5[8]),
	.Y(pc_RNIBDDS7_Y[8]),
	.B(next_pc[8]),
	.C(state_Z[1]),
	.D(addr_0[8]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_5)
);
defparam \fetch_engine.pc_RNIBDDS7[8] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIHFCU8[9]  (
	.FCO(pc_5_i_m2_cry_7),
	.S(pc_5[9]),
	.Y(pc_RNIHFCU8_Y[9]),
	.B(next_pc[9]),
	.C(state_Z[1]),
	.D(addr_0[9]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_6)
);
defparam \fetch_engine.pc_RNIHFCU8[9] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI772P9[10]  (
	.FCO(pc_5_i_m2_cry_8),
	.S(pc_5[10]),
	.Y(pc_RNI772P9_Y[10]),
	.B(next_pc[10]),
	.C(state_Z[1]),
	.D(addr_0[10]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_7)
);
defparam \fetch_engine.pc_RNI772P9[10] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIV0OJA[11]  (
	.FCO(pc_5_i_m2_cry_9),
	.S(pc_5[11]),
	.Y(pc_RNIV0OJA_Y[11]),
	.B(next_pc[11]),
	.C(state_Z[1]),
	.D(addr_0[11]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_8)
);
defparam \fetch_engine.pc_RNIV0OJA[11] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIPSDEB[12]  (
	.FCO(pc_5_i_m2_cry_10),
	.S(pc_5[12]),
	.Y(pc_RNIPSDEB_Y[12]),
	.B(next_pc[12]),
	.C(state_Z[1]),
	.D(addr_0[12]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_9)
);
defparam \fetch_engine.pc_RNIPSDEB[12] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNILQ39C[13]  (
	.FCO(pc_5_i_m2_cry_11),
	.S(pc_5[13]),
	.Y(pc_RNILQ39C_Y[13]),
	.B(next_pc[13]),
	.C(state_Z[1]),
	.D(addr_0[13]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_10)
);
defparam \fetch_engine.pc_RNILQ39C[13] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIJQP3D[14]  (
	.FCO(pc_5_i_m2_cry_12),
	.S(pc_5[14]),
	.Y(pc_RNIJQP3D_Y[14]),
	.B(next_pc[14]),
	.C(state_Z[1]),
	.D(addr_0[14]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_11)
);
defparam \fetch_engine.pc_RNIJQP3D[14] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIJSFUD[15]  (
	.FCO(pc_5_i_m2_cry_13),
	.S(N_1089),
	.Y(pc_RNIJSFUD_Y[15]),
	.B(next_pc[15]),
	.C(state_Z[1]),
	.D(addr_0[15]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_12)
);
defparam \fetch_engine.pc_RNIJSFUD[15] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIL06PE[16]  (
	.FCO(pc_5_i_m2_cry_14),
	.S(pc_5[16]),
	.Y(pc_RNIL06PE_Y[16]),
	.B(next_pc[16]),
	.C(state_Z[1]),
	.D(addr_0[16]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_13)
);
defparam \fetch_engine.pc_RNIL06PE[16] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIP6SJF[17]  (
	.FCO(pc_5_i_m2_cry_15),
	.S(pc_5[17]),
	.Y(pc_RNIP6SJF_Y[17]),
	.B(next_pc[17]),
	.C(state_Z[1]),
	.D(addr_0[17]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_14)
);
defparam \fetch_engine.pc_RNIP6SJF[17] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIVEIEG[18]  (
	.FCO(pc_5_i_m2_cry_16),
	.S(pc_5[18]),
	.Y(pc_RNIVEIEG_Y[18]),
	.B(next_pc[18]),
	.C(state_Z[1]),
	.D(addr_0[18]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_15)
);
defparam \fetch_engine.pc_RNIVEIEG[18] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI7P89H[19]  (
	.FCO(pc_5_i_m2_cry_17),
	.S(pc_5[19]),
	.Y(pc_RNI7P89H_Y[19]),
	.B(next_pc[19]),
	.C(state_Z[1]),
	.D(addr_0[19]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_16)
);
defparam \fetch_engine.pc_RNI7P89H[19] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIVK04I[20]  (
	.FCO(pc_5_i_m2_cry_18),
	.S(N_1090),
	.Y(pc_RNIVK04I_Y[20]),
	.B(next_pc[20]),
	.C(state_Z[1]),
	.D(addr_0[20]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_17)
);
defparam \fetch_engine.pc_RNIVK04I[20] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIPIOUI[21]  (
	.FCO(pc_5_i_m2_cry_19),
	.S(pc_5[21]),
	.Y(pc_RNIPIOUI_Y[21]),
	.B(next_pc[21]),
	.C(state_Z[1]),
	.D(addr_0[21]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_18)
);
defparam \fetch_engine.pc_RNIPIOUI[21] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNILIGPJ[22]  (
	.FCO(pc_5_i_m2_cry_20),
	.S(pc_5[22]),
	.Y(pc_RNILIGPJ_Y[22]),
	.B(next_pc[22]),
	.C(state_Z[1]),
	.D(addr_0[22]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_19)
);
defparam \fetch_engine.pc_RNILIGPJ[22] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIJK8KK[23]  (
	.FCO(pc_5_i_m2_cry_21),
	.S(pc_5[23]),
	.Y(pc_RNIJK8KK_Y[23]),
	.B(next_pc[23]),
	.C(state_Z[1]),
	.D(addr_0[23]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_20)
);
defparam \fetch_engine.pc_RNIJK8KK[23] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIJO0FL[24]  (
	.FCO(pc_5_i_m2_cry_22),
	.S(pc_5[24]),
	.Y(pc_RNIJO0FL_Y[24]),
	.B(next_pc[24]),
	.C(state_Z[1]),
	.D(addr_0[24]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_21)
);
defparam \fetch_engine.pc_RNIJO0FL[24] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNILUO9M[25]  (
	.FCO(pc_5_i_m2_cry_23),
	.S(N_1091),
	.Y(pc_RNILUO9M_Y[25]),
	.B(next_pc[25]),
	.C(state_Z[1]),
	.D(addr_0[25]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_22)
);
defparam \fetch_engine.pc_RNILUO9M[25] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIP6H4N[26]  (
	.FCO(pc_5_i_m2_cry_24),
	.S(pc_5[26]),
	.Y(pc_RNIP6H4N_Y[26]),
	.B(next_pc[26]),
	.C(state_Z[1]),
	.D(addr_0[26]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_23)
);
defparam \fetch_engine.pc_RNIP6H4N[26] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIVG9VN[27]  (
	.FCO(pc_5_i_m2_cry_25),
	.S(pc_5[27]),
	.Y(pc_RNIVG9VN_Y[27]),
	.B(next_pc[27]),
	.C(state_Z[1]),
	.D(addr_0[27]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_24)
);
defparam \fetch_engine.pc_RNIVG9VN[27] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNI7T1QO[28]  (
	.FCO(pc_5_i_m2_cry_26),
	.S(N_1092),
	.Y(pc_RNI7T1QO_Y[28]),
	.B(next_pc[28]),
	.C(state_Z[1]),
	.D(addr_0[28]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_25)
);
defparam \fetch_engine.pc_RNI7T1QO[28] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIHBQKP[29]  (
	.FCO(pc_5_i_m2_cry_27),
	.S(N_1093),
	.Y(pc_RNIHBQKP_Y[29]),
	.B(next_pc[29]),
	.C(state_Z[1]),
	.D(addr_0[29]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_26)
);
defparam \fetch_engine.pc_RNIHBQKP[29] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNO[31]  (
	.FCO(pc_RNO_FCO[31]),
	.S(N_1095),
	.Y(pc_RNO_Y[31]),
	.B(next_pc[31]),
	.C(state_Z[1]),
	.D(addr_0[31]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_28)
);
defparam \fetch_engine.pc_RNO[31] .INIT=20'h4E200;
// @27:347
  ARI1 \fetch_engine.pc_RNIBBKFQ[30]  (
	.FCO(pc_5_i_m2_cry_28),
	.S(N_1094),
	.Y(pc_RNIBBKFQ_Y[30]),
	.B(next_pc[30]),
	.C(state_Z[1]),
	.D(addr_0[30]),
	.A(VCC),
	.FCI(pc_5_i_m2_cry_27)
);
defparam \fetch_engine.pc_RNIBBKFQ[30] .INIT=20'h4E200;
// @27:2093
  ARI1 \cnt.inc_0_RNI64MF[0]  (
	.FCO(inc_0_RNI64MF_FCO[0]),
	.S(inc_0_RNI64MF_S[0]),
	.Y(inc_0_RNI64MF_Y[0]),
	.B(lo_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.inc_0_RNI64MF[0] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNID1EM[0]  (
	.FCO(lo_0_cry[0]),
	.S(lo_0_s[0]),
	.Y(lo_0_RNID1EM_Y[0]),
	.B(lo_0_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(inc_0_RNI64MF_FCO[0])
);
defparam \cnt.lo_0_RNID1EM[0] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNILV5T[1]  (
	.FCO(lo_0_cry[1]),
	.S(lo_0_s[1]),
	.Y(lo_0_RNILV5T_Y[1]),
	.B(lo_0_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[0])
);
defparam \cnt.lo_0_RNILV5T[1] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIUUT31[2]  (
	.FCO(lo_0_cry[2]),
	.S(lo_0_s[2]),
	.Y(lo_0_RNIUUT31_Y[2]),
	.B(lo_0_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[1])
);
defparam \cnt.lo_0_RNIUUT31[2] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI8VLA1[3]  (
	.FCO(lo_0_cry[3]),
	.S(lo_0_s[3]),
	.Y(lo_0_RNI8VLA1_Y[3]),
	.B(lo_0_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[2])
);
defparam \cnt.lo_0_RNI8VLA1[3] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIJ0EH1[4]  (
	.FCO(lo_0_cry[4]),
	.S(lo_0_s[4]),
	.Y(lo_0_RNIJ0EH1_Y[4]),
	.B(lo_0_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[3])
);
defparam \cnt.lo_0_RNIJ0EH1[4] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIV26O1[5]  (
	.FCO(lo_0_cry[5]),
	.S(lo_0_s[5]),
	.Y(lo_0_RNIV26O1_Y[5]),
	.B(lo_0_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[4])
);
defparam \cnt.lo_0_RNIV26O1[5] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIC6UU1[6]  (
	.FCO(lo_0_cry[6]),
	.S(lo_0_s[6]),
	.Y(lo_0_RNIC6UU1_Y[6]),
	.B(lo_0_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[5])
);
defparam \cnt.lo_0_RNIC6UU1[6] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIQAM52[7]  (
	.FCO(lo_0_cry[7]),
	.S(lo_0_s[7]),
	.Y(lo_0_RNIQAM52_Y[7]),
	.B(lo_0_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[6])
);
defparam \cnt.lo_0_RNIQAM52[7] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI9GEC2[8]  (
	.FCO(lo_0_cry[8]),
	.S(lo_0_s[8]),
	.Y(lo_0_RNI9GEC2_Y[8]),
	.B(lo_0_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[7])
);
defparam \cnt.lo_0_RNI9GEC2[8] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIPM6J2[9]  (
	.FCO(lo_0_cry[9]),
	.S(lo_0_s[9]),
	.Y(lo_0_RNIPM6J2_Y[9]),
	.B(lo_0_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[8])
);
defparam \cnt.lo_0_RNIPM6J2[9] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIHHR13[10]  (
	.FCO(lo_0_cry[10]),
	.S(lo_0_s[10]),
	.Y(lo_0_RNIHHR13_Y[10]),
	.B(lo_0_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[9])
);
defparam \cnt.lo_0_RNIHHR13[10] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIADGG3[11]  (
	.FCO(lo_0_cry[11]),
	.S(lo_0_s[11]),
	.Y(lo_0_RNIADGG3_Y[11]),
	.B(lo_0_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[10])
);
defparam \cnt.lo_0_RNIADGG3[11] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI4A5V3[12]  (
	.FCO(lo_0_cry[12]),
	.S(lo_0_s[12]),
	.Y(lo_0_RNI4A5V3_Y[12]),
	.B(lo_0_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[11])
);
defparam \cnt.lo_0_RNI4A5V3[12] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIV7QD4[13]  (
	.FCO(lo_0_cry[13]),
	.S(lo_0_s[13]),
	.Y(lo_0_RNIV7QD4_Y[13]),
	.B(lo_0_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[12])
);
defparam \cnt.lo_0_RNIV7QD4[13] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIR6FS4[14]  (
	.FCO(lo_0_cry[14]),
	.S(lo_0_s[14]),
	.Y(lo_0_RNIR6FS4_Y[14]),
	.B(lo_0_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[13])
);
defparam \cnt.lo_0_RNIR6FS4[14] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIO64B5[15]  (
	.FCO(lo_0_cry[15]),
	.S(lo_0_s[15]),
	.Y(lo_0_RNIO64B5_Y[15]),
	.B(lo_0_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[14])
);
defparam \cnt.lo_0_RNIO64B5[15] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIM7PP5[16]  (
	.FCO(lo_0_cry[16]),
	.S(lo_0_s[16]),
	.Y(lo_0_RNIM7PP5_Y[16]),
	.B(lo_0_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[15])
);
defparam \cnt.lo_0_RNIM7PP5[16] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIL9E86[17]  (
	.FCO(lo_0_cry[17]),
	.S(lo_0_s[17]),
	.Y(lo_0_RNIL9E86_Y[17]),
	.B(lo_0_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[16])
);
defparam \cnt.lo_0_RNIL9E86[17] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNILC3N6[18]  (
	.FCO(lo_0_cry[18]),
	.S(lo_0_s[18]),
	.Y(lo_0_RNILC3N6_Y[18]),
	.B(lo_0_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[17])
);
defparam \cnt.lo_0_RNILC3N6[18] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIMGO57[19]  (
	.FCO(lo_0_cry[19]),
	.S(lo_0_s[19]),
	.Y(lo_0_RNIMGO57_Y[19]),
	.B(lo_0_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[18])
);
defparam \cnt.lo_0_RNIMGO57[19] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIFDEK7[20]  (
	.FCO(lo_0_cry[20]),
	.S(lo_0_s[20]),
	.Y(lo_0_RNIFDEK7_Y[20]),
	.B(lo_0_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[19])
);
defparam \cnt.lo_0_RNIFDEK7[20] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI9B438[21]  (
	.FCO(lo_0_cry[21]),
	.S(lo_0_s[21]),
	.Y(lo_0_RNI9B438_Y[21]),
	.B(lo_0_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[20])
);
defparam \cnt.lo_0_RNI9B438[21] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI4AQH8[22]  (
	.FCO(lo_0_cry[22]),
	.S(lo_0_s[22]),
	.Y(lo_0_RNI4AQH8_Y[22]),
	.B(lo_0_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[21])
);
defparam \cnt.lo_0_RNI4AQH8[22] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNI0AG09[23]  (
	.FCO(lo_0_cry[23]),
	.S(lo_0_s[23]),
	.Y(lo_0_RNI0AG09_Y[23]),
	.B(lo_0_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[22])
);
defparam \cnt.lo_0_RNI0AG09[23] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNITA6F9[24]  (
	.FCO(lo_0_cry[24]),
	.S(lo_0_s[24]),
	.Y(lo_0_RNITA6F9_Y[24]),
	.B(lo_0_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[23])
);
defparam \cnt.lo_0_RNITA6F9[24] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIRCST9[25]  (
	.FCO(lo_0_cry[25]),
	.S(lo_0_s[25]),
	.Y(lo_0_RNIRCST9_Y[25]),
	.B(lo_0_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[24])
);
defparam \cnt.lo_0_RNIRCST9[25] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIQFICA[26]  (
	.FCO(lo_0_cry[26]),
	.S(lo_0_s[26]),
	.Y(lo_0_RNIQFICA_Y[26]),
	.B(lo_0_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[25])
);
defparam \cnt.lo_0_RNIQFICA[26] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIQJ8RA[27]  (
	.FCO(lo_0_cry[27]),
	.S(lo_0_s[27]),
	.Y(lo_0_RNIQJ8RA_Y[27]),
	.B(lo_0_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[26])
);
defparam \cnt.lo_0_RNIQJ8RA[27] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIROU9B[28]  (
	.FCO(lo_0_cry[28]),
	.S(lo_0_s[28]),
	.Y(lo_0_RNIROU9B_Y[28]),
	.B(lo_0_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[27])
);
defparam \cnt.lo_0_RNIROU9B[28] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNITUKOB[29]  (
	.FCO(lo_0_cry[29]),
	.S(lo_0_s[29]),
	.Y(lo_0_RNITUKOB_Y[29]),
	.B(lo_0_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[28])
);
defparam \cnt.lo_0_RNITUKOB[29] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNINTB7C[30]  (
	.FCO(lo_0_cry[30]),
	.S(lo_0_s[30]),
	.Y(lo_0_RNINTB7C_Y[30]),
	.B(lo_0_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[29])
);
defparam \cnt.lo_0_RNINTB7C[30] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_0_RNIIT2MC[31]  (
	.FCO(lo_0_cry[31]),
	.S(lo_0_s[31]),
	.Y(lo_0_RNIIT2MC_Y[31]),
	.B(lo_0_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_0_cry[30])
);
defparam \cnt.lo_0_RNIIT2MC[31] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.inc_2_RNI8AS1[0]  (
	.FCO(inc_2_RNI8AS1_FCO[0]),
	.S(inc_2_RNI8AS1_S[0]),
	.Y(inc_2_RNI8AS1_Y[0]),
	.B(lo_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \cnt.inc_2_RNI8AS1[0] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIHDQA[0]  (
	.FCO(lo_2_cry[0]),
	.S(lo_2_s[0]),
	.Y(lo_2_RNIHDQA_Y[0]),
	.B(lo_2_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(inc_2_RNI8AS1_FCO[0])
);
defparam \cnt.lo_2_RNIHDQA[0] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIRHOJ[1]  (
	.FCO(lo_2_cry[1]),
	.S(lo_2_s[1]),
	.Y(lo_2_RNIRHOJ_Y[1]),
	.B(lo_2_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[0])
);
defparam \cnt.lo_2_RNIRHOJ[1] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNI6NMS[2]  (
	.FCO(lo_2_cry[2]),
	.S(lo_2_s[2]),
	.Y(lo_2_RNI6NMS_Y[2]),
	.B(lo_2_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[1])
);
defparam \cnt.lo_2_RNI6NMS[2] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIITK51[3]  (
	.FCO(lo_2_cry[3]),
	.S(lo_2_s[3]),
	.Y(lo_2_RNIITK51_Y[3]),
	.B(lo_2_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[2])
);
defparam \cnt.lo_2_RNIITK51[3] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIV4JE1[4]  (
	.FCO(lo_2_cry[4]),
	.S(lo_2_s[4]),
	.Y(lo_2_RNIV4JE1_Y[4]),
	.B(lo_2_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[3])
);
defparam \cnt.lo_2_RNIV4JE1[4] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIDDHN1[5]  (
	.FCO(lo_2_cry[5]),
	.S(lo_2_s[5]),
	.Y(lo_2_RNIDDHN1_Y[5]),
	.B(lo_2_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[4])
);
defparam \cnt.lo_2_RNIDDHN1[5] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNISMF02[6]  (
	.FCO(lo_2_cry[6]),
	.S(lo_2_s[6]),
	.Y(lo_2_RNISMF02_Y[6]),
	.B(lo_2_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[5])
);
defparam \cnt.lo_2_RNISMF02[6] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIC1E92[7]  (
	.FCO(lo_2_cry[7]),
	.S(lo_2_s[7]),
	.Y(lo_2_RNIC1E92_Y[7]),
	.B(lo_2_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[6])
);
defparam \cnt.lo_2_RNIC1E92[7] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNITCCI2[8]  (
	.FCO(lo_2_cry[8]),
	.S(lo_2_s[8]),
	.Y(lo_2_RNITCCI2_Y[8]),
	.B(lo_2_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[7])
);
defparam \cnt.lo_2_RNITCCI2[8] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIFPAR2[9]  (
	.FCO(lo_2_cry[9]),
	.S(lo_2_s[9]),
	.Y(lo_2_RNIFPAR2_Y[9]),
	.B(lo_2_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[8])
);
defparam \cnt.lo_2_RNIFPAR2[9] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNI9SB23[10]  (
	.FCO(lo_2_cry[10]),
	.S(lo_2_s[10]),
	.Y(lo_2_RNI9SB23_Y[10]),
	.B(lo_2_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[9])
);
defparam \cnt.lo_2_RNI9SB23[10] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNI40D93[11]  (
	.FCO(lo_2_cry[11]),
	.S(lo_2_s[11]),
	.Y(lo_2_RNI40D93_Y[11]),
	.B(lo_2_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[10])
);
defparam \cnt.lo_2_RNI40D93[11] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNI05EG3[12]  (
	.FCO(lo_2_cry[12]),
	.S(lo_2_s[12]),
	.Y(lo_2_RNI05EG3_Y[12]),
	.B(lo_2_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[11])
);
defparam \cnt.lo_2_RNI05EG3[12] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNITAFN3[13]  (
	.FCO(lo_2_cry[13]),
	.S(lo_2_s[13]),
	.Y(lo_2_RNITAFN3_Y[13]),
	.B(lo_2_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[12])
);
defparam \cnt.lo_2_RNITAFN3[13] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIRHGU3[14]  (
	.FCO(lo_2_cry[14]),
	.S(lo_2_s[14]),
	.Y(lo_2_RNIRHGU3_Y[14]),
	.B(lo_2_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[13])
);
defparam \cnt.lo_2_RNIRHGU3[14] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIQPH54[15]  (
	.FCO(lo_2_cry[15]),
	.S(lo_2_s[15]),
	.Y(lo_2_RNIQPH54_Y[15]),
	.B(lo_2_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[14])
);
defparam \cnt.lo_2_RNIQPH54[15] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIQ2JC4[16]  (
	.FCO(lo_2_cry[16]),
	.S(lo_2_s[16]),
	.Y(lo_2_RNIQ2JC4_Y[16]),
	.B(lo_2_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[15])
);
defparam \cnt.lo_2_RNIQ2JC4[16] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIRCKJ4[17]  (
	.FCO(lo_2_cry[17]),
	.S(lo_2_s[17]),
	.Y(lo_2_RNIRCKJ4_Y[17]),
	.B(lo_2_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[16])
);
defparam \cnt.lo_2_RNIRCKJ4[17] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNITNLQ4[18]  (
	.FCO(lo_2_cry[18]),
	.S(lo_2_s[18]),
	.Y(lo_2_RNITNLQ4_Y[18]),
	.B(lo_2_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[17])
);
defparam \cnt.lo_2_RNITNLQ4[18] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNI04N15[19]  (
	.FCO(lo_2_cry[19]),
	.S(lo_2_s[19]),
	.Y(lo_2_RNI04N15_Y[19]),
	.B(lo_2_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[18])
);
defparam \cnt.lo_2_RNI04N15[19] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIR8P85[20]  (
	.FCO(lo_2_cry[20]),
	.S(lo_2_s[20]),
	.Y(lo_2_RNIR8P85_Y[20]),
	.B(lo_2_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[19])
);
defparam \cnt.lo_2_RNIR8P85[20] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNINERF5[21]  (
	.FCO(lo_2_cry[21]),
	.S(lo_2_s[21]),
	.Y(lo_2_RNINERF5_Y[21]),
	.B(lo_2_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[20])
);
defparam \cnt.lo_2_RNINERF5[21] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIKLTM5[22]  (
	.FCO(lo_2_cry[22]),
	.S(lo_2_s[22]),
	.Y(lo_2_RNIKLTM5_Y[22]),
	.B(lo_2_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[21])
);
defparam \cnt.lo_2_RNIKLTM5[22] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIITVT5[23]  (
	.FCO(lo_2_cry[23]),
	.S(lo_2_s[23]),
	.Y(lo_2_RNIITVT5_Y[23]),
	.B(lo_2_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[22])
);
defparam \cnt.lo_2_RNIITVT5[23] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIH6256[24]  (
	.FCO(lo_2_cry[24]),
	.S(lo_2_s[24]),
	.Y(lo_2_RNIH6256_Y[24]),
	.B(lo_2_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[23])
);
defparam \cnt.lo_2_RNIH6256[24] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIHG4C6[25]  (
	.FCO(lo_2_cry[25]),
	.S(lo_2_s[25]),
	.Y(lo_2_RNIHG4C6_Y[25]),
	.B(lo_2_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[24])
);
defparam \cnt.lo_2_RNIHG4C6[25] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIIR6J6[26]  (
	.FCO(lo_2_cry[26]),
	.S(lo_2_s[26]),
	.Y(lo_2_RNIIR6J6_Y[26]),
	.B(lo_2_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[25])
);
defparam \cnt.lo_2_RNIIR6J6[26] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIK79Q6[27]  (
	.FCO(lo_2_cry[27]),
	.S(lo_2_s[27]),
	.Y(lo_2_RNIK79Q6_Y[27]),
	.B(lo_2_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[26])
);
defparam \cnt.lo_2_RNIK79Q6[27] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNINKB17[28]  (
	.FCO(lo_2_cry[28]),
	.S(lo_2_s[28]),
	.Y(lo_2_RNINKB17_Y[28]),
	.B(lo_2_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[27])
);
defparam \cnt.lo_2_RNINKB17[28] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIR2E87[29]  (
	.FCO(lo_2_cry[29]),
	.S(lo_2_s[29]),
	.Y(lo_2_RNIR2E87_Y[29]),
	.B(lo_2_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[28])
);
defparam \cnt.lo_2_RNIR2E87[29] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIN9HF7[30]  (
	.FCO(lo_2_cry[30]),
	.S(lo_2_s[30]),
	.Y(lo_2_RNIN9HF7_Y[30]),
	.B(lo_2_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[29])
);
defparam \cnt.lo_2_RNIN9HF7[30] .INIT=20'h4AA00;
// @27:2093
  ARI1 \cnt.lo_2_RNIKHKM7[31]  (
	.FCO(lo_2_cry[31]),
	.S(lo_2_s[31]),
	.Y(lo_2_RNIKHKM7_Y[31]),
	.B(lo_2_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(lo_2_cry[30])
);
defparam \cnt.lo_2_RNIKHKM7[31] .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_s_1_1395  (
	.FCO(pc_s_1_1395_FCO),
	.S(pc_s_1_1395_S),
	.Y(pc_s_1_1395_Y),
	.B(curr_pc[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \un1_execute_engine.pc_s_1_1395 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_1  (
	.FCO(pc_cry_1),
	.S(pc_cry_1_S),
	.Y(pc_cry_1_Y),
	.B(curr_pc[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_s_1_1395_FCO)
);
defparam \un1_execute_engine.pc_cry_1 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_2  (
	.FCO(pc_cry_2),
	.S(pc_cry_2_S),
	.Y(pc_cry_2_Y),
	.B(curr_pc[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_1)
);
defparam \un1_execute_engine.pc_cry_2 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_3  (
	.FCO(pc_cry_3),
	.S(pc_cry_3_S),
	.Y(pc_cry_3_Y),
	.B(curr_pc[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_2)
);
defparam \un1_execute_engine.pc_cry_3 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_4  (
	.FCO(pc_cry_4),
	.S(pc_cry_4_S),
	.Y(pc_cry_4_Y),
	.B(curr_pc[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_3)
);
defparam \un1_execute_engine.pc_cry_4 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_5  (
	.FCO(pc_cry_5),
	.S(pc_cry_5_S),
	.Y(pc_cry_5_Y),
	.B(curr_pc[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_4)
);
defparam \un1_execute_engine.pc_cry_5 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_6  (
	.FCO(pc_cry_6),
	.S(pc_cry_6_S),
	.Y(pc_cry_6_Y),
	.B(curr_pc[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_5)
);
defparam \un1_execute_engine.pc_cry_6 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_7  (
	.FCO(pc_cry_7),
	.S(pc_cry_7_S),
	.Y(pc_cry_7_Y),
	.B(curr_pc[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_6)
);
defparam \un1_execute_engine.pc_cry_7 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_8  (
	.FCO(pc_cry_8),
	.S(pc_cry_8_S),
	.Y(pc_cry_8_Y),
	.B(curr_pc[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_7)
);
defparam \un1_execute_engine.pc_cry_8 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_9  (
	.FCO(pc_cry_9),
	.S(pc_cry_9_S),
	.Y(pc_cry_9_Y),
	.B(curr_pc[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_8)
);
defparam \un1_execute_engine.pc_cry_9 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_10  (
	.FCO(pc_cry_10),
	.S(pc_cry_10_S),
	.Y(pc_cry_10_Y),
	.B(curr_pc[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_9)
);
defparam \un1_execute_engine.pc_cry_10 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_11  (
	.FCO(pc_cry_11),
	.S(pc_cry_11_S),
	.Y(pc_cry_11_Y),
	.B(curr_pc[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_10)
);
defparam \un1_execute_engine.pc_cry_11 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_12  (
	.FCO(pc_cry_12),
	.S(pc_cry_12_S),
	.Y(pc_cry_12_Y),
	.B(curr_pc[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_11)
);
defparam \un1_execute_engine.pc_cry_12 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_13  (
	.FCO(pc_cry_13),
	.S(pc_cry_13_S),
	.Y(pc_cry_13_Y),
	.B(curr_pc[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_12)
);
defparam \un1_execute_engine.pc_cry_13 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_14  (
	.FCO(pc_cry_14),
	.S(pc_cry_14_S),
	.Y(pc_cry_14_Y),
	.B(curr_pc[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_13)
);
defparam \un1_execute_engine.pc_cry_14 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_15  (
	.FCO(pc_cry_15),
	.S(pc_cry_15_S),
	.Y(pc_cry_15_Y),
	.B(curr_pc[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_14)
);
defparam \un1_execute_engine.pc_cry_15 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_16  (
	.FCO(pc_cry_16),
	.S(pc_cry_16_S),
	.Y(pc_cry_16_Y),
	.B(curr_pc[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_15)
);
defparam \un1_execute_engine.pc_cry_16 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_17  (
	.FCO(pc_cry_17),
	.S(pc_cry_17_S),
	.Y(pc_cry_17_Y),
	.B(curr_pc[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_16)
);
defparam \un1_execute_engine.pc_cry_17 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_18  (
	.FCO(pc_cry_18),
	.S(pc_cry_18_S),
	.Y(pc_cry_18_Y),
	.B(curr_pc[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_17)
);
defparam \un1_execute_engine.pc_cry_18 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_19  (
	.FCO(pc_cry_19),
	.S(pc_cry_19_S),
	.Y(pc_cry_19_Y),
	.B(curr_pc[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_18)
);
defparam \un1_execute_engine.pc_cry_19 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_20  (
	.FCO(pc_cry_20),
	.S(pc_cry_20_S),
	.Y(pc_cry_20_Y),
	.B(curr_pc[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_19)
);
defparam \un1_execute_engine.pc_cry_20 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_21  (
	.FCO(pc_cry_21),
	.S(pc_cry_21_S),
	.Y(pc_cry_21_Y),
	.B(curr_pc[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_20)
);
defparam \un1_execute_engine.pc_cry_21 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_22  (
	.FCO(pc_cry_22),
	.S(pc_cry_22_S),
	.Y(pc_cry_22_Y),
	.B(curr_pc[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_21)
);
defparam \un1_execute_engine.pc_cry_22 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_23  (
	.FCO(pc_cry_23),
	.S(pc_cry_23_S),
	.Y(pc_cry_23_Y),
	.B(curr_pc[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_22)
);
defparam \un1_execute_engine.pc_cry_23 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_24  (
	.FCO(pc_cry_24),
	.S(pc_cry_24_S),
	.Y(pc_cry_24_Y),
	.B(curr_pc[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_23)
);
defparam \un1_execute_engine.pc_cry_24 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_25  (
	.FCO(pc_cry_25),
	.S(pc_cry_25_S),
	.Y(pc_cry_25_Y),
	.B(curr_pc[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_24)
);
defparam \un1_execute_engine.pc_cry_25 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_26  (
	.FCO(pc_cry_26),
	.S(pc_cry_26_S),
	.Y(pc_cry_26_Y),
	.B(curr_pc[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_25)
);
defparam \un1_execute_engine.pc_cry_26 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_27  (
	.FCO(pc_cry_27),
	.S(pc_cry_27_S),
	.Y(pc_cry_27_Y),
	.B(curr_pc[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_26)
);
defparam \un1_execute_engine.pc_cry_27 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_s_29  (
	.FCO(pc_s_29_FCO),
	.S(pc_s_29_S),
	.Y(pc_s_29_Y),
	.B(curr_pc[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_28)
);
defparam \un1_execute_engine.pc_s_29 .INIT=20'h4AA00;
// @27:609
  ARI1 \un1_execute_engine.pc_cry_28  (
	.FCO(pc_cry_28),
	.S(pc_cry_28_S),
	.Y(pc_cry_28_Y),
	.B(curr_pc[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pc_cry_27)
);
defparam \un1_execute_engine.pc_cry_28 .INIT=20'h4AA00;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_10[2]  (
	.A(ir[25]),
	.B(xcsr_addr_0),
	.C(N_1792),
	.Y(N_2457)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[2] .INIT=8'h20;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_8[12]  (
	.A(N_1792),
	.B(N_1788),
	.C(xcsr_addr_0),
	.Y(N_2428)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_8[12] .INIT=8'h08;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_3[24]  (
	.A(rdata_6_0_0_a2_11_0[4]),
	.B(lo_0_Z[24]),
	.C(N_1792),
	.Y(N_1390)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3[24] .INIT=8'h80;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_2[20]  (
	.A(rdata_6_0_0_a2_11_0[4]),
	.B(lo_0_Z[20]),
	.C(N_1792),
	.Y(N_2072)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_2[20] .INIT=8'h80;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_3[4]  (
	.A(rdata_6_0_0_a2_11_0[4]),
	.B(lo_0_Z[4]),
	.C(N_1792),
	.Y(N_2229)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3[4] .INIT=8'h80;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0_o2_0[15]  (
	.A(ir[2]),
	.B(ir[6]),
	.C(alu_opb_mux2_0_0_a2_1),
	.D(imm_o_6_sn_N_8),
	.Y(N_563)
);
defparam \imm_gen.imm_o_6_0_0_o2_0[15] .INIT=16'hD2F0;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0_a2_0[23]  (
	.A(ir[6]),
	.B(ir[2]),
	.C(ir[31]),
	.D(imm_o_6_sn_N_8),
	.Y(N_2443)
);
defparam \imm_gen.imm_o_6_0_0_a2_0[23] .INIT=16'hB0F0;
// @27:553
  CFG4 \execute_engine.state_RNO_1[12]  (
	.A(exc_buf[1]),
	.B(state_0_Z[0]),
	.C(lsu_wait_i),
	.D(N_977),
	.Y(N_136)
);
defparam \execute_engine.state_RNO_1[12] .INIT=16'hCC8C;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_10[31]  (
	.A(ir[27]),
	.B(N_1786),
	.C(N_1792),
	.D(N_427),
	.Y(N_1806)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[31] .INIT=16'h8000;
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_3_0_RNI7FQ91[7]  (
	.A(N_1786),
	.B(rdata_6_0_0_a2_2[7]),
	.C(rdata_6_0_0_a2_3[7]),
	.D(N_2226),
	.Y(rdata_6_0_0_a2_3_0_RNI7FQ91[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3_0_RNI7FQ91[7] .INIT=16'hFF80;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_15  (
	.A(ir[29]),
	.B(ir[26]),
	.C(N_1784),
	.D(N_1787),
	.Y(N_2427)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_15 .INIT=16'h8000;
// @27:1552
  CFG3 \csr.mtvec_RNO[3]  (
	.A(xcsr_wdata_o_Z[1]),
	.B(xcsr_wdata_o_Z[3]),
	.C(xcsr_wdata_o[0]),
	.Y(N_200_i)
);
defparam \csr.mtvec_RNO[3] .INIT=8'h8C;
// @27:1616
  CFG3 \csr_write_access.csr.mtvec_7[6]  (
	.A(xcsr_wdata_o_Z[1]),
	.B(xcsr_wdata_o_Z[6]),
	.C(xcsr_wdata_o[0]),
	.Y(mtvec_7[6])
);
defparam \csr_write_access.csr.mtvec_7[6] .INIT=8'h8C;
// @27:1616
  CFG3 \csr_write_access.csr.mtvec_7[5]  (
	.A(xcsr_wdata_o_Z[1]),
	.B(xcsr_wdata_o_Z[5]),
	.C(xcsr_wdata_o[0]),
	.Y(mtvec_7[5])
);
defparam \csr_write_access.csr.mtvec_7[5] .INIT=8'h8C;
// @27:1552
  CFG3 \csr.mtvec_RNO[4]  (
	.A(xcsr_wdata_o_Z[1]),
	.B(xcsr_wdata_o_Z[4]),
	.C(xcsr_wdata_o[0]),
	.Y(N_198_i)
);
defparam \csr.mtvec_RNO[4] .INIT=8'h8C;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_10[12]  (
	.A(state_Z[2]),
	.B(ir[25]),
	.C(xcsr_addr_4),
	.D(N_1787),
	.Y(N_1788)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[12] .INIT=16'h0200;
// @27:1248
  CFG4 \illegal_check.illegal_cmd38_0_a2_5_a2_0  (
	.A(xcsr_addr_3),
	.B(ir[26]),
	.C(xcsr_addr_1),
	.D(xcsr_addr_2),
	.Y(N_1792)
);
defparam \illegal_check.illegal_cmd38_0_a2_5_a2_0 .INIT=16'h0001;
// @27:604
  CFG4 \execute_engine.next_pc_0_sqmuxa  (
	.A(exc_buf[1]),
	.B(ir[2]),
	.C(state_Z[4]),
	.D(N_1228),
	.Y(next_pc_0_sqmuxa)
);
defparam \execute_engine.next_pc_0_sqmuxa .INIT=16'h5040;
// @27:524
  CFG3 \execute_engine.ir_RNITJCM[3]  (
	.A(ir[5]),
	.B(ir[4]),
	.C(ir[3]),
	.Y(imm_o_6_sn_N_8)
);
defparam \execute_engine.ir_RNITJCM[3] .INIT=8'h2C;
// @27:1391
  CFG3 \trap_ctrl.irq_buf_RNIDHOE[5]  (
	.A(irq_buf[5]),
	.B(irq_buf[6]),
	.C(irq_buf[1]),
	.Y(N_576_i)
);
defparam \trap_ctrl.irq_buf_RNIDHOE[5] .INIT=8'hFE;
// @27:1257
  CFG3 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2  (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_0),
	.Y(N_409)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2 .INIT=8'hEF;
// @27:1257
  CFG3 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_8  (
	.A(ir[26]),
	.B(xcsr_addr_2),
	.C(xcsr_addr_3),
	.Y(N_1789)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_8 .INIT=8'h01;
// @27:1251
  CFG4 \illegal_check.illegal_cmd41_0_a2_2_a2_1  (
	.A(ir[28]),
	.B(ir[27]),
	.C(xcsr_addr_10),
	.D(ir[31]),
	.Y(N_1787)
);
defparam \illegal_check.illegal_cmd41_0_a2_2_a2_1 .INIT=16'h0002;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_12[7]  (
	.A(xcsr_addr_4),
	.B(state_Z[2]),
	.C(ir[25]),
	.Y(N_1786)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_12[7] .INIT=8'h04;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[18]  (
	.A(rdata_6_0_0_6[18]),
	.B(rdata_6_0_0_5[18]),
	.C(rdata_6_0_0_2[18]),
	.D(rdata_6_0_0_3[18]),
	.Y(rdata_6[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0[18] .INIT=16'hFFEF;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[18]  (
	.A(rdata_6_0_0_1[18]),
	.B(mtval[18]),
	.C(N_1809),
	.D(rdata_6_0_0_0[18]),
	.Y(rdata_6_0_0_2[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[18] .INIT=16'h0015;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[8]  (
	.A(mtvec[8]),
	.B(N_2460),
	.C(rdata_6_0_0_6[8]),
	.D(rdata_6_0_0_2[8]),
	.Y(rdata_6[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0[8] .INIT=16'hF8FF;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[8]  (
	.A(mepc[8]),
	.B(ir[26]),
	.C(N_2461),
	.D(rdata_6_0_0_4[8]),
	.Y(rdata_6_0_0_2[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[8] .INIT=16'h004F;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[19]  (
	.A(rdata_6_0_0_6[19]),
	.B(rdata_6_0_0_5[19]),
	.C(rdata_6_0_0_2[19]),
	.D(rdata_6_0_0_3[19]),
	.Y(rdata_6[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0[19] .INIT=16'hFFEF;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[19]  (
	.A(rdata_6_0_0_1[19]),
	.B(mtval[19]),
	.C(N_1809),
	.D(rdata_6_0_0_0[19]),
	.Y(rdata_6_0_0_2[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[19] .INIT=16'h0015;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[12]  (
	.A(rdata_6_0_0_4_1[12]),
	.B(N_1810),
	.C(mtinst[12]),
	.D(N_2428),
	.Y(rdata_6_0_0_4[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[12] .INIT=16'hFFD5;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4_1[12]  (
	.A(hi_0[12]),
	.B(lo_2_Z[12]),
	.C(N_2455),
	.D(N_1806),
	.Y(rdata_6_0_0_4_1[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4_1[12] .INIT=16'h153F;
// @27:1166
  CFG4 \illegal_cmd.N_8_i  (
	.A(ir_funct3_i[1]),
	.B(ir[6]),
	.C(N_8_i_1),
	.D(N_1017),
	.Y(N_8_i)
);
defparam \illegal_cmd.N_8_i .INIT=16'h3E1C;
// @27:1166
  CFG4 \illegal_cmd.N_8_i_1  (
	.A(ir[5]),
	.B(ir[6]),
	.C(ir_funct3_0),
	.D(ir_funct3_i[1]),
	.Y(N_8_i_1)
);
defparam \illegal_cmd.N_8_i_1 .INIT=16'h4C57;
  CFG4 \csr.mtvec_RNO_0[2]  (
	.A(ir_funct3_0),
	.B(mtvec_7_i_0_506_tz_0_1),
	.C(csr_rdata[0]),
	.D(rs1[0]),
	.Y(mtvec_7_i_0_506_tz_0)
);
defparam \csr.mtvec_RNO_0[2] .INIT=16'h1110;
  CFG4 \csr.mtvec_RNO_2[2]  (
	.A(rs1[0]),
	.B(rs1[2]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(mtvec_7_i_0_506_tz_0_1)
);
defparam \csr.mtvec_RNO_2[2] .INIT=16'h2604;
  CFG4 \illegal_cmd.m24_2_1_1_0  (
	.A(ir[5]),
	.B(ir[2]),
	.C(m24_2_1_1_0_1),
	.D(N_22_2),
	.Y(m24_2_1_1_0)
);
defparam \illegal_cmd.m24_2_1_1_0 .INIT=16'h4547;
  CFG4 \illegal_cmd.m24_2_1_1_0_1  (
	.A(ir[5]),
	.B(ir[6]),
	.C(illegal_cmd18),
	.D(illegal_cmd22),
	.Y(m24_2_1_1_0_1)
);
defparam \illegal_cmd.m24_2_1_1_0_1 .INIT=16'h3120;
  CFG4 \illegal_cmd.m24_2_1  (
	.A(ir[4]),
	.B(ir[6]),
	.C(m24_2_1_1_0),
	.D(m24_2_1_1),
	.Y(N_25)
);
defparam \illegal_cmd.m24_2_1 .INIT=16'h0A77;
  CFG4 \illegal_cmd.m24_2_1_1  (
	.A(ir[2]),
	.B(ir[4]),
	.C(N_8_i),
	.D(m24_2_1_1_1),
	.Y(m24_2_1_1)
);
defparam \illegal_cmd.m24_2_1_1 .INIT=16'h6745;
  CFG2 \illegal_cmd.m24_2_1_1_1  (
	.A(N_9),
	.B(N_34_mux_1),
	.Y(m24_2_1_1_1)
);
defparam \illegal_cmd.m24_2_1_1_1 .INIT=4'h7;
// @27:1046
  CFG2 \un1_monitor.cnt_add_0_a_i  (
	.A(state_Z[5]),
	.B(cnt_Z[0]),
	.Y(cnt_add_axb_0_i)
);
defparam \un1_monitor.cnt_add_0_a_i .INIT=4'h7;
// @27:1391
  CFG3 \trap_ctrl.cause_33_m9_2[1]  (
	.A(exc_buf[7]),
	.B(exc_buf[5]),
	.C(N_977_1),
	.Y(cause_33_m9_2[1])
);
defparam \trap_ctrl.cause_33_m9_2[1] .INIT=8'hC2;
// @27:515
  CFG3 \imm_gen.imm_o_6_0_0[15]  (
	.A(N_563),
	.B(rf_rs1[0]),
	.C(N_2443),
	.Y(imm_o_6[15])
);
defparam \imm_gen.imm_o_6_0_0[15] .INIT=8'hD8;
// @27:515
  CFG3 \imm_gen.imm_o_6_0_0[17]  (
	.A(N_563),
	.B(rf_rs1[2]),
	.C(N_2443),
	.Y(imm_o_6[17])
);
defparam \imm_gen.imm_o_6_0_0[17] .INIT=8'hD8;
// @27:515
  CFG3 \imm_gen.imm_o_6_0_0[18]  (
	.A(N_563),
	.B(rf_rs1[3]),
	.C(N_2443),
	.Y(imm_o_6[18])
);
defparam \imm_gen.imm_o_6_0_0[18] .INIT=8'hD8;
// @27:1391
  CFG4 \trap_ctrl.cause_33[0]  (
	.A(cause_33_sm9),
	.B(cause_33_1[0]),
	.C(exc_buf[0]),
	.D(N_2422),
	.Y(cause_33[0])
);
defparam \trap_ctrl.cause_33[0] .INIT=16'hEEEC;
// @27:515
  CFG4 \imm_gen.imm_o_6[16]  (
	.A(ir[4]),
	.B(rf_rs1[1]),
	.C(imm_o_6_1[16]),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6[16])
);
defparam \imm_gen.imm_o_6[16] .INIT=16'hF8F0;
// @27:515
  CFG4 \imm_gen.imm_o_6[19]  (
	.A(ir[4]),
	.B(rf_rs1[4]),
	.C(imm_o_6_1[19]),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6[19])
);
defparam \imm_gen.imm_o_6[19] .INIT=16'hF8F0;
// @27:515
  CFG4 \imm_gen.imm_o_6[12]  (
	.A(ir[4]),
	.B(ir_funct3_i[0]),
	.C(imm_o_6_sn_N_13_mux),
	.D(imm_o_6_1[12]),
	.Y(imm_o_6[12])
);
defparam \imm_gen.imm_o_6[12] .INIT=16'hFF80;
// @27:515
  CFG4 \imm_gen.imm_o_6[14]  (
	.A(ir[4]),
	.B(ir_funct3_0),
	.C(imm_o_6_sn_N_13_mux),
	.D(imm_o_6_1[14]),
	.Y(imm_o_6[14])
);
defparam \imm_gen.imm_o_6[14] .INIT=16'hFF80;
// @27:515
  CFG4 \imm_gen.imm_o_6[13]  (
	.A(ir[4]),
	.B(ir_funct3_i[1]),
	.C(imm_o_6_sn_N_13_mux),
	.D(imm_o_6_1[13]),
	.Y(imm_o_6[13])
);
defparam \imm_gen.imm_o_6[13] .INIT=16'hFF80;
// @27:619
  CFG2 \trap_ctrl.instr_ma_0  (
	.A(alu_add[1]),
	.B(state_Z[4]),
	.Y(instr_ma_0)
);
defparam \trap_ctrl.instr_ma_0 .INIT=4'h8;
// @27:1166
  CFG2 \illegal_cmd.m29_0  (
	.A(ir[4]),
	.B(ir[2]),
	.Y(m29_0)
);
defparam \illegal_cmd.m29_0 .INIT=4'h4;
// @27:728
  CFG2 \decode_aux.rs1_zero_1  (
	.A(rf_rs1[1]),
	.B(rf_rs1[0]),
	.Y(rs1_zero_1)
);
defparam \decode_aux.rs1_zero_1 .INIT=4'h1;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[30]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[30]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[30])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[30] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[11]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[11]),
	.Y(xcsr_wdata_o_1_0_a2_0[11])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[11] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[25]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[25]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[25])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[25] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[21]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[21]),
	.Y(xcsr_wdata_o_1_0_a2_0[21])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[21] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[8]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[8]),
	.Y(xcsr_wdata_o_1_0_a2_0[8])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[8] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[29]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[29]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[29])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[29] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[13]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[13]),
	.Y(xcsr_wdata_o_1_0_a2_0[13])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[13] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[20]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[20]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[20])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[20] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[28]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[28]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[28])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[28] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[18]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[18]),
	.Y(xcsr_wdata_o_1_0_a2_0[18])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[18] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[26]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[26]),
	.Y(xcsr_wdata_o_1_0_a2_0[26])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[26] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_o2_1_a2_0_0[15]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[15]),
	.Y(xcsr_wdata_o_1_o2_1_a2_0[15])
);
defparam \xcsr_wdata_o_1_o2_1_a2_0_0[15] .INIT=4'h8;
// @27:1532
  CFG2 \xcsr_wdata_o_1_0_a2_0_0[12]  (
	.A(ir_funct3_i[1]),
	.B(csr_rdata[12]),
	.Y(xcsr_wdata_o_1_0_a2_0[12])
);
defparam \xcsr_wdata_o_1_0_a2_0_0[12] .INIT=4'h8;
// @27:906
  CFG2 \ctrl_nxt.alu_sub_2_sqmuxa_i_0_0_0  (
	.A(ir[6]),
	.B(ir[3]),
	.Y(N_562)
);
defparam \ctrl_nxt.alu_sub_2_sqmuxa_i_0_0_0 .INIT=4'hE;
// @27:1278
  CFG2 \un1_execute_engine.state_1_i_a2  (
	.A(state_Z[6]),
	.B(state_Z[5]),
	.Y(N_229)
);
defparam \un1_execute_engine.state_1_i_a2 .INIT=4'h1;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_a2_21_0_a2  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[0]),
	.Y(N_1017)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_a2_21_0_a2 .INIT=4'h1;
// @27:1166
  CFG2 \illegal_cmd.m10_1  (
	.A(ir[6]),
	.B(ir[5]),
	.Y(N_34_mux_1)
);
defparam \illegal_cmd.m10_1 .INIT=4'h8;
// @27:553
  CFG2 \execute_engine.ir_RNI6J1I[4]  (
	.A(state_Z[6]),
	.B(ir[4]),
	.Y(N_1023_2)
);
defparam \execute_engine.ir_RNI6J1I[4] .INIT=4'hD;
// @27:524
  CFG2 imm_o62_2 (
	.A(ir[4]),
	.B(ir[5]),
	.Y(N_1391_1)
);
defparam imm_o62_2.INIT=4'h4;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[17]  (
	.A(pc_cry_15_S),
	.B(state_Z[6]),
	.Y(N_2001)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[17] .INIT=4'h8;
// @27:787
  CFG2 \ctrl_nxt.alu_op_i_o3_i_o2[2]  (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.Y(N_349)
);
defparam \ctrl_nxt.alu_op_i_o3_i_o2[2] .INIT=4'hB;
// @27:553
  CFG2 \execute_engine.ir_RNIVOTE[3]  (
	.A(ir[6]),
	.B(ir[3]),
	.Y(ir_RNIVOTE[3])
);
defparam \execute_engine.ir_RNIVOTE[3] .INIT=4'h4;
// @27:1221
  CFG2 \un1_execute_engine.ir_13_1  (
	.A(ir[4]),
	.B(ir[2]),
	.Y(N_1389_1)
);
defparam \un1_execute_engine.ir_13_1 .INIT=4'h2;
// @27:875
  CFG2 \ctrl_nxt.alu_op_0_sqmuxa_1  (
	.A(ir[4]),
	.B(ir[2]),
	.Y(alu_op_0_sqmuxa_1)
);
defparam \ctrl_nxt.alu_op_0_sqmuxa_1 .INIT=4'h8;
// @27:906
  CFG2 \ctrl_nxt.alu_sub_8_sqmuxa_i_o6_0  (
	.A(ir[5]),
	.B(ir[3]),
	.Y(N_1388)
);
defparam \ctrl_nxt.alu_sub_8_sqmuxa_i_o6_0 .INIT=4'hD;
// @27:906
  CFG2 \ctrl_nxt.alu_sub_8_sqmuxa_i_0_0_o2  (
	.A(ir[4]),
	.B(ir[2]),
	.Y(N_1972)
);
defparam \ctrl_nxt.alu_sub_8_sqmuxa_i_0_0_o2 .INIT=4'hB;
// @27:1391
  CFG2 \trap_ctrl.cause_33_m10_0_0_a2[0]  (
	.A(exc_buf[1]),
	.B(exc_buf[2]),
	.Y(N_2422)
);
defparam \trap_ctrl.cause_33_m10_0_0_a2[0] .INIT=4'h1;
// @27:1391
  CFG2 \trap_ctrl.cause_33_i_0_o2[4]  (
	.A(irq_buf[5]),
	.B(irq_buf[6]),
	.Y(N_1015)
);
defparam \trap_ctrl.cause_33_i_0_o2[4] .INIT=4'hE;
// @27:953
  CFG2 \execute_engine_fsm_comb.un15_lsu_wait_i_2  (
	.A(exc_buf[5]),
	.B(exc_buf[6]),
	.Y(N_977_1)
);
defparam \execute_engine_fsm_comb.un15_lsu_wait_i_2 .INIT=4'hE;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_a2[27]  (
	.A(pc_cry_25_S),
	.B(state_Z[6]),
	.Y(N_1750)
);
defparam \execute_engine.next_pc_9_iv_0_a2[27] .INIT=4'h8;
// @27:340
  CFG2 \fetch_engine.state_0_sqmuxa_i_i_a2  (
	.A(state2),
	.B(state_Z[0]),
	.Y(un1_neorv32_cpu_inst_0)
);
defparam \fetch_engine.state_0_sqmuxa_i_i_a2 .INIT=4'h8;
// @27:1552
  CFG2 \csr.mtvec_1_sqmuxa_0_a2_1_a2_0  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_0),
	.Y(N_1794)
);
defparam \csr.mtvec_1_sqmuxa_0_a2_1_a2_0 .INIT=4'h4;
// @27:553
  CFG2 \trap_ctrl.env_pending_RNIR4GO  (
	.A(state_Z[11]),
	.B(env_pending),
	.Y(cpu_trap)
);
defparam \trap_ctrl.env_pending_RNIR4GO .INIT=4'h8;
// @27:553
  CFG2 \execute_engine.state_RNI3AVC[2]  (
	.A(exc_buf[1]),
	.B(state_Z[2]),
	.Y(N_2423)
);
defparam \execute_engine.state_RNI3AVC[2] .INIT=4'h4;
// @27:946
  CFG2 \ctrl_nxt.lsu_req_0_sqmuxa  (
	.A(lsu_mo_we),
	.B(exc_buf[1]),
	.Y(lsu_req_0_sqmuxa)
);
defparam \ctrl_nxt.lsu_req_0_sqmuxa .INIT=4'h2;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[18]  (
	.A(pc_cry_16_S),
	.B(state_Z[6]),
	.Y(N_2000)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[18] .INIT=4'h8;
// @27:1616
  CFG2 \csr_write_access.csr.mtvec_7_i_0_a2_4[2]  (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_0),
	.Y(N_1821)
);
defparam \csr_write_access.csr.mtvec_7_i_0_a2_4[2] .INIT=4'h8;
// @27:2206
  CFG2 \counter_event.cnt.inc_0_2  (
	.A(mcountinhibit[1]),
	.B(sleep_mode_Z),
	.Y(inc_0_2)
);
defparam \counter_event.cnt.inc_0_2 .INIT=4'h1;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2_4  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_0),
	.Y(N_1957)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2_4 .INIT=4'hE;
// @27:1251
  CFG2 \illegal_check.illegal_cmd41_0_a2_2_a2_2  (
	.A(ir[26]),
	.B(xcsr_addr_3),
	.Y(N_1795)
);
defparam \illegal_check.illegal_cmd41_0_a2_2_a2_2 .INIT=4'h1;
// @27:2207
  CFG2 \counter_event.cnt.inc_2_2_0_a2_0_a2  (
	.A(state_Z[6]),
	.B(mcountinhibit[2]),
	.Y(inc_2_2)
);
defparam \counter_event.cnt.inc_2_2_0_a2_0_a2 .INIT=4'h2;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[12]  (
	.A(pc_cry_10_S),
	.B(state_Z[6]),
	.Y(N_1224)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[12] .INIT=4'h8;
// @27:1714
  CFG2 \csr_write_access.csr.mstatus_mie19  (
	.A(cpu_trap),
	.B(we),
	.Y(mstatus_mie19)
);
defparam \csr_write_access.csr.mstatus_mie19 .INIT=4'h2;
// @27:787
  CFG2 \ctrl_nxt.alu_op_0_0_o2[1]  (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.Y(N_313)
);
defparam \ctrl_nxt.alu_op_0_0_o2[1] .INIT=4'hE;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_0[14]  (
	.A(pc_cry_12_S),
	.B(state_Z[6]),
	.Y(N_1169)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_0[14] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[21]  (
	.A(pc_cry_19_S),
	.B(state_Z[6]),
	.Y(N_1174)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[21] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[19]  (
	.A(pc_cry_17_S),
	.B(state_Z[6]),
	.Y(N_1178)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[19] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[9]  (
	.A(pc_cry_7_S),
	.B(state_Z[6]),
	.Y(N_1212)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[9] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[8]  (
	.A(pc_cry_6_S),
	.B(state_Z[6]),
	.Y(N_1216)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[8] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[7]  (
	.A(pc_cry_5_S),
	.B(state_Z[6]),
	.Y(N_1220)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[7] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[11]  (
	.A(pc_cry_9_S),
	.B(state_Z[6]),
	.Y(N_1992)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[11] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[10]  (
	.A(pc_cry_8_S),
	.B(state_Z[6]),
	.Y(N_1232)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[10] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[15]  (
	.A(pc_cry_13_S),
	.B(state_Z[6]),
	.Y(N_1236)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[15] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[13]  (
	.A(pc_cry_11_S),
	.B(state_Z[6]),
	.Y(N_1997)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[13] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[16]  (
	.A(pc_cry_14_S),
	.B(state_Z[6]),
	.Y(N_1252)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[16] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[20]  (
	.A(pc_cry_18_S),
	.B(state_Z[6]),
	.Y(N_2005)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[20] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[24]  (
	.A(pc_cry_22_S),
	.B(state_Z[6]),
	.Y(N_1260)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[24] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[23]  (
	.A(pc_cry_21_S),
	.B(state_Z[6]),
	.Y(N_1264)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[23] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[22]  (
	.A(pc_cry_20_S),
	.B(state_Z[6]),
	.Y(N_1268)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[22] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[26]  (
	.A(pc_cry_24_S),
	.B(state_Z[6]),
	.Y(N_1272)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[26] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[30]  (
	.A(pc_cry_28_S),
	.B(state_Z[6]),
	.Y(N_1276)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[30] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[29]  (
	.A(pc_cry_27_S),
	.B(state_Z[6]),
	.Y(N_1280)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[29] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[28]  (
	.A(pc_cry_26_S),
	.B(state_Z[6]),
	.Y(N_1284)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[28] .INIT=4'h8;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_0_a2_1[31]  (
	.A(pc_s_29_S),
	.B(state_Z[6]),
	.Y(N_1288)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_1[31] .INIT=4'h8;
// @27:1721
  CFG2 \csr_write_access.un17_cpu_extension_riscv_sdext_0_a2_0_a2  (
	.A(cause[6]),
	.B(cause[2]),
	.Y(un17_cpu_extension_riscv_sdext_0_a2_0_a2)
);
defparam \csr_write_access.un17_cpu_extension_riscv_sdext_0_a2_0_a2 .INIT=4'h4;
// @27:581
  CFG2 \execute_engine.next_pc_9_iv_0_a2[25]  (
	.A(pc_cry_23_S),
	.B(state_Z[6]),
	.Y(N_1746)
);
defparam \execute_engine.next_pc_9_iv_0_a2[25] .INIT=4'h8;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_6  (
	.A(xcsr_addr_2),
	.B(xcsr_addr_3),
	.Y(N_1782)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_6 .INIT=4'h1;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_7  (
	.A(ir[27]),
	.B(ir[28]),
	.Y(N_1783)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_7 .INIT=4'h4;
// @27:1251
  CFG2 \illegal_check.illegal_cmd41_0_a2_2_a2_0  (
	.A(xcsr_addr_4),
	.B(ir[25]),
	.Y(N_1784)
);
defparam \illegal_check.illegal_cmd41_0_a2_2_a2_0 .INIT=4'h1;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_10[4]  (
	.A(xcsr_addr_1),
	.B(xcsr_addr_0),
	.Y(N_1803)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[4] .INIT=4'h2;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_12  (
	.A(ir[31]),
	.B(ir[29]),
	.Y(N_2398)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_12 .INIT=4'h8;
// @27:1552
  CFG2 \csr.mtvec_1_sqmuxa_0_a2_1_a2_1  (
	.A(xcsr_addr_2),
	.B(xcsr_addr_3),
	.Y(N_2415)
);
defparam \csr.mtvec_1_sqmuxa_0_a2_1_a2_1 .INIT=4'h2;
// @27:1222
  CFG2 \illegal_check.illegal_cmd22_0_0_0_o2  (
	.A(ir_funct3_0),
	.B(xcsr_addr_10),
	.Y(N_1966)
);
defparam \illegal_check.illegal_cmd22_0_0_0_o2 .INIT=4'hB;
// @27:1591
  CFG2 \un1_csr.mstatus_mie21_i_0_0_o2  (
	.A(cpu_trap),
	.B(state_Z[10]),
	.Y(N_1987)
);
defparam \un1_csr.mstatus_mie21_i_0_0_o2 .INIT=4'hE;
// @27:1988
  CFG2 \csr_read_access.csr_rdata122_1  (
	.A(ir[26]),
	.B(ir[25]),
	.Y(mtvec_1_sqmuxa_2)
);
defparam \csr_read_access.csr_rdata122_1 .INIT=4'h1;
// @27:2016
  CFG2 \csr_read_access.csr_rdata131_4  (
	.A(ir[31]),
	.B(xcsr_addr_0),
	.Y(csr_rdata131_4)
);
defparam \csr_read_access.csr_rdata131_4 .INIT=4'h2;
// @27:1525
  CFG2 \tmp_v[5]  (
	.A(ir_funct3_0),
	.B(rs1[5]),
	.Y(tmp_v_Z[5])
);
defparam \tmp_v[5] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[6]  (
	.A(ir_funct3_0),
	.B(rs1[6]),
	.Y(tmp_v_Z[6])
);
defparam \tmp_v[6] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[16]  (
	.A(ir_funct3_0),
	.B(rs1[16]),
	.Y(tmp_v_Z[16])
);
defparam \tmp_v[16] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[19]  (
	.A(ir_funct3_0),
	.B(rs1[19]),
	.Y(tmp_v_Z[19])
);
defparam \tmp_v[19] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[27]  (
	.A(ir_funct3_0),
	.B(rs1[27]),
	.Y(tmp_v_Z[27])
);
defparam \tmp_v[27] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[7]  (
	.A(ir_funct3_0),
	.B(rs1[7]),
	.Y(tmp_v_Z[7])
);
defparam \tmp_v[7] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[9]  (
	.A(ir_funct3_0),
	.B(rs1[9]),
	.Y(tmp_v_Z[9])
);
defparam \tmp_v[9] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[14]  (
	.A(ir_funct3_0),
	.B(rs1[14]),
	.Y(tmp_v_Z[14])
);
defparam \tmp_v[14] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[17]  (
	.A(ir_funct3_0),
	.B(rs1[17]),
	.Y(tmp_v_Z[17])
);
defparam \tmp_v[17] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[22]  (
	.A(ir_funct3_0),
	.B(rs1[22]),
	.Y(tmp_v_Z[22])
);
defparam \tmp_v[22] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[23]  (
	.A(ir_funct3_0),
	.B(rs1[23]),
	.Y(tmp_v_Z[23])
);
defparam \tmp_v[23] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[24]  (
	.A(ir_funct3_0),
	.B(rs1[24]),
	.Y(tmp_v_Z[24])
);
defparam \tmp_v[24] .INIT=4'h4;
// @27:1525
  CFG2 \tmp_v[10]  (
	.A(ir_funct3_0),
	.B(rs1[10]),
	.Y(tmp_v_Z[10])
);
defparam \tmp_v[10] .INIT=4'h4;
// @27:757
  CFG3 \ctrl_nxt.alu_unsigned_i_m2_i_m2  (
	.A(ir_funct3_i[1]),
	.B(ir[4]),
	.C(ir_funct3_i[0]),
	.Y(N_1088)
);
defparam \ctrl_nxt.alu_unsigned_i_m2_i_m2 .INIT=8'hE2;
// @27:1525
  CFG3 \tmp_v[4]  (
	.A(rs1[4]),
	.B(ir_funct3_0),
	.C(rf_rs1[4]),
	.Y(tmp_v_Z[4])
);
defparam \tmp_v[4] .INIT=8'hE2;
// @27:1525
  CFG3 \tmp_v[3]  (
	.A(rs1[3]),
	.B(ir_funct3_0),
	.C(rf_rs1[3]),
	.Y(tmp_v_Z[3])
);
defparam \tmp_v[3] .INIT=8'hE2;
// @27:1591
  CFG3 \csr.mepc_8_1_m2_0_m2[2]  (
	.A(rs1[2]),
	.B(ir_funct3_0),
	.C(rf_rs1[2]),
	.Y(N_408)
);
defparam \csr.mepc_8_1_m2_0_m2[2] .INIT=8'hE2;
// @27:1525
  CFG3 \tmp_v[1]  (
	.A(rs1[1]),
	.B(ir_funct3_0),
	.C(rf_rs1[1]),
	.Y(tmp_v_Z[1])
);
defparam \tmp_v[1] .INIT=8'hE2;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[4]  (
	.A(mepc[4]),
	.B(state_Z[10]),
	.C(pc_cry_2_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0_0[4])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[4] .INIT=16'hF888;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[2]  (
	.A(mepc[2]),
	.B(curr_pc[2]),
	.C(state_Z[10]),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0_0[2])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[2] .INIT=16'hB3A0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[6]  (
	.A(mepc[6]),
	.B(state_Z[10]),
	.C(pc_cry_4_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0_0[6])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[6] .INIT=16'hF888;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[5]  (
	.A(mepc[5]),
	.B(state_Z[10]),
	.C(pc_cry_3_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0_0[5])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[5] .INIT=16'hF888;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[3]  (
	.A(mepc[3]),
	.B(state_Z[10]),
	.C(pc_cry_1_S),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0_0[3])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[3] .INIT=16'hF888;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[11]  (
	.A(mepc[11]),
	.B(mtvec[11]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[11])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[11] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[9]  (
	.A(mepc[9]),
	.B(mtvec[9]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[9])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[9] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[1]  (
	.A(mepc[1]),
	.B(curr_pc[1]),
	.C(state_Z[10]),
	.D(state_Z[6]),
	.Y(next_pc_9_iv_0_0[1])
);
defparam \execute_engine.next_pc_9_iv_0_0[1] .INIT=16'hECA0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[29]  (
	.A(mepc[29]),
	.B(mtvec[29]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[29])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[29] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[14]  (
	.A(mepc[14]),
	.B(mtvec[14]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[14])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[14] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[17]  (
	.A(mepc[17]),
	.B(mtvec[17]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[17])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[17] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[23]  (
	.A(mepc[23]),
	.B(mtvec[23]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[23])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[23] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[26]  (
	.A(mepc[26]),
	.B(mtvec[26]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[26])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[26] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[28]  (
	.A(mepc[28]),
	.B(mtvec[28]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[28])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[28] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[10]  (
	.A(mepc[10]),
	.B(mtvec[10]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[10])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[10] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[15]  (
	.A(mepc[15]),
	.B(mtvec[15]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[15])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[15] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[19]  (
	.A(mepc[19]),
	.B(mtvec[19]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[19])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[19] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[18]  (
	.A(mepc[18]),
	.B(mtvec[18]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[18])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[18] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[31]  (
	.A(mepc[31]),
	.B(mtvec[31]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[31])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[31] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[8]  (
	.A(mepc[8]),
	.B(mtvec[8]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[8])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[8] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[16]  (
	.A(mepc[16]),
	.B(mtvec[16]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[16])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[16] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[30]  (
	.A(mepc[30]),
	.B(mtvec[30]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[30])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[30] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[20]  (
	.A(mepc[20]),
	.B(mtvec[20]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[20])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[20] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[13]  (
	.A(mepc[13]),
	.B(mtvec[13]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[13])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[13] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[25]  (
	.A(mepc[25]),
	.B(mtvec[25]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0[25])
);
defparam \execute_engine.next_pc_9_iv_0_0[25] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[24]  (
	.A(mepc[24]),
	.B(mtvec[24]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[24])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[24] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[27]  (
	.A(mepc[27]),
	.B(mtvec[27]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0[27])
);
defparam \execute_engine.next_pc_9_iv_0_0[27] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[7]  (
	.A(mepc[7]),
	.B(mtvec[7]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[7])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[7] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[21]  (
	.A(mepc[21]),
	.B(mtvec[21]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[21])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[21] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[12]  (
	.A(mepc[12]),
	.B(mtvec[12]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[12])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[12] .INIT=16'hEAC0;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_0[22]  (
	.A(mepc[22]),
	.B(mtvec[22]),
	.C(state_Z[11]),
	.D(state_Z[10]),
	.Y(next_pc_9_iv_0_0_0[22])
);
defparam \execute_engine.next_pc_9_iv_0_0_0[22] .INIT=16'hEAC0;
// @27:1246
  CFG3 \illegal_check.illegal_cmd45_2  (
	.A(rf_rd[2]),
	.B(rf_rd[1]),
	.C(rf_rd[0]),
	.Y(illegal_cmd45_2)
);
defparam \illegal_check.illegal_cmd45_2 .INIT=8'h01;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_2_0[7]  (
	.A(xcsr_addr_10),
	.B(csr_rdata131_4),
	.C(ir[28]),
	.Y(rdata_6_0_0_a2_2[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_2_0[7] .INIT=8'h80;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_0_3[4]  (
	.A(mtvec_1_sqmuxa_2),
	.B(N_1783),
	.Y(rdata_6_0_0_a2_0_3[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_0_3[4] .INIT=4'h8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_0_2[4]  (
	.A(xcsr_addr_4),
	.B(state_Z[2]),
	.C(ir[31]),
	.D(xcsr_addr_10),
	.Y(rdata_6_0_0_a2_0_2[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_0_2[4] .INIT=16'h8000;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_6_0[24]  (
	.A(xcsr_addr_10),
	.B(mtvec_1_sqmuxa_2),
	.C(ir[28]),
	.Y(rdata_6_0_0_a2_6[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_6_0[24] .INIT=8'h80;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_5_0[24]  (
	.A(xcsr_addr_1),
	.B(ir[27]),
	.C(xcsr_addr_2),
	.D(ir[31]),
	.Y(rdata_6_0_0_a2_5[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_5_0[24] .INIT=16'h0200;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_4_0[24]  (
	.A(xcsr_addr_3),
	.B(state_Z[2]),
	.C(xcsr_addr_0),
	.D(xcsr_addr_4),
	.Y(rdata_6_0_0_a2_4[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_4_0[24] .INIT=16'h4000;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_3_5_2  (
	.A(N_1784),
	.B(N_2398),
	.Y(alu_op4_i_0_0_a2_3_5_2)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_3_5_2 .INIT=4'h8;
// @12:1019
  CFG4 \or_reduce_f.tmp_v_3  (
	.A(exc_buf[7]),
	.B(exc_buf[6]),
	.C(exc_buf[0]),
	.D(exc_buf[5]),
	.Y(tmp_v_3)
);
defparam \or_reduce_f.tmp_v_3 .INIT=16'hFFFE;
// @12:1019
  CFG3 \or_reduce_f.tmp_v_2_0  (
	.A(exc_buf[8]),
	.B(exc_buf[4]),
	.C(exc_buf[1]),
	.Y(tmp_v_2_0)
);
defparam \or_reduce_f.tmp_v_2_0 .INIT=8'hFE;
// @27:553
  CFG4 \trap_ctrl.exc_buf_RNIB3JI[2]  (
	.A(exc_buf[2]),
	.B(exc_buf[3]),
	.C(exc_buf[1]),
	.D(env_pending),
	.Y(state_ns_0_3_0_0_a2_1_4[0])
);
defparam \trap_ctrl.exc_buf_RNIB3JI[2] .INIT=16'h0001;
// @27:553
  CFG4 \trap_ctrl.exc_buf_RNID9J9[4]  (
	.A(exc_buf[8]),
	.B(exc_buf[4]),
	.C(exc_buf[5]),
	.D(exc_buf[0]),
	.Y(state_ns_0_3_0_0_a2_1_3[0])
);
defparam \trap_ctrl.exc_buf_RNID9J9[4] .INIT=16'h0001;
// @27:553
  CFG3 \execute_engine.state_RNO_0[1]  (
	.A(ir[3]),
	.B(ir[5]),
	.C(ir[6]),
	.Y(state_ns_i_0_0_0[11])
);
defparam \execute_engine.state_RNO_0[1] .INIT=8'hF2;
// @27:1248
  CFG4 \illegal_check.illegal_cmd38_0_a2_5_a2_1  (
	.A(ir[27]),
	.B(ir[31]),
	.C(ir[29]),
	.D(ir[28]),
	.Y(N_2448)
);
defparam \illegal_check.illegal_cmd38_0_a2_5_a2_1 .INIT=16'h0001;
// @27:1257
  CFG3 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_13  (
	.A(xcsr_addr_2),
	.B(N_1795),
	.C(xcsr_addr_1),
	.Y(N_2407)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_13 .INIT=8'h08;
// @27:787
  CFG3 \ctrl_nxt.alu_op_i_0_0_a2_0[0]  (
	.A(N_1821),
	.B(ir[2]),
	.C(ir_funct3_i[0]),
	.Y(N_1765)
);
defparam \ctrl_nxt.alu_op_i_0_0_a2_0[0] .INIT=8'h02;
// @27:1465
  CFG3 \trap_ctrl.irq_fire_2  (
	.A(mstatus_mie),
	.B(state_Z[6]),
	.C(N_576_i),
	.Y(irq_fire_2)
);
defparam \trap_ctrl.irq_fire_2 .INIT=8'h80;
// @27:581
  CFG4 \execute_engine_fsm_sync.un1_execute_engine.state_0_a2  (
	.A(state_Z[10]),
	.B(state_Z[11]),
	.C(state_Z[4]),
	.D(state_Z[6]),
	.Y(state)
);
defparam \execute_engine_fsm_sync.un1_execute_engine.state_0_a2 .INIT=16'h0001;
// @27:1391
  CFG3 \trap_ctrl.cause_33_m5s4  (
	.A(exc_buf[8]),
	.B(exc_buf[7]),
	.C(N_977_1),
	.Y(N_977)
);
defparam \trap_ctrl.cause_33_m5s4 .INIT=8'hFE;
// @27:1391
  CFG3 \trap_ctrl.cause_33_0_a2_0_a2[3]  (
	.A(exc_buf[3]),
	.B(exc_buf[0]),
	.C(N_2422),
	.Y(cause_33[3])
);
defparam \trap_ctrl.cause_33_0_a2_0_a2[3] .INIT=8'h20;
// @27:787
  CFG3 \ctrl_nxt.alu_op_i_0_0_a2_0[2]  (
	.A(N_349),
	.B(ir[2]),
	.C(ir_funct3_0),
	.Y(N_1767)
);
defparam \ctrl_nxt.alu_op_i_0_0_a2_0[2] .INIT=8'h02;
// @27:773
  CFG2 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_0_0  (
	.A(N_562),
	.B(ir[5]),
	.Y(alu_opb_mux2_0_0_a2_0)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_0_0 .INIT=4'h1;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_5_0  (
	.A(N_1795),
	.B(xcsr_addr_1),
	.Y(alu_op4_i_0_0_a2_5_0)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_5_0 .INIT=4'h2;
// @27:1616
  CFG4 \csr_write_access.csr.mtvec_7_i_0_a2_1_0[2]  (
	.A(ir_funct3_i[0]),
	.B(rf_rs1[0]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_0),
	.Y(mtvec_7_i_0_a2_1_0[2])
);
defparam \csr_write_access.csr.mtvec_7_i_0_a2_1_0[2] .INIT=16'h4C00;
// @27:1166
  CFG2 \illegal_cmd.m8  (
	.A(N_1017),
	.B(ir_funct3_i[1]),
	.Y(N_9)
);
defparam \illegal_cmd.m8 .INIT=4'h2;
// @27:773
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_2_1  (
	.A(ir[3]),
	.B(ir[2]),
	.C(N_1391_1),
	.Y(imm_o58_3)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_2_1 .INIT=8'h10;
// @27:773
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_1  (
	.A(ir[3]),
	.B(ir[2]),
	.C(N_1391_1),
	.Y(alu_opb_mux2_0_0_a2_1)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_a2_1 .INIT=8'h80;
// @27:1373
  CFG4 \interrupt_buffer.2.trap_ctrl.irq_buf_7_0_0[5]  (
	.A(irq_buf[5]),
	.B(env_pending),
	.C(irq_pnd[5]),
	.D(mie_firq[2]),
	.Y(irq_buf_7[5])
);
defparam \interrupt_buffer.2.trap_ctrl.irq_buf_7_0_0[5] .INIT=16'hF888;
// @27:1391
  CFG3 \trap_ctrl.cause_33_m2_i_0[0]  (
	.A(irq_buf[6]),
	.B(irq_buf[5]),
	.C(irq_buf[1]),
	.Y(N_1878)
);
defparam \trap_ctrl.cause_33_m2_i_0[0] .INIT=8'hCD;
// @27:1373
  CFG4 \interrupt_buffer.3.trap_ctrl.irq_buf_8_0_0[6]  (
	.A(irq_buf[6]),
	.B(env_pending),
	.C(irq_pnd[6]),
	.D(mie_firq[3]),
	.Y(irq_buf_8[6])
);
defparam \interrupt_buffer.3.trap_ctrl.irq_buf_8_0_0[6] .INIT=16'hF888;
// @27:1391
  CFG3 \trap_ctrl.cause_33_m10_i_0[1]  (
	.A(exc_buf[1]),
	.B(exc_buf[2]),
	.C(exc_buf[0]),
	.Y(N_1896)
);
defparam \trap_ctrl.cause_33_m10_i_0[1] .INIT=8'hF4;
// @27:1494
  CFG3 \sleep_control.sleep_mode2_0_a2  (
	.A(state2),
	.B(state_Z[7]),
	.C(N_576_i),
	.Y(sleep_mode2)
);
defparam \sleep_control.sleep_mode2_0_a2 .INIT=8'h04;
// @27:553
  CFG2 \ctrl_nxt.alu_op_0_0_o2_RNIL96E[1]  (
	.A(N_313),
	.B(ir_funct3_0),
	.Y(N_1848)
);
defparam \ctrl_nxt.alu_op_0_0_o2_RNIL96E[1] .INIT=4'hE;
// @27:320
  CFG3 \fetch_engine.state_RNI5E7N1[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(N_1876_i),
	.Y(N_130)
);
defparam \fetch_engine.state_RNI5E7N1[0] .INIT=8'hE0;
// @27:906
  CFG3 \ctrl_nxt.alu_sub_0_sqmuxa_i_0_a2  (
	.A(xcsr_addr_10),
	.B(ir_funct3_i[1]),
	.C(ir[5]),
	.Y(N_1306)
);
defparam \ctrl_nxt.alu_sub_0_sqmuxa_i_0_a2 .INIT=8'h13;
// @27:346
  CFG3 \fetch_engine.pc_0_sqmuxa_i_i_a2  (
	.A(N_112_mux),
	.B(state_Z[1]),
	.C(bus_rsp_i_0),
	.Y(N_969)
);
defparam \fetch_engine.pc_0_sqmuxa_i_i_a2 .INIT=8'hC8;
// @27:1369
  CFG4 \interrupt_buffer.trap_ctrl.irq_buf_4_0_0[1]  (
	.A(irq_buf[1]),
	.B(env_pending),
	.C(irq_pnd[1]),
	.D(mie_mti),
	.Y(irq_buf_4[1])
);
defparam \interrupt_buffer.trap_ctrl.irq_buf_4_0_0[1] .INIT=16'hF888;
// @27:915
  CFG3 \ctrl_nxt.rf_wb_en_0_sqmuxa_0_a2  (
	.A(exc_buf[1]),
	.B(state_Z[5]),
	.C(cp_done),
	.Y(rf_wb_en_0_sqmuxa)
);
defparam \ctrl_nxt.rf_wb_en_0_sqmuxa_0_a2 .INIT=8'hC8;
// @27:1532
  CFG3 \xcsr_wdata_o_1_0_a2_1[11]  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[1]),
	.C(ir_funct3_i[0]),
	.Y(N_1822)
);
defparam \xcsr_wdata_o_1_0_a2_1[11] .INIT=8'h15;
// @27:1203
  CFG3 \illegal_check.illegal_cmd18_0_0_0_a2_0  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[1]),
	.C(ir_funct3_i[0]),
	.Y(N_2414)
);
defparam \illegal_check.illegal_cmd18_0_0_0_a2_0 .INIT=8'h21;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_a2_4[3]  (
	.A(mtvec[0]),
	.B(state_Z[11]),
	.C(cause[6]),
	.Y(N_2417)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2_4[3] .INIT=8'h80;
// @27:1532
  CFG3 \xcsr_wdata_o_1_o2_0_o2_0[0]  (
	.A(rs1[0]),
	.B(ir_funct3_0),
	.C(rf_rs1[0]),
	.Y(N_404)
);
defparam \xcsr_wdata_o_1_o2_0_o2_0[0] .INIT=8'hE2;
// @27:537
  CFG4 \execute_engine.branch_taken_0  (
	.A(ir_funct3_0),
	.B(ir_funct3_i[0]),
	.C(alu_cmp_0),
	.D(un1_cmp_0_data_tmp_0),
	.Y(N_1228)
);
defparam \execute_engine.branch_taken_0 .INIT=16'h6C39;
// @27:553
  CFG4 \execute_engine.state_RNO_0[5]  (
	.A(exc_buf[1]),
	.B(state_Z[5]),
	.C(state_Z[6]),
	.D(cp_done),
	.Y(N_1048)
);
defparam \execute_engine.state_RNO_0[5] .INIT=16'hCF8B;
// @27:1591
  CFG4 \csr.mepc_8[1]  (
	.A(next_pc[1]),
	.B(curr_pc[1]),
	.C(cause[6]),
	.D(we),
	.Y(mepc_8[1])
);
defparam \csr.mepc_8[1] .INIT=16'h00AC;
// @27:1591
  CFG4 \csr.mepc_8_1[4]  (
	.A(next_pc[4]),
	.B(curr_pc[4]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[4])
);
defparam \csr.mepc_8_1[4] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[9]  (
	.A(next_pc[9]),
	.B(curr_pc[9]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[9])
);
defparam \csr.mepc_8_1[9] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[3]  (
	.A(next_pc[3]),
	.B(curr_pc[3]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[3])
);
defparam \csr.mepc_8_1[3] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[5]  (
	.A(next_pc[5]),
	.B(curr_pc[5]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[5])
);
defparam \csr.mepc_8_1[5] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[22]  (
	.A(next_pc[22]),
	.B(curr_pc[22]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[22])
);
defparam \csr.mepc_8_1[22] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[7]  (
	.A(next_pc[7]),
	.B(curr_pc[7]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[7])
);
defparam \csr.mepc_8_1[7] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[19]  (
	.A(next_pc[19]),
	.B(curr_pc[19]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[19])
);
defparam \csr.mepc_8_1[19] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[10]  (
	.A(next_pc[10]),
	.B(curr_pc[10]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[10])
);
defparam \csr.mepc_8_1[10] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[24]  (
	.A(next_pc[24]),
	.B(curr_pc[24]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[24])
);
defparam \csr.mepc_8_1[24] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[23]  (
	.A(next_pc[23]),
	.B(curr_pc[23]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[23])
);
defparam \csr.mepc_8_1[23] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[27]  (
	.A(next_pc[27]),
	.B(curr_pc[27]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[27])
);
defparam \csr.mepc_8_1[27] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[6]  (
	.A(next_pc[6]),
	.B(curr_pc[6]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[6])
);
defparam \csr.mepc_8_1[6] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[17]  (
	.A(next_pc[17]),
	.B(curr_pc[17]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[17])
);
defparam \csr.mepc_8_1[17] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[14]  (
	.A(next_pc[14]),
	.B(curr_pc[14]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[14])
);
defparam \csr.mepc_8_1[14] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[16]  (
	.A(next_pc[16]),
	.B(curr_pc[16]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[16])
);
defparam \csr.mepc_8_1[16] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[13]  (
	.A(next_pc[13]),
	.B(curr_pc[13]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[13])
);
defparam \csr.mepc_8_1[13] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[8]  (
	.A(next_pc[8]),
	.B(curr_pc[8]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[8])
);
defparam \csr.mepc_8_1[8] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[11]  (
	.A(next_pc[11]),
	.B(curr_pc[11]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[11])
);
defparam \csr.mepc_8_1[11] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[18]  (
	.A(next_pc[18]),
	.B(curr_pc[18]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[18])
);
defparam \csr.mepc_8_1[18] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[26]  (
	.A(next_pc[26]),
	.B(curr_pc[26]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[26])
);
defparam \csr.mepc_8_1[26] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[21]  (
	.A(next_pc[21]),
	.B(curr_pc[21]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[21])
);
defparam \csr.mepc_8_1[21] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1[12]  (
	.A(next_pc[12]),
	.B(curr_pc[12]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1[12])
);
defparam \csr.mepc_8_1[12] .INIT=16'h0A0C;
// @27:787
  CFG4 \ctrl_nxt.rf_wb_en_iv_i_a2_i_1  (
	.A(ir[2]),
	.B(state_Z[4]),
	.C(N_280_i),
	.D(N_1883_i),
	.Y(rf_wb_en_iv_i_a2_i_1)
);
defparam \ctrl_nxt.rf_wb_en_iv_i_a2_i_1 .INIT=16'hFFF8;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[31]  (
	.A(next_pc[31]),
	.B(curr_pc[31]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[31])
);
defparam \csr.mepc_8_1_0_0[31] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[20]  (
	.A(next_pc[20]),
	.B(curr_pc[20]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[20])
);
defparam \csr.mepc_8_1_0_0[20] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[25]  (
	.A(next_pc[25]),
	.B(curr_pc[25]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[25])
);
defparam \csr.mepc_8_1_0_0[25] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[28]  (
	.A(next_pc[28]),
	.B(curr_pc[28]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[28])
);
defparam \csr.mepc_8_1_0_0[28] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[29]  (
	.A(next_pc[29]),
	.B(curr_pc[29]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[29])
);
defparam \csr.mepc_8_1_0_0[29] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[30]  (
	.A(next_pc[30]),
	.B(curr_pc[30]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[30])
);
defparam \csr.mepc_8_1_0_0[30] .INIT=16'h0A0C;
// @27:1591
  CFG4 \csr.mepc_8_1_0_0[15]  (
	.A(next_pc[15]),
	.B(curr_pc[15]),
	.C(we),
	.D(cause[6]),
	.Y(mepc_8_1_0_0[15])
);
defparam \csr.mepc_8_1_0_0[15] .INIT=16'h0A0C;
// @27:1257
  CFG3 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_1_0  (
	.A(xcsr_addr_4),
	.B(N_409),
	.C(ir[25]),
	.Y(alu_op4_i_0_0_a2_1_0)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_1_0 .INIT=8'h4C;
// @27:1591
  CFG4 \csr.mepc_8_1_m2_0_0[2]  (
	.A(next_pc[2]),
	.B(curr_pc[2]),
	.C(cause[6]),
	.D(we),
	.Y(mepc_8_1_m2_0_0[2])
);
defparam \csr.mepc_8_1_m2_0_0[2] .INIT=16'h00AC;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_2_3_2  (
	.A(xcsr_addr_4),
	.B(ir[25]),
	.C(N_1783),
	.D(N_2398),
	.Y(alu_op4_i_0_0_a2_2_3_2)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_2_3_2 .INIT=16'h2000;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2_0[31]  (
	.A(ir_funct3_i[1]),
	.B(N_1821),
	.C(csr_rdata[31]),
	.D(rs1[31]),
	.Y(xcsr_wdata_o_1_o2_1_o2_0_Z[31])
);
defparam \xcsr_wdata_o_1_o2_1_o2_0[31] .INIT=16'hC0E0;
// @27:1251
  CFG3 \illegal_check.illegal_cmd41_0_a2_2_a2_1_0  (
	.A(N_1795),
	.B(ir[29]),
	.C(N_1784),
	.Y(illegal_cmd41_0_a2_2_a2_1)
);
defparam \illegal_check.illegal_cmd41_0_a2_2_a2_1_0 .INIT=8'h20;
// @27:1314
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13_0_0_a2_0_2[3]  (
	.A(N_2423),
	.B(xcsr_addr_2),
	.C(N_1957),
	.D(cpu_trap),
	.Y(exc_buf_13_0_0_a2_0_2[3])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13_0_0_a2_0_2[3] .INIT=16'h0002;
  CFG4 \csr.mtvec_RNO_1[2]  (
	.A(rf_rs1[0]),
	.B(csr_rdata[0]),
	.C(N_1821),
	.D(mtvec_7_i_0_a2_1_0[2]),
	.Y(mtvec_7_i_0_506_tz_1)
);
defparam \csr.mtvec_RNO_1[2] .INIT=16'hFF40;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_3_0[7]  (
	.A(xcsr_addr_1),
	.B(ir[26]),
	.C(N_1782),
	.D(ir[27]),
	.Y(rdata_6_0_0_a2_3[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3_0[7] .INIT=16'h4000;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_3_5_4  (
	.A(ir[26]),
	.B(ir[28]),
	.C(alu_op4_i_0_0_a2_3_5_2),
	.D(ir[27]),
	.Y(alu_op4_i_0_0_a2_3_5_4)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_3_5_4 .INIT=16'h8000;
// @27:728
  CFG4 \decode_aux.rs1_zero  (
	.A(rf_rs1[2]),
	.B(rf_rs1[3]),
	.C(rs1_zero_1),
	.D(rf_rs1[4]),
	.Y(rs1_zero)
);
defparam \decode_aux.rs1_zero .INIT=16'h0010;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_17  (
	.A(xcsr_addr_10),
	.B(N_409),
	.C(ir[29]),
	.D(ir[28]),
	.Y(N_2437)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_17 .INIT=16'h4000;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0[1]  (
	.A(next_pc_0_sqmuxa),
	.B(next_pc_9_iv_0_0[1]),
	.C(alu_add[1]),
	.Y(next_pc_9[1])
);
defparam \execute_engine.next_pc_9_iv_0[1] .INIT=8'hEC;
// @27:553
  CFG4 \execute_engine.state_RNO_3[5]  (
	.A(state_Z[5]),
	.B(ir[6]),
	.C(ir[4]),
	.D(N_349),
	.Y(N_1076)
);
defparam \execute_engine.state_RNO_3[5] .INIT=16'h1000;
// @27:553
  CFG4 \execute_engine.state_RNO[8]  (
	.A(state_Z[6]),
	.B(ir[5]),
	.C(ir_RNIVOTE[3]),
	.D(N_1972),
	.Y(state_ns[4])
);
defparam \execute_engine.state_RNO[8] .INIT=16'h0020;
// @27:553
  CFG4 \execute_engine.state_RNO[9]  (
	.A(state_Z[10]),
	.B(cpu_trap),
	.C(state_Z[8]),
	.D(exc_buf[1]),
	.Y(state_ns[3])
);
defparam \execute_engine.state_RNO[9] .INIT=16'hEEFE;
// @27:1391
  CFG4 \trap_ctrl.cause_33s2_0_o2  (
	.A(exc_buf[4]),
	.B(exc_buf[3]),
	.C(exc_buf[0]),
	.D(N_2422),
	.Y(cause_33_sm9)
);
defparam \trap_ctrl.cause_33s2_0_o2 .INIT=16'hFEFF;
// @27:773
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_o2_2_a2  (
	.A(ir[6]),
	.B(ir[3]),
	.C(N_1391_1),
	.D(ir[2]),
	.Y(N_1297)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_o2_2_a2 .INIT=16'h8020;
// @27:906
  CFG3 \ctrl_nxt.alu_sub_8_sqmuxa_i_a6  (
	.A(ir[6]),
	.B(N_1389_1),
	.C(N_1388),
	.Y(N_1389)
);
defparam \ctrl_nxt.alu_sub_8_sqmuxa_i_a6 .INIT=8'h80;
// @27:906
  CFG4 \ctrl_nxt.alu_sub_8_sqmuxa_i_a6_1  (
	.A(ir[6]),
	.B(ir[3]),
	.C(N_1391_1),
	.D(ir[2]),
	.Y(N_1391)
);
defparam \ctrl_nxt.alu_sub_8_sqmuxa_i_a6_1 .INIT=16'hA020;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_o2[4]  (
	.A(xcsr_addr_10),
	.B(csr_rdata131_4),
	.C(ir[28]),
	.Y(N_427)
);
defparam \csr_read_reg.csr.rdata_6_0_0_o2[4] .INIT=8'h48;
// @27:1166
  CFG4 \illegal_cmd.m20_e  (
	.A(illegal_cmd41),
	.B(illegal_cmd39),
	.C(illegal_cmd45),
	.D(illegal_cmd38),
	.Y(N_2462)
);
defparam \illegal_cmd.m20_e .INIT=16'hF0E0;
// @27:906
  CFG3 \ctrl_nxt.alu_sub_0_sqmuxa_i_0_o2  (
	.A(state_Z[6]),
	.B(N_1389_1),
	.C(N_562),
	.Y(N_1123)
);
defparam \ctrl_nxt.alu_sub_0_sqmuxa_i_0_o2 .INIT=8'hF7;
// @27:773
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_o2  (
	.A(N_1388),
	.B(alu_op_0_sqmuxa_1),
	.C(imm_o58_3),
	.Y(N_1985)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_o2 .INIT=8'hF4;
// @27:553
  CFG3 \ctrl_nxt.alu_sub_2_sqmuxa_i_0_0_0_RNIJOON  (
	.A(state_Z[6]),
	.B(N_562),
	.C(ir[4]),
	.Y(N_1977)
);
defparam \ctrl_nxt.alu_sub_2_sqmuxa_i_0_0_0_RNIJOON .INIT=8'hDF;
// @27:320
  CFG4 \fetch_engine.state_0_sqmuxa_i_i_a2_RNI6O7O3  (
	.A(state_Z[1]),
	.B(un1_neorv32_cpu_inst_0),
	.C(bus_rsp_i_0),
	.D(N_112_mux),
	.Y(state_ns[1])
);
defparam \fetch_engine.state_0_sqmuxa_i_i_a2_RNI6O7O3 .INIT=16'hCCCE;
// @27:553
  CFG4 \execute_engine.state_RNO_6[12]  (
	.A(state_Z[8]),
	.B(state_Z[2]),
	.C(exc_buf[1]),
	.D(state_Z[4]),
	.Y(N_135)
);
defparam \execute_engine.state_RNO_6[12] .INIT=16'hF0E0;
// @27:553
  CFG3 \execute_engine.state_RNO_2[5]  (
	.A(ir[4]),
	.B(ir_RNIVOTE[3]),
	.C(ir[2]),
	.Y(N_1051)
);
defparam \execute_engine.state_RNO_2[5] .INIT=8'hF9;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_a2[3]  (
	.A(mtvec[0]),
	.B(mtvec[3]),
	.C(cause[6]),
	.D(state_Z[11]),
	.Y(N_1185)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2[3] .INIT=16'h4C00;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_a2[2]  (
	.A(mtvec[0]),
	.B(mtvec[2]),
	.C(cause[6]),
	.D(state_Z[11]),
	.Y(N_1190)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2[2] .INIT=16'h4C00;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_a2[6]  (
	.A(mtvec[0]),
	.B(mtvec[6]),
	.C(cause[6]),
	.D(state_Z[11]),
	.Y(N_1195)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2[6] .INIT=16'h4C00;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_a2[5]  (
	.A(mtvec[0]),
	.B(mtvec[5]),
	.C(cause[6]),
	.D(state_Z[11]),
	.Y(N_1200)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2[5] .INIT=16'h4C00;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0_a2[4]  (
	.A(mtvec[0]),
	.B(mtvec[4]),
	.C(cause[6]),
	.D(state_Z[11]),
	.Y(N_1205)
);
defparam \execute_engine.next_pc_9_iv_0_0_a2[4] .INIT=16'h4C00;
// @27:2077
  CFG3 \cnt.we_hi_0_a2_0_a2_1[0]  (
	.A(we),
	.B(N_2398),
	.C(N_1782),
	.Y(N_2426)
);
defparam \cnt.we_hi_0_a2_0_a2_1[0] .INIT=8'h80;
// @27:320
  CFG3 \execute_engine.state_RNIKVRP[9]  (
	.A(restart),
	.B(next_pc_0_sqmuxa),
	.C(state_Z[9]),
	.Y(N_1876_i)
);
defparam \execute_engine.state_RNIKVRP[9] .INIT=8'hFE;
// @27:524
  CFG3 \execute_engine.ir_RNIRBA51[6]  (
	.A(ir[2]),
	.B(imm_o_6_sn_N_8),
	.C(ir[6]),
	.Y(imm_o_6_sn_N_13_mux)
);
defparam \execute_engine.ir_RNIRBA51[6] .INIT=8'h08;
// @27:1166
  CFG4 \illegal_cmd.m27  (
	.A(ir[5]),
	.B(ir[6]),
	.C(ir_funct3_0),
	.D(ir_funct3_i[1]),
	.Y(N_28)
);
defparam \illegal_cmd.m27 .INIT=16'h7776;
// @27:515
  CFG3 \imm_gen.imm_o_6_i_0_m2[0]  (
	.A(imm_o58_3),
	.B(rf_rd[0]),
	.C(xcsr_addr_0),
	.Y(N_1098)
);
defparam \imm_gen.imm_o_6_i_0_m2[0] .INIT=8'hD8;
// @27:553
  CFG4 \execute_engine.state_RNO_0[2]  (
	.A(ir[3]),
	.B(ir[6]),
	.C(ir[2]),
	.D(ir[4]),
	.Y(N_1079)
);
defparam \execute_engine.state_RNO_0[2] .INIT=16'h1123;
// @27:537
  CFG2 \execute_engine.branch_taken_u  (
	.A(N_1228),
	.B(ir[2]),
	.Y(N_1847)
);
defparam \execute_engine.branch_taken_u .INIT=4'hE;
// @27:1591
  CFG4 \csr.mepc_8_1_m2_0_o2[2]  (
	.A(csr_rdata[2]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(N_408),
	.Y(N_411_i_0)
);
defparam \csr.mepc_8_1_m2_0_o2[2] .INIT=16'h3FA0;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_1[4]  (
	.A(cause[2]),
	.B(next_pc_9_iv_0_0_0[4]),
	.C(N_2417),
	.Y(next_pc_9_iv_0_0_1[4])
);
defparam \execute_engine.next_pc_9_iv_0_0_1[4] .INIT=8'hEC;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_1[2]  (
	.A(cause[0]),
	.B(next_pc_9_iv_0_0_0[2]),
	.C(N_2417),
	.Y(next_pc_9_iv_0_0_1[2])
);
defparam \execute_engine.next_pc_9_iv_0_0_1[2] .INIT=8'hEC;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_1[6]  (
	.A(cause[4]),
	.B(next_pc_9_iv_0_0_0[6]),
	.C(N_2417),
	.Y(next_pc_9_iv_0_0_1[6])
);
defparam \execute_engine.next_pc_9_iv_0_0_1[6] .INIT=8'hEC;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_1[5]  (
	.A(cause[3]),
	.B(next_pc_9_iv_0_0_0[5]),
	.C(N_2417),
	.Y(next_pc_9_iv_0_0_1[5])
);
defparam \execute_engine.next_pc_9_iv_0_0_1[5] .INIT=8'hEC;
// @27:581
  CFG3 \execute_engine.next_pc_9_iv_0_0_1[3]  (
	.A(cause[1]),
	.B(next_pc_9_iv_0_0_0[3]),
	.C(N_2417),
	.Y(next_pc_9_iv_0_0_1[3])
);
defparam \execute_engine.next_pc_9_iv_0_0_1[3] .INIT=8'hEC;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_0_1  (
	.A(xcsr_addr_2),
	.B(N_1803),
	.C(N_1782),
	.D(N_409),
	.Y(alu_op4_i_0_0_a2_0_0)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_0_1 .INIT=16'hF400;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_8_1_0[0]  (
	.A(mcountinhibit[1]),
	.B(state_Z[2]),
	.C(xcsr_addr_4),
	.D(N_1787),
	.Y(rdata_6_0_0_a2_8_1[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_8_1_0[0] .INIT=16'h0800;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_9_1[2]  (
	.A(mcountinhibit[2]),
	.B(state_Z[2]),
	.C(xcsr_addr_4),
	.D(N_1787),
	.Y(rdata_6_0_0_a2_9_1[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_9_1[2] .INIT=16'h0800;
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1_RNO  (
	.A(xcsr_addr_3),
	.B(N_1957),
	.C(alu_op4_i_0_0_a2_5_0),
	.D(N_409),
	.Y(alu_op4_i_0_0_509_0)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1_RNO .INIT=16'hF100;
// @27:553
  CFG4 \execute_engine.state_RNO_1[5]  (
	.A(state_Z[5]),
	.B(ir[6]),
	.C(N_1388),
	.D(N_1076),
	.Y(state_ns_i_0[7])
);
defparam \execute_engine.state_RNO_1[5] .INIT=16'hFF04;
// @27:773
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_0  (
	.A(N_1388),
	.B(alu_opb_mux2_0_0_a2_0),
	.C(ir[6]),
	.D(N_1972),
	.Y(alu_opb_mux2_0_0_0)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_0 .INIT=16'hCC50;
// @27:1248
  CFG4 \illegal_check.illegal_cmd38_0_a2_5_a2  (
	.A(N_2448),
	.B(N_1792),
	.C(xcsr_addr_10),
	.D(N_1784),
	.Y(illegal_cmd38)
);
defparam \illegal_check.illegal_cmd38_0_a2_5_a2 .INIT=16'h0800;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_0[4]  (
	.A(N_1782),
	.B(rdata_6_0_0_a2_0_3[4]),
	.C(rdata_6_0_0_a2_0_2[4]),
	.D(N_1803),
	.Y(N_2226)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_0[4] .INIT=16'h8000;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[14]  (
	.A(next_pc_9_iv_0_0_0[14]),
	.B(N_1169),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[14]),
	.Y(next_pc_9[14])
);
defparam \execute_engine.next_pc_9_iv_0_0[14] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[21]  (
	.A(next_pc_9_iv_0_0_0[21]),
	.B(N_1174),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[21]),
	.Y(next_pc_9[21])
);
defparam \execute_engine.next_pc_9_iv_0_0[21] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[19]  (
	.A(next_pc_9_iv_0_0_0[19]),
	.B(N_1178),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[19]),
	.Y(next_pc_9[19])
);
defparam \execute_engine.next_pc_9_iv_0_0[19] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[9]  (
	.A(N_1212),
	.B(next_pc_9_iv_0_0_0[9]),
	.C(alu_add[9]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[9])
);
defparam \execute_engine.next_pc_9_iv_0_0[9] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[8]  (
	.A(N_1216),
	.B(next_pc_9_iv_0_0_0[8]),
	.C(alu_add[8]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[8])
);
defparam \execute_engine.next_pc_9_iv_0_0[8] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[7]  (
	.A(N_1220),
	.B(next_pc_9_iv_0_0_0[7]),
	.C(alu_add[7]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[7])
);
defparam \execute_engine.next_pc_9_iv_0_0[7] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[11]  (
	.A(next_pc_9_iv_0_0_0[11]),
	.B(N_1992),
	.C(alu_add[11]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[11])
);
defparam \execute_engine.next_pc_9_iv_0_0[11] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[10]  (
	.A(next_pc_9_iv_0_0_0[10]),
	.B(N_1232),
	.C(alu_add[10]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[10])
);
defparam \execute_engine.next_pc_9_iv_0_0[10] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[15]  (
	.A(next_pc_9_iv_0_0_0[15]),
	.B(N_1236),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[15]),
	.Y(next_pc_9[15])
);
defparam \execute_engine.next_pc_9_iv_0_0[15] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[13]  (
	.A(next_pc_9_iv_0_0_0[13]),
	.B(N_1997),
	.C(alu_add[13]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[13])
);
defparam \execute_engine.next_pc_9_iv_0_0[13] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[16]  (
	.A(next_pc_9_iv_0_0_0[16]),
	.B(N_1252),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[16]),
	.Y(next_pc_9[16])
);
defparam \execute_engine.next_pc_9_iv_0_0[16] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[20]  (
	.A(next_pc_9_iv_0_0_0[20]),
	.B(N_2005),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[20]),
	.Y(next_pc_9[20])
);
defparam \execute_engine.next_pc_9_iv_0_0[20] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[24]  (
	.A(next_pc_9_iv_0_0_0[24]),
	.B(N_1260),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[24]),
	.Y(next_pc_9[24])
);
defparam \execute_engine.next_pc_9_iv_0_0[24] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[23]  (
	.A(next_pc_9_iv_0_0_0[23]),
	.B(N_1264),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[23]),
	.Y(next_pc_9[23])
);
defparam \execute_engine.next_pc_9_iv_0_0[23] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[22]  (
	.A(next_pc_9_iv_0_0_0[22]),
	.B(N_1268),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[22]),
	.Y(next_pc_9[22])
);
defparam \execute_engine.next_pc_9_iv_0_0[22] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[26]  (
	.A(next_pc_9_iv_0_0_0[26]),
	.B(N_1272),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[26]),
	.Y(next_pc_9[26])
);
defparam \execute_engine.next_pc_9_iv_0_0[26] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[30]  (
	.A(next_pc_9_iv_0_0_0[30]),
	.B(N_1276),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[30]),
	.Y(next_pc_9[30])
);
defparam \execute_engine.next_pc_9_iv_0_0[30] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[29]  (
	.A(next_pc_9_iv_0_0_0[29]),
	.B(N_1280),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[29]),
	.Y(next_pc_9[29])
);
defparam \execute_engine.next_pc_9_iv_0_0[29] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[28]  (
	.A(next_pc_9_iv_0_0_0[28]),
	.B(N_1284),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[28]),
	.Y(next_pc_9[28])
);
defparam \execute_engine.next_pc_9_iv_0_0[28] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[31]  (
	.A(next_pc_9_iv_0_0_0[31]),
	.B(N_1288),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[31]),
	.Y(next_pc_9[31])
);
defparam \execute_engine.next_pc_9_iv_0_0[31] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0[25]  (
	.A(next_pc_9_iv_0_0[25]),
	.B(N_1746),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[25]),
	.Y(next_pc_9[25])
);
defparam \execute_engine.next_pc_9_iv_0[25] .INIT=16'hFEEE;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2[24]  (
	.A(rdata_6_0_0_a2_4[24]),
	.B(rdata_6_0_0_a2_5[24]),
	.C(rdata_6_0_0_a2_6[24]),
	.Y(N_2033)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2[24] .INIT=8'h80;
// @27:1203
  CFG4 \illegal_check.illegal_cmd18_0_0_0_a2  (
	.A(xcsr_addr_10),
	.B(mtvec_1_sqmuxa_2),
	.C(N_2448),
	.D(N_2414),
	.Y(illegal_cmd18)
);
defparam \illegal_check.illegal_cmd18_0_0_0_a2 .INIT=16'hC040;
// @27:2077
  CFG4 \cnt.we_lo_0_a2_1_a2[0]  (
	.A(N_1957),
	.B(N_2426),
	.C(xcsr_addr_10),
	.D(N_1783),
	.Y(we_lo[0])
);
defparam \cnt.we_lo_0_a2_1_a2[0] .INIT=16'h0400;
// @27:2077
  CFG4 \cnt.we_lo_0_a2_1_a2[2]  (
	.A(N_1803),
	.B(N_2426),
	.C(xcsr_addr_10),
	.D(N_1783),
	.Y(we_lo[2])
);
defparam \cnt.we_lo_0_a2_1_a2[2] .INIT=16'h0800;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[12]  (
	.A(next_pc_9_iv_0_0_0[12]),
	.B(N_1224),
	.C(alu_add[12]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[12])
);
defparam \execute_engine.next_pc_9_iv_0_0[12] .INIT=16'hFEEE;
// @27:1532
  CFG3 \xcsr_wdata_o_1_o2_1_o2[31]  (
	.A(rs1[31]),
	.B(xcsr_wdata_o_1_o2_1_o2_0_Z[31]),
	.C(N_1822),
	.Y(xcsr_wdata_o[31])
);
defparam \xcsr_wdata_o_1_o2_1_o2[31] .INIT=8'hEC;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[18]  (
	.A(next_pc_9_iv_0_0_0[18]),
	.B(N_2000),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[18]),
	.Y(next_pc_9[18])
);
defparam \execute_engine.next_pc_9_iv_0_0[18] .INIT=16'hFEEE;
// @27:553
  CFG4 \execute_engine.state_RNO[10]  (
	.A(N_2423),
	.B(xcsr_addr_2),
	.C(N_1848),
	.D(N_1803),
	.Y(state_ns[2])
);
defparam \execute_engine.state_RNO[10] .INIT=16'h0200;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0[27]  (
	.A(next_pc_9_iv_0_0[27]),
	.B(N_1750),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[27]),
	.Y(next_pc_9[27])
);
defparam \execute_engine.next_pc_9_iv_0[27] .INIT=16'hFEEE;
// @27:958
  CFG3 \ctrl_nxt.rf_wb_en_0_sqmuxa_1_i_0_a2  (
	.A(lsu_wait_i),
	.B(exc_buf[1]),
	.C(N_977),
	.Y(N_2376)
);
defparam \ctrl_nxt.rf_wb_en_0_sqmuxa_1_i_0_a2 .INIT=8'h02;
// @12:1019
  CFG4 \or_reduce_f.tmp_v  (
	.A(exc_buf[3]),
	.B(exc_buf[2]),
	.C(tmp_v_3),
	.D(tmp_v_2_0),
	.Y(tmp_v)
);
defparam \or_reduce_f.tmp_v .INIT=16'hFFFE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[17]  (
	.A(next_pc_9_iv_0_0_0[17]),
	.B(N_2001),
	.C(next_pc_0_sqmuxa),
	.D(alu_add[17]),
	.Y(next_pc_9[17])
);
defparam \execute_engine.next_pc_9_iv_0_0[17] .INIT=16'hFEEE;
// @27:1246
  CFG4 \illegal_check.illegal_cmd45  (
	.A(rf_rd[4]),
	.B(rf_rd[3]),
	.C(illegal_cmd45_2),
	.D(rs1_zero),
	.Y(illegal_cmd45)
);
defparam \illegal_check.illegal_cmd45 .INIT=16'h1000;
// @27:978
  CFG4 \trap_ctrl.ebreak_0_sqmuxa_1_0_a2  (
	.A(N_2423),
	.B(xcsr_addr_2),
	.C(N_1848),
	.D(N_1794),
	.Y(ebreak_0_sqmuxa_1)
);
defparam \trap_ctrl.ebreak_0_sqmuxa_1_0_a2 .INIT=16'h0200;
// @27:553
  CFG4 \trap_ctrl.exc_buf_RNI36011[6]  (
	.A(exc_buf[6]),
	.B(exc_buf[7]),
	.C(state_ns_0_3_0_0_a2_1_3[0]),
	.D(state_ns_0_3_0_0_a2_1_4[0]),
	.Y(N_1100)
);
defparam \trap_ctrl.exc_buf_RNI36011[6] .INIT=16'h1000;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_11_0[4]  (
	.A(ir[27]),
	.B(N_1786),
	.C(N_427),
	.Y(rdata_6_0_0_a2_11_0[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_11_0[4] .INIT=8'h40;
// @27:773
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_2  (
	.A(imm_o58_3),
	.B(alu_opb_mux2_0_0_a2_1),
	.C(ir[6]),
	.Y(alu_opb_mux2_2)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0_2 .INIT=8'hEC;
// @27:515
  CFG3 \imm_gen.imm_o_6_i_0_a2_0[11]  (
	.A(rf_rd[0]),
	.B(ir[6]),
	.C(imm_o58_3),
	.Y(N_2014)
);
defparam \imm_gen.imm_o_6_i_0_a2_0[11] .INIT=8'h40;
// @27:773
  CFG3 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_o2_2  (
	.A(N_1297),
	.B(alu_opb_mux2_0_0_a2_0),
	.C(alu_op_0_sqmuxa_1),
	.Y(alu_opa_mux2)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_o2_2 .INIT=8'hEA;
// @27:1304
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13[6]  (
	.A(lsu_rw),
	.B(exc_buf[6]),
	.C(cpu_trap),
	.D(N_353_0),
	.Y(exc_buf_13[6])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[6] .INIT=16'h0D0C;
// @27:1305
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13[5]  (
	.A(lsu_rw),
	.B(exc_buf[5]),
	.C(cpu_trap),
	.D(N_353_0),
	.Y(exc_buf_13[5])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[5] .INIT=16'h0E0C;
// @27:1309
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13[8]  (
	.A(lsu_rw),
	.B(exc_buf[8]),
	.C(cpu_trap),
	.D(N_351_0),
	.Y(exc_buf_13[8])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[8] .INIT=16'h0D0C;
// @27:1310
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13[7]  (
	.A(lsu_rw),
	.B(exc_buf[7]),
	.C(cpu_trap),
	.D(N_351_0),
	.Y(exc_buf_13[7])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[7] .INIT=16'h0E0C;
// @27:553
  CFG4 \execute_engine.state_RNO_0[7]  (
	.A(N_2423),
	.B(xcsr_addr_2),
	.C(N_1848),
	.D(N_1794),
	.Y(N_641)
);
defparam \execute_engine.state_RNO_0[7] .INIT=16'h0800;
// @27:553
  CFG4 \execute_engine.state_RNO_3[12]  (
	.A(N_1803),
	.B(xcsr_addr_2),
	.C(N_1848),
	.D(N_1794),
	.Y(N_1856)
);
defparam \execute_engine.state_RNO_3[12] .INIT=16'hF1FD;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_28[31]  (
	.A(N_427),
	.B(N_1786),
	.Y(N_1780)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_28[31] .INIT=4'h8;
// @27:1257
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_10  (
	.A(N_1792),
	.B(xcsr_addr_0),
	.Y(N_2395)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_10 .INIT=4'h2;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[11]  (
	.A(xcsr_wdata_o_1_0_a2_0[11]),
	.B(N_1822),
	.C(rs1[11]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[11])
);
defparam \xcsr_wdata_o_1_0[11] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[13]  (
	.A(xcsr_wdata_o_1_0_a2_0[13]),
	.B(N_1822),
	.C(rs1[13]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[13])
);
defparam \xcsr_wdata_o_1_0[13] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[18]  (
	.A(xcsr_wdata_o_1_0_a2_0[18]),
	.B(N_1822),
	.C(rs1[18]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[18])
);
defparam \xcsr_wdata_o_1_0[18] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[21]  (
	.A(xcsr_wdata_o_1_0_a2_0[21]),
	.B(N_1822),
	.C(rs1[21]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[21])
);
defparam \xcsr_wdata_o_1_0[21] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[26]  (
	.A(xcsr_wdata_o_1_0_a2_0[26]),
	.B(N_1822),
	.C(rs1[26]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[26])
);
defparam \xcsr_wdata_o_1_0[26] .INIT=16'hEACA;
// @27:1222
  CFG4 \illegal_check.illegal_cmd22_0_0_0  (
	.A(mtvec_1_sqmuxa_2),
	.B(N_1966),
	.C(N_349),
	.D(N_2448),
	.Y(illegal_cmd22)
);
defparam \illegal_check.illegal_cmd22_0_0_0 .INIT=16'hF8F0;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[8]  (
	.A(xcsr_wdata_o_1_0_a2_0[8]),
	.B(N_1822),
	.C(rs1[8]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[8])
);
defparam \xcsr_wdata_o_1_0[8] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_0[12]  (
	.A(xcsr_wdata_o_1_0_a2_0[12]),
	.B(N_1822),
	.C(rs1[12]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[12])
);
defparam \xcsr_wdata_o_1_0[12] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_0_o2[0]  (
	.A(csr_rdata[0]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(N_404),
	.Y(xcsr_wdata_o[0])
);
defparam \xcsr_wdata_o_1_o2_0_o2[0] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[30]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[30]),
	.B(N_1822),
	.C(rs1[30]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[30])
);
defparam \xcsr_wdata_o_1_o2_1_o2[30] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[29]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[29]),
	.B(N_1822),
	.C(rs1[29]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[29])
);
defparam \xcsr_wdata_o_1_o2_1_o2[29] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[28]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[28]),
	.B(N_1822),
	.C(rs1[28]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[28])
);
defparam \xcsr_wdata_o_1_o2_1_o2[28] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[25]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[25]),
	.B(N_1822),
	.C(rs1[25]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[25])
);
defparam \xcsr_wdata_o_1_o2_1_o2[25] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[20]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[20]),
	.B(N_1822),
	.C(rs1[20]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[20])
);
defparam \xcsr_wdata_o_1_o2_1_o2[20] .INIT=16'hEACA;
// @27:1532
  CFG4 \xcsr_wdata_o_1_o2_1_o2[15]  (
	.A(xcsr_wdata_o_1_o2_1_a2_0[15]),
	.B(N_1822),
	.C(rs1[15]),
	.D(ir_funct3_0),
	.Y(xcsr_wdata_o[15])
);
defparam \xcsr_wdata_o_1_o2_1_o2[15] .INIT=16'hEACA;
// @27:2077
  CFG3 \cnt.we_hi_0_a2_0_a2_2[2]  (
	.A(xcsr_addr_10),
	.B(N_2426),
	.C(ir[28]),
	.Y(we_hi_2[0])
);
defparam \cnt.we_hi_0_a2_0_a2_2[2] .INIT=8'h40;
// @27:553
  CFG4 \execute_engine.state_RNO[4]  (
	.A(N_34_mux_1),
	.B(N_1023_2),
	.C(ir[3]),
	.D(ir[2]),
	.Y(N_1018_i)
);
defparam \execute_engine.state_RNO[4] .INIT=16'h2202;
// @27:320
  CFG4 \fetch_engine.state_RNIVU4P3[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(bus_rsp_i_0),
	.D(N_112_mux),
	.Y(N_266_i)
);
defparam \fetch_engine.state_RNIVU4P3[0] .INIT=16'h5551;
// @27:787
  CFG3 \ctrl_nxt.rf_wb_en_iv_i_a2_i_1_RNO  (
	.A(alu_op_0_sqmuxa_1),
	.B(state_Z[6]),
	.C(N_562),
	.Y(N_280_i)
);
defparam \ctrl_nxt.rf_wb_en_iv_i_a2_i_1_RNO .INIT=8'h08;
// @27:515
  CFG3 \imm_gen.imm_o_6_i_0_0[11]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(xcsr_addr_0),
	.C(alu_opb_mux2_0_0_a2_1),
	.Y(imm_o_6_i_0_0[11])
);
defparam \imm_gen.imm_o_6_i_0_0[11] .INIT=8'hBA;
// @27:515
  CFG4 \imm_gen.imm_o_6[3]  (
	.A(imm_o58_3),
	.B(imm_o_6_sn_N_13_mux),
	.C(rf_rd[3]),
	.D(xcsr_addr_3),
	.Y(imm_o_6[3])
);
defparam \imm_gen.imm_o_6[3] .INIT=16'h3120;
// @27:515
  CFG2 \imm_gen.imm_o_6_0_a2_0_a2[6]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(ir[26]),
	.Y(imm_o_6[6])
);
defparam \imm_gen.imm_o_6_0_a2_0_a2[6] .INIT=4'h4;
// @27:515
  CFG2 \imm_gen.imm_o_6_0_a2_0_a2[5]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(ir[25]),
	.Y(imm_o_6[5])
);
defparam \imm_gen.imm_o_6_0_a2_0_a2[5] .INIT=4'h4;
// @27:515
  CFG2 \imm_gen.imm_o_6_i_i_a2[10]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(xcsr_addr_10),
	.Y(imm_o_6_i_i_a2[10])
);
defparam \imm_gen.imm_o_6_i_i_a2[10] .INIT=4'h4;
// @27:515
  CFG2 \imm_gen.imm_o_6_i_i_a2[9]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(ir[29]),
	.Y(imm_o_6_i_i_a2[9])
);
defparam \imm_gen.imm_o_6_i_i_a2[9] .INIT=4'h4;
// @27:515
  CFG2 \imm_gen.imm_o_6_i_i_a2[8]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(ir[28]),
	.Y(imm_o_6_i_i_a2[8])
);
defparam \imm_gen.imm_o_6_i_i_a2[8] .INIT=4'h4;
// @27:515
  CFG2 \imm_gen.imm_o_6_i_i_a2[7]  (
	.A(imm_o_6_sn_N_13_mux),
	.B(ir[27]),
	.Y(imm_o_6_i_i_a2[7])
);
defparam \imm_gen.imm_o_6_i_i_a2[7] .INIT=4'h4;
// @27:515
  CFG4 \imm_gen.imm_o_6[1]  (
	.A(imm_o58_3),
	.B(imm_o_6_sn_N_13_mux),
	.C(rf_rd[1]),
	.D(xcsr_addr_1),
	.Y(imm_o_6[1])
);
defparam \imm_gen.imm_o_6[1] .INIT=16'h3120;
// @27:1391
  CFG3 \trap_ctrl.cause_33_m9_1[1]  (
	.A(irq_buf[1]),
	.B(N_1015),
	.C(N_977),
	.Y(cause_33_m9_1[1])
);
defparam \trap_ctrl.cause_33_m9_1[1] .INIT=8'h0E;
// @27:553
  CFG4 \execute_engine.state_RNO_5[12]  (
	.A(N_135),
	.B(N_576_i),
	.C(state_Z[7]),
	.D(state_0),
	.Y(state_ns_0_1[0])
);
defparam \execute_engine.state_RNO_5[12] .INIT=16'hFFEA;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_2_3  (
	.A(N_1957),
	.B(N_1789),
	.C(N_2407),
	.D(alu_op4_i_0_0_a2_2_3_2),
	.Y(alu_op4_i_0_0_a2_2_3)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_2_3 .INIT=16'hF800;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2[7]  (
	.A(N_1786),
	.B(rdata_6_0_0_a2_2[7]),
	.C(rdata_6_0_0_a2_3[7]),
	.Y(N_2194)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2[7] .INIT=8'h80;
// @27:1552
  CFG4 \csr.mie_mei_1_sqmuxa_0_a2_3_a2_1  (
	.A(xcsr_addr_4),
	.B(ir[29]),
	.C(N_1787),
	.D(we),
	.Y(N_2456)
);
defparam \csr.mie_mei_1_sqmuxa_0_a2_3_a2_1 .INIT=16'h4000;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_19  (
	.A(rs1_zero),
	.B(N_1017),
	.C(xcsr_addr_10),
	.D(ir_funct3_i[1]),
	.Y(N_2451)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_19 .INIT=16'hA080;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_13[31]  (
	.A(xcsr_addr_1),
	.B(ir[27]),
	.C(N_1789),
	.D(N_1780),
	.Y(N_1811)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_13[31] .INIT=16'h8000;
// @27:1251
  CFG4 \illegal_check.illegal_cmd41_0_a2_2_a2  (
	.A(N_1794),
	.B(xcsr_addr_2),
	.C(illegal_cmd41_0_a2_2_a2_1),
	.D(N_1787),
	.Y(illegal_cmd41)
);
defparam \illegal_check.illegal_cmd41_0_a2_2_a2 .INIT=16'h8000;
// @27:791
  CFG4 \trap_ctrl.instr_be_1_sqmuxa  (
	.A(un3_empty),
	.B(tmp_v),
	.C(state_Z[12]),
	.D(env_pending),
	.Y(instr_be_1_sqmuxa)
);
defparam \trap_ctrl.instr_be_1_sqmuxa .INIT=16'h0010;
// @27:553
  CFG3 \execute_engine.state_RNO[6]  (
	.A(un3_empty),
	.B(N_1100),
	.C(state_Z[12]),
	.Y(state_ns[6])
);
defparam \execute_engine.state_RNO[6] .INIT=8'h40;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_9[30]  (
	.A(rdata_6_0_0_a2_11_0[4]),
	.B(N_1792),
	.Y(N_2419)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_9[30] .INIT=4'h8;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_11[4]  (
	.A(rdata_6_0_0_a2_11_0[4]),
	.B(xcsr_addr_1),
	.C(N_1789),
	.Y(N_2455)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_11[4] .INIT=8'h80;
// @27:515
  CFG4 \imm_gen.imm_o_6[26]  (
	.A(ir[4]),
	.B(ir[26]),
	.C(imm_o_6_sn_N_13_mux),
	.D(ir[31]),
	.Y(imm_o_6[26])
);
defparam \imm_gen.imm_o_6[26] .INIT=16'h8F80;
// @27:515
  CFG4 \imm_gen.imm_o_6[22]  (
	.A(ir[31]),
	.B(imm_o_6_sn_N_13_mux),
	.C(ir[4]),
	.D(xcsr_addr_2),
	.Y(imm_o_6[22])
);
defparam \imm_gen.imm_o_6[22] .INIT=16'hE222;
// @27:515
  CFG4 \imm_gen.imm_o_6[21]  (
	.A(ir[31]),
	.B(imm_o_6_sn_N_13_mux),
	.C(ir[4]),
	.D(xcsr_addr_1),
	.Y(imm_o_6[21])
);
defparam \imm_gen.imm_o_6[21] .INIT=16'hE222;
// @27:515
  CFG4 \imm_gen.imm_o_6[20]  (
	.A(ir[31]),
	.B(imm_o_6_sn_N_13_mux),
	.C(xcsr_addr_0),
	.D(ir[4]),
	.Y(imm_o_6[20])
);
defparam \imm_gen.imm_o_6[20] .INIT=16'hE222;
// @27:515
  CFG4 \imm_gen.imm_o_6[24]  (
	.A(ir[31]),
	.B(imm_o_6_sn_N_13_mux),
	.C(xcsr_addr_4),
	.D(ir[4]),
	.Y(imm_o_6[24])
);
defparam \imm_gen.imm_o_6[24] .INIT=16'hE222;
// @27:787
  CFG4 \ctrl_nxt.alu_op_0_0[1]  (
	.A(ir[2]),
	.B(state_Z[5]),
	.C(N_1977),
	.D(N_313),
	.Y(alu_op_0[1])
);
defparam \ctrl_nxt.alu_op_0_0[1] .INIT=16'hCDCC;
// @27:515
  CFG4 \imm_gen.imm_o_6[27]  (
	.A(ir[4]),
	.B(ir[27]),
	.C(ir[31]),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6[27])
);
defparam \imm_gen.imm_o_6[27] .INIT=16'h88F0;
// @27:1006
  CFG2 \ctrl_o.rf_wb_en  (
	.A(tmp_v),
	.B(rf_wb_en),
	.Y(rf_wb_en_0)
);
defparam \ctrl_o.rf_wb_en .INIT=4'h4;
// @27:553
  CFG3 \execute_engine.state_RNO[7]  (
	.A(N_576_i),
	.B(N_641),
	.C(state_Z[7]),
	.Y(state_ns[5])
);
defparam \execute_engine.state_RNO[7] .INIT=8'hDC;
// @27:1314
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13_0_0[3]  (
	.A(exc_buf_13_0_0_a2_0_2[3]),
	.B(N_1848),
	.C(exc_buf[3]),
	.D(cpu_trap),
	.Y(exc_buf_13[3])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13_0_0[3] .INIT=16'h22F2;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_21[31]  (
	.A(N_1788),
	.B(ir[26]),
	.Y(N_1790)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_21[31] .INIT=4'h8;
// @27:1257
  CFG3 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_11  (
	.A(N_1787),
	.B(ir[29]),
	.C(N_1784),
	.Y(N_2396)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_11 .INIT=8'h80;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7_0_m2_0_m2[2]  (
	.A(cause[2]),
	.B(we),
	.C(N_411_i_0),
	.Y(mcause_7[2])
);
defparam \csr_write_access.csr.mcause_7_0_m2_0_m2[2] .INIT=8'hE2;
// @27:515
  CFG4 \imm_gen.imm_o_6[28]  (
	.A(ir[4]),
	.B(ir[28]),
	.C(imm_o_6_sn_N_13_mux),
	.D(ir[31]),
	.Y(imm_o_6[28])
);
defparam \imm_gen.imm_o_6[28] .INIT=16'h8F80;
// @27:553
  CFG2 \ctrl.alu_cp_trig_RNO[0]  (
	.A(N_349),
	.B(N_1123),
	.Y(N_1882_i)
);
defparam \ctrl.alu_cp_trig_RNO[0] .INIT=4'h1;
// @27:320
  CFG2 \fetch_engine.state_RNO[0]  (
	.A(state_ns[1]),
	.B(N_130),
	.Y(N_987_i)
);
defparam \fetch_engine.state_RNO[0] .INIT=4'h1;
// @27:553
  CFG4 \execute_engine.state_RNO[1]  (
	.A(state_ns_i_0_0_0[11]),
	.B(N_1023_2),
	.C(ir[3]),
	.D(ir[2]),
	.Y(N_1023_i)
);
defparam \execute_engine.state_RNO[1] .INIT=16'h1001;
// @27:553
  CFG4 \ctrl.alu_op_RNO[2]  (
	.A(ir[5]),
	.B(ir[2]),
	.C(N_1977),
	.D(N_1767),
	.Y(N_1109_i)
);
defparam \ctrl.alu_op_RNO[2] .INIT=16'h000B;
// @27:553
  CFG4 \ctrl.alu_op_RNO[0]  (
	.A(ir[5]),
	.B(ir[2]),
	.C(N_1977),
	.D(N_1765),
	.Y(N_1106_i)
);
defparam \ctrl.alu_op_RNO[0] .INIT=16'h0007;
// @27:511
  CFG4 \imm_o_RNO[31]  (
	.A(ir[31]),
	.B(ir[2]),
	.C(N_1391_1),
	.D(ir_RNIVOTE[3]),
	.Y(N_155_i)
);
defparam \imm_o_RNO[31] .INIT=16'h2AAA;
// @27:1387
  CFG4 \trap_ctrl.cause_RNO[2]  (
	.A(N_1015),
	.B(irq_buf[1]),
	.C(cause_33_sm9),
	.D(N_977),
	.Y(N_1887_i)
);
defparam \trap_ctrl.cause_RNO[2] .INIT=16'h0F04;
// @27:787
  CFG3 \execute_engine.state_RNIR6O51[2]  (
	.A(state_Z[2]),
	.B(N_2423),
	.C(N_1848),
	.Y(N_323_i)
);
defparam \execute_engine.state_RNIR6O51[2] .INIT=8'hA2;
// @27:787
  CFG2 \ctrl_nxt.rf_wb_en_iv_i_a2_i_1_RNO_0  (
	.A(N_349),
	.B(N_1123),
	.Y(N_1883_i)
);
defparam \ctrl_nxt.rf_wb_en_iv_i_a2_i_1_RNO_0 .INIT=4'h2;
// @27:515
  CFG4 \imm_gen.imm_o_6_1[13]  (
	.A(ir_funct3_i[1]),
	.B(ir[31]),
	.C(imm_o_6_sn_N_13_mux),
	.D(alu_opb_mux2_0_0_a2_1),
	.Y(imm_o_6_1[13])
);
defparam \imm_gen.imm_o_6_1[13] .INIT=16'h0A0C;
// @27:515
  CFG4 \imm_gen.imm_o_6_1[14]  (
	.A(ir_funct3_0),
	.B(ir[31]),
	.C(imm_o_6_sn_N_13_mux),
	.D(alu_opb_mux2_0_0_a2_1),
	.Y(imm_o_6_1[14])
);
defparam \imm_gen.imm_o_6_1[14] .INIT=16'h0A0C;
// @27:515
  CFG4 \imm_gen.imm_o_6_1[12]  (
	.A(ir_funct3_i[0]),
	.B(ir[31]),
	.C(imm_o_6_sn_N_13_mux),
	.D(alu_opb_mux2_0_0_a2_1),
	.Y(imm_o_6_1[12])
);
defparam \imm_gen.imm_o_6_1[12] .INIT=16'h0A0C;
// @27:515
  CFG4 \imm_gen.imm_o_6_1[19]  (
	.A(rf_rs1[4]),
	.B(ir[31]),
	.C(alu_opb_mux2_0_0_a2_1),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6_1[19])
);
defparam \imm_gen.imm_o_6_1[19] .INIT=16'h00AC;
// @27:515
  CFG4 \imm_gen.imm_o_6_1[16]  (
	.A(rf_rs1[1]),
	.B(ir[31]),
	.C(alu_opb_mux2_0_0_a2_1),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6_1[16])
);
defparam \imm_gen.imm_o_6_1[16] .INIT=16'h00AC;
// @27:1591
  CFG3 \csr.mepc_8_1_m2_0[2]  (
	.A(we),
	.B(mepc_8_1_m2_0_0[2]),
	.C(N_411_i_0),
	.Y(mepc_8[2])
);
defparam \csr.mepc_8_1_m2_0[2] .INIT=8'hEC;
// @27:2093
  CFG3 \cnt.lo_0_RNO[31]  (
	.A(we_lo[0]),
	.B(lo_0_s[31]),
	.C(xcsr_wdata_o[31]),
	.Y(lo_0_lm[31])
);
defparam \cnt.lo_0_RNO[31] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[30]  (
	.A(we_lo[0]),
	.B(lo_0_s[30]),
	.C(xcsr_wdata_o[30]),
	.Y(lo_0_lm[30])
);
defparam \cnt.lo_0_RNO[30] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[29]  (
	.A(we_lo[0]),
	.B(lo_0_s[29]),
	.C(xcsr_wdata_o[29]),
	.Y(lo_0_lm[29])
);
defparam \cnt.lo_0_RNO[29] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[28]  (
	.A(we_lo[0]),
	.B(lo_0_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(lo_0_lm[28])
);
defparam \cnt.lo_0_RNO[28] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[26]  (
	.A(we_lo[0]),
	.B(lo_0_s[26]),
	.C(xcsr_wdata_o[26]),
	.Y(lo_0_lm[26])
);
defparam \cnt.lo_0_RNO[26] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[25]  (
	.A(we_lo[0]),
	.B(lo_0_s[25]),
	.C(xcsr_wdata_o[25]),
	.Y(lo_0_lm[25])
);
defparam \cnt.lo_0_RNO[25] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[21]  (
	.A(we_lo[0]),
	.B(lo_0_s[21]),
	.C(xcsr_wdata_o[21]),
	.Y(lo_0_lm[21])
);
defparam \cnt.lo_0_RNO[21] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[20]  (
	.A(we_lo[0]),
	.B(lo_0_s[20]),
	.C(xcsr_wdata_o[20]),
	.Y(lo_0_lm[20])
);
defparam \cnt.lo_0_RNO[20] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[18]  (
	.A(we_lo[0]),
	.B(lo_0_s[18]),
	.C(xcsr_wdata_o[18]),
	.Y(lo_0_lm[18])
);
defparam \cnt.lo_0_RNO[18] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[15]  (
	.A(we_lo[0]),
	.B(lo_0_s[15]),
	.C(xcsr_wdata_o[15]),
	.Y(lo_0_lm[15])
);
defparam \cnt.lo_0_RNO[15] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[13]  (
	.A(we_lo[0]),
	.B(lo_0_s[13]),
	.C(xcsr_wdata_o[13]),
	.Y(lo_0_lm[13])
);
defparam \cnt.lo_0_RNO[13] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[12]  (
	.A(we_lo[0]),
	.B(lo_0_s[12]),
	.C(xcsr_wdata_o[12]),
	.Y(lo_0_lm[12])
);
defparam \cnt.lo_0_RNO[12] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[11]  (
	.A(we_lo[0]),
	.B(lo_0_s[11]),
	.C(xcsr_wdata_o[11]),
	.Y(lo_0_lm[11])
);
defparam \cnt.lo_0_RNO[11] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[8]  (
	.A(we_lo[0]),
	.B(lo_0_s[8]),
	.C(xcsr_wdata_o[8]),
	.Y(lo_0_lm[8])
);
defparam \cnt.lo_0_RNO[8] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[2]  (
	.A(N_411_i_0),
	.B(we_lo[0]),
	.C(lo_0_s[2]),
	.Y(lo_0_lm[2])
);
defparam \cnt.lo_0_RNO[2] .INIT=8'hB8;
// @27:2093
  CFG3 \cnt.lo_0_RNO[0]  (
	.A(we_lo[0]),
	.B(lo_0_s[0]),
	.C(xcsr_wdata_o[0]),
	.Y(lo_0_lm[0])
);
defparam \cnt.lo_0_RNO[0] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[31]  (
	.A(we_lo[2]),
	.B(lo_2_s[31]),
	.C(xcsr_wdata_o[31]),
	.Y(lo_2_lm[31])
);
defparam \cnt.lo_2_RNO[31] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[30]  (
	.A(we_lo[2]),
	.B(lo_2_s[30]),
	.C(xcsr_wdata_o[30]),
	.Y(lo_2_lm[30])
);
defparam \cnt.lo_2_RNO[30] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[29]  (
	.A(we_lo[2]),
	.B(lo_2_s[29]),
	.C(xcsr_wdata_o[29]),
	.Y(lo_2_lm[29])
);
defparam \cnt.lo_2_RNO[29] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[28]  (
	.A(we_lo[2]),
	.B(lo_2_s[28]),
	.C(xcsr_wdata_o[28]),
	.Y(lo_2_lm[28])
);
defparam \cnt.lo_2_RNO[28] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[26]  (
	.A(we_lo[2]),
	.B(lo_2_s[26]),
	.C(xcsr_wdata_o[26]),
	.Y(lo_2_lm[26])
);
defparam \cnt.lo_2_RNO[26] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[25]  (
	.A(we_lo[2]),
	.B(lo_2_s[25]),
	.C(xcsr_wdata_o[25]),
	.Y(lo_2_lm[25])
);
defparam \cnt.lo_2_RNO[25] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[21]  (
	.A(we_lo[2]),
	.B(lo_2_s[21]),
	.C(xcsr_wdata_o[21]),
	.Y(lo_2_lm[21])
);
defparam \cnt.lo_2_RNO[21] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[20]  (
	.A(we_lo[2]),
	.B(lo_2_s[20]),
	.C(xcsr_wdata_o[20]),
	.Y(lo_2_lm[20])
);
defparam \cnt.lo_2_RNO[20] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[18]  (
	.A(we_lo[2]),
	.B(lo_2_s[18]),
	.C(xcsr_wdata_o[18]),
	.Y(lo_2_lm[18])
);
defparam \cnt.lo_2_RNO[18] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[15]  (
	.A(we_lo[2]),
	.B(lo_2_s[15]),
	.C(xcsr_wdata_o[15]),
	.Y(lo_2_lm[15])
);
defparam \cnt.lo_2_RNO[15] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[13]  (
	.A(we_lo[2]),
	.B(lo_2_s[13]),
	.C(xcsr_wdata_o[13]),
	.Y(lo_2_lm[13])
);
defparam \cnt.lo_2_RNO[13] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[12]  (
	.A(we_lo[2]),
	.B(lo_2_s[12]),
	.C(xcsr_wdata_o[12]),
	.Y(lo_2_lm[12])
);
defparam \cnt.lo_2_RNO[12] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[11]  (
	.A(we_lo[2]),
	.B(lo_2_s[11]),
	.C(xcsr_wdata_o[11]),
	.Y(lo_2_lm[11])
);
defparam \cnt.lo_2_RNO[11] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[8]  (
	.A(we_lo[2]),
	.B(lo_2_s[8]),
	.C(xcsr_wdata_o[8]),
	.Y(lo_2_lm[8])
);
defparam \cnt.lo_2_RNO[8] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[2]  (
	.A(N_411_i_0),
	.B(we_lo[2]),
	.C(lo_2_s[2]),
	.Y(lo_2_lm[2])
);
defparam \cnt.lo_2_RNO[2] .INIT=8'hB8;
// @27:2093
  CFG3 \cnt.lo_2_RNO[0]  (
	.A(we_lo[2]),
	.B(lo_2_s[0]),
	.C(xcsr_wdata_o[0]),
	.Y(lo_2_lm[0])
);
defparam \cnt.lo_2_RNO[0] .INIT=8'hE4;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7_0_m2_0_m2[0]  (
	.A(we),
	.B(xcsr_wdata_o[0]),
	.C(cause[0]),
	.Y(mcause_7[0])
);
defparam \csr_write_access.csr.mcause_7_0_m2_0_m2[0] .INIT=8'hD8;
// @27:511
  CFG4 \imm_o_RNO[4]  (
	.A(imm_o58_3),
	.B(imm_o_6_sn_N_13_mux),
	.C(rf_rd[4]),
	.D(xcsr_addr_4),
	.Y(N_1893_i)
);
defparam \imm_o_RNO[4] .INIT=16'h3120;
// @27:511
  CFG4 \imm_o_RNO[2]  (
	.A(imm_o58_3),
	.B(imm_o_6_sn_N_13_mux),
	.C(rf_rd[2]),
	.D(xcsr_addr_2),
	.Y(N_1894_i)
);
defparam \imm_o_RNO[2] .INIT=16'h3120;
// @27:1532
  CFG4 \xcsr_wdata_o[7]  (
	.A(csr_rdata[7]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[7]),
	.Y(xcsr_wdata_o_Z[7])
);
defparam \xcsr_wdata_o[7] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[22]  (
	.A(csr_rdata[22]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[22]),
	.Y(xcsr_wdata_o_Z[22])
);
defparam \xcsr_wdata_o[22] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[9]  (
	.A(csr_rdata[9]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[9]),
	.Y(xcsr_wdata_o_Z[9])
);
defparam \xcsr_wdata_o[9] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[24]  (
	.A(csr_rdata[24]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[24]),
	.Y(xcsr_wdata_o_Z[24])
);
defparam \xcsr_wdata_o[24] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[10]  (
	.A(csr_rdata[10]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[10]),
	.Y(xcsr_wdata_o_Z[10])
);
defparam \xcsr_wdata_o[10] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[16]  (
	.A(csr_rdata[16]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[16]),
	.Y(xcsr_wdata_o_Z[16])
);
defparam \xcsr_wdata_o[16] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[17]  (
	.A(csr_rdata[17]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[17]),
	.Y(xcsr_wdata_o_Z[17])
);
defparam \xcsr_wdata_o[17] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[23]  (
	.A(csr_rdata[23]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[23]),
	.Y(xcsr_wdata_o_Z[23])
);
defparam \xcsr_wdata_o[23] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[14]  (
	.A(csr_rdata[14]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[14]),
	.Y(xcsr_wdata_o_Z[14])
);
defparam \xcsr_wdata_o[14] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[6]  (
	.A(csr_rdata[6]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[6]),
	.Y(xcsr_wdata_o_Z[6])
);
defparam \xcsr_wdata_o[6] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[19]  (
	.A(csr_rdata[19]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[19]),
	.Y(xcsr_wdata_o_Z[19])
);
defparam \xcsr_wdata_o[19] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[5]  (
	.A(csr_rdata[5]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[5]),
	.Y(xcsr_wdata_o_Z[5])
);
defparam \xcsr_wdata_o[5] .INIT=16'h3FA0;
// @27:1166
  CFG4 \illegal_cmd.m21_2_0  (
	.A(ir[6]),
	.B(N_9),
	.C(N_2462),
	.D(N_1881_i),
	.Y(N_22_2)
);
defparam \illegal_cmd.m21_2_0 .INIT=16'h80A2;
// @27:1532
  CFG4 \xcsr_wdata_o[27]  (
	.A(csr_rdata[27]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[27]),
	.Y(xcsr_wdata_o_Z[27])
);
defparam \xcsr_wdata_o[27] .INIT=16'h3FA0;
// @27:553
  CFG4 \execute_engine.state_RNO_4[12]  (
	.A(un3_empty),
	.B(state_Z[12]),
	.C(N_1100),
	.D(state_ns_0_1[0]),
	.Y(state_ns_0_2[0])
);
defparam \execute_engine.state_RNO_4[12] .INIT=16'hFF80;
// @27:1552
  CFG4 \csr.mtvec_1_sqmuxa_0_a2_1_a2  (
	.A(N_2415),
	.B(mtvec_1_sqmuxa_2),
	.C(N_1794),
	.D(N_2456),
	.Y(mtvec_1_sqmuxa)
);
defparam \csr.mtvec_1_sqmuxa_0_a2_1_a2 .INIT=16'h8000;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_1  (
	.A(N_1787),
	.B(ir[29]),
	.C(alu_op4_i_0_0_a2_1_0),
	.D(N_2395),
	.Y(N_1301)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2_1 .INIT=16'h8000;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[3]  (
	.A(N_1185),
	.B(next_pc_9_iv_0_0_1[3]),
	.C(alu_add[3]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[3])
);
defparam \execute_engine.next_pc_9_iv_0_0[3] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[2]  (
	.A(N_1190),
	.B(next_pc_9_iv_0_0_1[2]),
	.C(alu_add[2]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[2])
);
defparam \execute_engine.next_pc_9_iv_0_0[2] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[6]  (
	.A(N_1195),
	.B(next_pc_9_iv_0_0_1[6]),
	.C(alu_add[6]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[6])
);
defparam \execute_engine.next_pc_9_iv_0_0[6] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[5]  (
	.A(N_1200),
	.B(next_pc_9_iv_0_0_1[5]),
	.C(alu_add[5]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[5])
);
defparam \execute_engine.next_pc_9_iv_0_0[5] .INIT=16'hFEEE;
// @27:581
  CFG4 \execute_engine.next_pc_9_iv_0_0[4]  (
	.A(N_1205),
	.B(next_pc_9_iv_0_0_1[4]),
	.C(alu_add[4]),
	.D(next_pc_0_sqmuxa),
	.Y(next_pc_9[4])
);
defparam \execute_engine.next_pc_9_iv_0_0[4] .INIT=16'hFEEE;
// @27:1552
  CFG4 \csr.mie_mei_1_sqmuxa_0_a2_3_a2  (
	.A(N_2415),
	.B(mtvec_1_sqmuxa_2),
	.C(N_1957),
	.D(N_2456),
	.Y(mie_mei_1_sqmuxa)
);
defparam \csr.mie_mei_1_sqmuxa_0_a2_3_a2 .INIT=16'h0800;
// @27:1249
  CFG4 \illegal_check.illegal_cmd39_0_a2_3_a2  (
	.A(xcsr_addr_0),
	.B(xcsr_addr_1),
	.C(N_1789),
	.D(N_2396),
	.Y(illegal_cmd39)
);
defparam \illegal_check.illegal_cmd39_0_a2_3_a2 .INIT=16'h4000;
// @27:1591
  CFG3 \csr.mepc_8_1_0[15]  (
	.A(mepc_8_1_0_0[15]),
	.B(xcsr_wdata_o[15]),
	.C(we),
	.Y(mepc_8[15])
);
defparam \csr.mepc_8_1_0[15] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[20]  (
	.A(mepc_8_1_0_0[20]),
	.B(xcsr_wdata_o[20]),
	.C(we),
	.Y(mepc_8[20])
);
defparam \csr.mepc_8_1_0[20] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[25]  (
	.A(mepc_8_1_0_0[25]),
	.B(xcsr_wdata_o[25]),
	.C(we),
	.Y(mepc_8[25])
);
defparam \csr.mepc_8_1_0[25] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[28]  (
	.A(mepc_8_1_0_0[28]),
	.B(xcsr_wdata_o[28]),
	.C(we),
	.Y(mepc_8[28])
);
defparam \csr.mepc_8_1_0[28] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[29]  (
	.A(mepc_8_1_0_0[29]),
	.B(xcsr_wdata_o[29]),
	.C(we),
	.Y(mepc_8[29])
);
defparam \csr.mepc_8_1_0[29] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[30]  (
	.A(mepc_8_1_0_0[30]),
	.B(xcsr_wdata_o[30]),
	.C(we),
	.Y(mepc_8[30])
);
defparam \csr.mepc_8_1_0[30] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8_1_0[31]  (
	.A(mepc_8_1_0_0[31]),
	.B(xcsr_wdata_o[31]),
	.C(we),
	.Y(mepc_8[31])
);
defparam \csr.mepc_8_1_0[31] .INIT=8'hEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_4[11]  (
	.A(mie_mei),
	.B(N_1795),
	.C(N_1957),
	.D(N_1788),
	.Y(N_2162)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_4[11] .INIT=16'h0800;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_12[31]  (
	.A(xcsr_addr_3),
	.B(xcsr_addr_2),
	.C(N_1803),
	.D(N_1790),
	.Y(N_1810)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_12[31] .INIT=16'h2000;
// @27:787
  CFG4 \ctrl_nxt.rf_wb_en_iv_i_a2_i  (
	.A(rf_wb_en_iv_i_a2_i_1),
	.B(rf_wb_en_0_sqmuxa),
	.C(N_1886_i),
	.D(N_323_i),
	.Y(N_44)
);
defparam \ctrl_nxt.rf_wb_en_iv_i_a2_i .INIT=16'hFFFE;
// @27:773
  CFG4 \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0  (
	.A(N_1985),
	.B(alu_opb_mux2_2),
	.C(ir[6]),
	.D(alu_opb_mux2_0_0_0),
	.Y(alu_opb_mux2)
);
defparam \execute_engine_fsm_comb.ctrl_nxt.alu_opb_mux2_0_0 .INIT=16'hFFCE;
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_2_RNO  (
	.A(N_1957),
	.B(N_1782),
	.C(alu_op4_i_0_0_a2_2_3),
	.D(alu_op4_i_0_0_a2_3_5_4),
	.Y(N_1945_tz)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_2_RNO .INIT=16'hF4F0;
// @27:1166
  CFG4 \illegal_cmd.m30  (
	.A(N_28),
	.B(N_25),
	.C(ir[3]),
	.D(m29_0),
	.Y(N_31)
);
defparam \illegal_cmd.m30 .INIT=16'h5C0C;
// @27:1324
  CFG3 \exception_buffer.trap_ctrl.exc_buf_13[4]  (
	.A(ebreak_0_sqmuxa_1),
	.B(exc_buf[4]),
	.C(cpu_trap),
	.Y(exc_buf_13[4])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[4] .INIT=8'h0E;
// @27:553
  CFG3 \execute_engine.state_RNO[0]  (
	.A(N_2376),
	.B(state_0_Z[0]),
	.C(lsu_mo_we),
	.Y(state_ns[12])
);
defparam \execute_engine.state_RNO[0] .INIT=8'hF8;
// @27:553
  CFG4 \execute_engine.state_RNO[11]  (
	.A(env_pending),
	.B(state_Z[12]),
	.C(N_1100),
	.D(state_Z[11]),
	.Y(N_158)
);
defparam \execute_engine.state_RNO[11] .INIT=16'h550C;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_11[30]  (
	.A(N_1788),
	.B(N_1794),
	.C(N_1782),
	.Y(N_2461)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_11[30] .INIT=8'h80;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_10[30]  (
	.A(N_1795),
	.B(N_1794),
	.C(N_1788),
	.Y(N_2460)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[30] .INIT=8'h80;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_3_1[12]  (
	.A(N_1788),
	.B(N_1782),
	.C(N_1957),
	.Y(N_2152_1)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3_1[12] .INIT=8'h08;
// @27:1552
  CFG2 \csr.mcountinhibit_1_sqmuxa_0_a2_3_a2  (
	.A(N_2457),
	.B(N_2456),
	.Y(mcountinhibit_1_sqmuxa)
);
defparam \csr.mcountinhibit_1_sqmuxa_0_a2_3_a2 .INIT=4'h8;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_10[19]  (
	.A(N_2415),
	.B(N_1957),
	.C(N_1790),
	.Y(N_2459)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[19] .INIT=8'h20;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7_0_0[5]  (
	.A(we),
	.B(xcsr_wdata_o[31]),
	.C(cause[6]),
	.Y(mcause_7[5])
);
defparam \csr_write_access.csr.mcause_7_0_0[5] .INIT=8'hD8;
// @27:553
  CFG4 \ctrl.alu_sub_RNO  (
	.A(N_1123),
	.B(N_349),
	.C(ir_funct3_0),
	.D(N_1306),
	.Y(N_1884_i)
);
defparam \ctrl.alu_sub_RNO .INIT=16'h0004;
// @27:1387
  CFG3 \trap_ctrl.cause_RNO[6]  (
	.A(tmp_v),
	.B(irq_buf[1]),
	.C(N_1015),
	.Y(N_1879_i)
);
defparam \trap_ctrl.cause_RNO[6] .INIT=8'h54;
// @27:1387
  CFG2 \trap_ctrl.cause_RNO[4]  (
	.A(tmp_v),
	.B(N_1015),
	.Y(N_1880_i)
);
defparam \trap_ctrl.cause_RNO[4] .INIT=4'h4;
// @27:787
  CFG3 \ctrl_nxt.rf_wb_en_iv_i_a2_i_RNO  (
	.A(state_0_Z[0]),
	.B(ir[5]),
	.C(N_2376),
	.Y(N_1886_i)
);
defparam \ctrl_nxt.rf_wb_en_iv_i_a2_i_RNO .INIT=8'h02;
// @31:159
  CFG4 \cnt.ovf_0_RNI71S01[0]  (
	.A(ovf_0[0]),
	.B(ir[27]),
	.C(N_1957),
	.D(we_hi_2[0]),
	.Y(hi_0e)
);
defparam \cnt.ovf_0_RNI71S01[0] .INIT=16'hAEAA;
// @31:159
  CFG4 \cnt.ovf_2_RNI9N771[0]  (
	.A(ovf_2[0]),
	.B(ir[27]),
	.C(N_1803),
	.D(we_hi_2[0]),
	.Y(hi_2e)
);
defparam \cnt.ovf_2_RNI9N771[0] .INIT=16'hEAAA;
// @27:1532
  CFG4 \xcsr_wdata_o[3]  (
	.A(csr_rdata[3]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[3]),
	.Y(xcsr_wdata_o_Z[3])
);
defparam \xcsr_wdata_o[3] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[4]  (
	.A(csr_rdata[4]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[4]),
	.Y(xcsr_wdata_o_Z[4])
);
defparam \xcsr_wdata_o[4] .INIT=16'h3FA0;
// @27:1532
  CFG4 \xcsr_wdata_o[1]  (
	.A(csr_rdata[1]),
	.B(ir_funct3_i[0]),
	.C(ir_funct3_i[1]),
	.D(tmp_v_Z[1]),
	.Y(xcsr_wdata_o_Z[1])
);
defparam \xcsr_wdata_o[1] .INIT=16'h3FA0;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0[30]  (
	.A(ir[4]),
	.B(xcsr_addr_10),
	.C(N_2443),
	.D(imm_o_6_sn_N_13_mux),
	.Y(imm_o_6[30])
);
defparam \imm_gen.imm_o_6_0_0[30] .INIT=16'hF8F0;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0[29]  (
	.A(N_2443),
	.B(imm_o_6_sn_N_13_mux),
	.C(ir[29]),
	.D(ir[4]),
	.Y(imm_o_6[29])
);
defparam \imm_gen.imm_o_6_0_0[29] .INIT=16'hEAAA;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0[25]  (
	.A(N_2443),
	.B(imm_o_6_sn_N_13_mux),
	.C(ir[25]),
	.D(ir[4]),
	.Y(imm_o_6[25])
);
defparam \imm_gen.imm_o_6_0_0[25] .INIT=16'hEAAA;
// @27:515
  CFG4 \imm_gen.imm_o_6_0_0[23]  (
	.A(ir[4]),
	.B(xcsr_addr_3),
	.C(imm_o_6_sn_N_13_mux),
	.D(N_2443),
	.Y(imm_o_6[23])
);
defparam \imm_gen.imm_o_6_0_0[23] .INIT=16'hFF80;
// @27:553
  CFG2 \execute_engine.state_RNO[3]  (
	.A(next_pc_0_sqmuxa),
	.B(state_Z[9]),
	.Y(state_ns[9])
);
defparam \execute_engine.state_RNO[3] .INIT=4'hE;
// @27:553
  CFG4 \execute_engine.state_RNO[2]  (
	.A(N_1389),
	.B(N_1391),
	.C(state_Z[6]),
	.D(N_1079),
	.Y(N_1385_i)
);
defparam \execute_engine.state_RNO[2] .INIT=16'h0010;
// @27:511
  CFG3 \imm_o_RNO[0]  (
	.A(alu_opb_mux2_2),
	.B(imm_o_6_sn_N_13_mux),
	.C(N_1098),
	.Y(N_1895_i)
);
defparam \imm_o_RNO[0] .INIT=8'h10;
// @27:1391
  CFG4 \trap_ctrl.cause_33_1[0]  (
	.A(N_977_1),
	.B(N_1878),
	.C(cause_33_sm9),
	.D(tmp_v),
	.Y(cause_33_1[0])
);
defparam \trap_ctrl.cause_33_1[0] .INIT=16'h0503;
// @27:553
  CFG4 \execute_engine.state_RNO_2[12]  (
	.A(state_ns_0_2[0]),
	.B(ir[2]),
	.C(N_349),
	.D(N_1977),
	.Y(state_ns_0_3[0])
);
defparam \execute_engine.state_RNO_2[12] .INIT=16'hAAFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[7]  (
	.A(hi_0[7]),
	.B(mstatus_mpie),
	.C(N_2428),
	.D(N_1806),
	.Y(rdata_6_0_0_2[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[7] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[7]  (
	.A(hi_2[7]),
	.B(lo_0_Z[7]),
	.C(N_2419),
	.D(N_1811),
	.Y(rdata_6_0_0_1[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[7] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[3]  (
	.A(hi_0[3]),
	.B(hi_2[3]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[3] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[3]  (
	.A(lo_0_Z[3]),
	.B(lo_2_Z[3]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[3] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[31]  (
	.A(hi_0[31]),
	.B(hi_2[31]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[31] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[31]  (
	.A(lo_0_Z[31]),
	.B(lo_2_Z[31]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[31] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[2]  (
	.A(hi_0[2]),
	.B(hi_2[2]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[2] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[2]  (
	.A(lo_0_Z[2]),
	.B(lo_2_Z[2]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[2] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[4]  (
	.A(hi_2[4]),
	.B(lo_2_Z[4]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[4] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[28]  (
	.A(hi_0[28]),
	.B(hi_2[28]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[28] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[28]  (
	.A(lo_0_Z[28]),
	.B(lo_2_Z[28]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[28] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[22]  (
	.A(hi_0[22]),
	.B(hi_2[22]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[22] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[22]  (
	.A(lo_0_Z[22]),
	.B(lo_2_Z[22]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[22] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[16]  (
	.A(hi_0[16]),
	.B(hi_2[16]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[16] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[16]  (
	.A(lo_0_Z[16]),
	.B(lo_2_Z[16]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[16] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[27]  (
	.A(hi_0[27]),
	.B(hi_2[27]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[27] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[27]  (
	.A(lo_0_Z[27]),
	.B(lo_2_Z[27]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[27] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[25]  (
	.A(hi_0[25]),
	.B(hi_2[25]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[25] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[25]  (
	.A(lo_0_Z[25]),
	.B(lo_2_Z[25]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[25] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[21]  (
	.A(hi_0[21]),
	.B(hi_2[21]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[21] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[21]  (
	.A(lo_0_Z[21]),
	.B(lo_2_Z[21]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[21] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[20]  (
	.A(hi_2[20]),
	.B(lo_2_Z[20]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[20] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[26]  (
	.A(hi_0[26]),
	.B(hi_2[26]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[26] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[26]  (
	.A(lo_0_Z[26]),
	.B(lo_2_Z[26]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[26] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[17]  (
	.A(hi_0[17]),
	.B(hi_2[17]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[17] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[17]  (
	.A(lo_0_Z[17]),
	.B(lo_2_Z[17]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[17] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[29]  (
	.A(hi_0[29]),
	.B(hi_2[29]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[29] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[29]  (
	.A(lo_0_Z[29]),
	.B(lo_2_Z[29]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[29] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[18]  (
	.A(hi_0[18]),
	.B(hi_2[18]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[18] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[18]  (
	.A(lo_0_Z[18]),
	.B(lo_2_Z[18]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[18] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[24]  (
	.A(hi_2[24]),
	.B(lo_2_Z[24]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[24] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[19]  (
	.A(hi_0[19]),
	.B(hi_2[19]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[19] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[19]  (
	.A(lo_0_Z[19]),
	.B(lo_2_Z[19]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[19] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[10]  (
	.A(hi_0[10]),
	.B(hi_2[10]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[10] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[10]  (
	.A(lo_0_Z[10]),
	.B(lo_2_Z[10]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[10] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[15]  (
	.A(hi_0[15]),
	.B(hi_2[15]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[15] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[15]  (
	.A(lo_0_Z[15]),
	.B(lo_2_Z[15]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[15] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[0]  (
	.A(rdata_6_0_0_a2_8_1[0]),
	.B(hi_0[0]),
	.C(N_1806),
	.D(N_2457),
	.Y(rdata_6_0_0_2[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[0] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[0]  (
	.A(hi_2[0]),
	.B(lo_2_Z[0]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[0] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[9]  (
	.A(hi_2[9]),
	.B(lo_2_Z[9]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[9] .INIT=16'hEAC0;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_0[9]  (
	.A(N_2419),
	.B(lo_0_Z[9]),
	.C(N_2033),
	.Y(rdata_6_0_0_0[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[9] .INIT=8'hF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[5]  (
	.A(hi_0[5]),
	.B(hi_2[5]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[5] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[5]  (
	.A(lo_0_Z[5]),
	.B(lo_2_Z[5]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[5] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[13]  (
	.A(hi_0[13]),
	.B(hi_2[13]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[13] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[13]  (
	.A(lo_0_Z[13]),
	.B(lo_2_Z[13]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[13] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[1]  (
	.A(hi_2[1]),
	.B(lo_2_Z[1]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[1] .INIT=16'hEAC0;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_0[1]  (
	.A(N_2419),
	.B(lo_0_Z[1]),
	.C(rdata_6_0_0_a2_3_0_RNI7FQ91[7]),
	.Y(rdata_6_0_0_0[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[1] .INIT=8'hF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[14]  (
	.A(hi_0[14]),
	.B(hi_2[14]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[14] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[14]  (
	.A(lo_0_Z[14]),
	.B(lo_2_Z[14]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[14] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[6]  (
	.A(hi_0[6]),
	.B(hi_2[6]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[6] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[6]  (
	.A(lo_0_Z[6]),
	.B(lo_2_Z[6]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[6] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[11]  (
	.A(hi_2[11]),
	.B(lo_2_Z[11]),
	.C(N_2455),
	.D(N_1811),
	.Y(rdata_6_0_0_1[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[11] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[12]  (
	.A(hi_2[12]),
	.B(lo_0_Z[12]),
	.C(N_2419),
	.D(N_1811),
	.Y(rdata_6_0_0_1[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[12] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[23]  (
	.A(hi_0[23]),
	.B(hi_2[23]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[23] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[23]  (
	.A(lo_0_Z[23]),
	.B(lo_2_Z[23]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[23] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[30]  (
	.A(hi_0[30]),
	.B(hi_2[30]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[30] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[30]  (
	.A(lo_0_Z[30]),
	.B(lo_2_Z[30]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[30] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_1[8]  (
	.A(hi_0[8]),
	.B(hi_2[8]),
	.C(N_1811),
	.D(N_1806),
	.Y(rdata_6_0_0_1[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0_1[8] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_0[8]  (
	.A(lo_0_Z[8]),
	.B(lo_2_Z[8]),
	.C(N_2455),
	.D(N_2419),
	.Y(rdata_6_0_0_0[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0_0[8] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_11[31]  (
	.A(xcsr_addr_0),
	.B(xcsr_addr_1),
	.C(N_1782),
	.D(N_1790),
	.Y(N_1809)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_11[31] .INIT=16'h8000;
// @27:1279
  CFG4 \un1_monitor.cnt  (
	.A(ir[1]),
	.B(cnt_Z[9]),
	.C(N_31),
	.D(ir[0]),
	.Y(cnt)
);
defparam \un1_monitor.cnt .INIT=16'hDFFF;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_19[31]  (
	.A(xcsr_addr_2),
	.B(N_1795),
	.C(N_1957),
	.D(N_1788),
	.Y(N_1823)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_19[31] .INIT=16'h0800;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_a2_18[31]  (
	.A(xcsr_addr_2),
	.B(N_1795),
	.C(N_1794),
	.D(N_1788),
	.Y(N_1818)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_18[31] .INIT=16'h8000;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_17[31]  (
	.A(N_1790),
	.B(N_1794),
	.C(N_1782),
	.Y(N_1817)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_17[31] .INIT=8'h80;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_14[31]  (
	.A(N_1790),
	.B(N_1782),
	.C(N_1957),
	.Y(N_1812)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_14[31] .INIT=8'h08;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_3[11]  (
	.A(N_2152_1),
	.B(mscratch[11]),
	.Y(N_2161)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3[11] .INIT=4'h8;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2[30]  (
	.A(ir[26]),
	.B(N_2461),
	.C(mepc[30]),
	.Y(N_1325)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2[30] .INIT=8'hC4;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2[23]  (
	.A(ir[26]),
	.B(N_2461),
	.C(mepc[23]),
	.Y(N_2039)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2[23] .INIT=8'hC4;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_3[9]  (
	.A(N_1810),
	.B(mtinst[9]),
	.Y(N_2180)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3[9] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_3[1]  (
	.A(N_1810),
	.B(mtinst[1]),
	.Y(N_2264)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_3[1] .INIT=4'h8;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_a2_20[31]  (
	.A(N_1790),
	.B(N_1803),
	.C(N_1782),
	.Y(N_1953)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_20[31] .INIT=8'h80;
// @27:1591
  CFG3 \un1_trap_ctrl.env_enter_0_sqmuxa_1_i_0_a2_0  (
	.A(N_2427),
	.B(we),
	.C(N_1782),
	.Y(N_2458)
);
defparam \un1_trap_ctrl.env_enter_0_sqmuxa_1_i_0_a2_0 .INIT=8'h80;
// @27:1591
  CFG4 \un1_csr.mstatus_mie21_i_0_0  (
	.A(N_2395),
	.B(N_2396),
	.C(we),
	.D(N_1987),
	.Y(mstatus_mie21_i_0_0)
);
defparam \un1_csr.mstatus_mie21_i_0_0 .INIT=16'h8F80;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2_3  (
	.A(ir[29]),
	.B(ir[28]),
	.C(N_2451),
	.D(N_2437),
	.Y(N_1983)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_o2_3 .INIT=16'hFF10;
// @27:1552
  CFG4 \csr.we_RNO  (
	.A(rs1_zero),
	.B(exc_buf[1]),
	.C(N_323_i),
	.D(N_349),
	.Y(N_1885_i)
);
defparam \csr.we_RNO .INIT=16'h1030;
// @27:553
  CFG4 \execute_engine.state_RNO[5]  (
	.A(N_1048),
	.B(state_ns_i_0[7]),
	.C(state_Z[5]),
	.D(N_1051),
	.Y(N_1016_i)
);
defparam \execute_engine.state_RNO[5] .INIT=16'h1011;
// @27:2093
  CFG3 \cnt.lo_0_RNO[27]  (
	.A(we_lo[0]),
	.B(lo_0_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(lo_0_lm[27])
);
defparam \cnt.lo_0_RNO[27] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[24]  (
	.A(we_lo[0]),
	.B(lo_0_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(lo_0_lm[24])
);
defparam \cnt.lo_0_RNO[24] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[23]  (
	.A(we_lo[0]),
	.B(lo_0_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(lo_0_lm[23])
);
defparam \cnt.lo_0_RNO[23] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[22]  (
	.A(we_lo[0]),
	.B(lo_0_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(lo_0_lm[22])
);
defparam \cnt.lo_0_RNO[22] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[19]  (
	.A(we_lo[0]),
	.B(lo_0_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(lo_0_lm[19])
);
defparam \cnt.lo_0_RNO[19] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[17]  (
	.A(we_lo[0]),
	.B(lo_0_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(lo_0_lm[17])
);
defparam \cnt.lo_0_RNO[17] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[16]  (
	.A(we_lo[0]),
	.B(lo_0_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(lo_0_lm[16])
);
defparam \cnt.lo_0_RNO[16] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[14]  (
	.A(we_lo[0]),
	.B(lo_0_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(lo_0_lm[14])
);
defparam \cnt.lo_0_RNO[14] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[10]  (
	.A(we_lo[0]),
	.B(lo_0_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(lo_0_lm[10])
);
defparam \cnt.lo_0_RNO[10] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[9]  (
	.A(we_lo[0]),
	.B(lo_0_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(lo_0_lm[9])
);
defparam \cnt.lo_0_RNO[9] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[7]  (
	.A(we_lo[0]),
	.B(lo_0_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(lo_0_lm[7])
);
defparam \cnt.lo_0_RNO[7] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[6]  (
	.A(we_lo[0]),
	.B(lo_0_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(lo_0_lm[6])
);
defparam \cnt.lo_0_RNO[6] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[5]  (
	.A(we_lo[0]),
	.B(lo_0_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(lo_0_lm[5])
);
defparam \cnt.lo_0_RNO[5] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[27]  (
	.A(we_lo[2]),
	.B(lo_2_s[27]),
	.C(xcsr_wdata_o_Z[27]),
	.Y(lo_2_lm[27])
);
defparam \cnt.lo_2_RNO[27] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[24]  (
	.A(we_lo[2]),
	.B(lo_2_s[24]),
	.C(xcsr_wdata_o_Z[24]),
	.Y(lo_2_lm[24])
);
defparam \cnt.lo_2_RNO[24] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[23]  (
	.A(we_lo[2]),
	.B(lo_2_s[23]),
	.C(xcsr_wdata_o_Z[23]),
	.Y(lo_2_lm[23])
);
defparam \cnt.lo_2_RNO[23] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[22]  (
	.A(we_lo[2]),
	.B(lo_2_s[22]),
	.C(xcsr_wdata_o_Z[22]),
	.Y(lo_2_lm[22])
);
defparam \cnt.lo_2_RNO[22] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[19]  (
	.A(we_lo[2]),
	.B(lo_2_s[19]),
	.C(xcsr_wdata_o_Z[19]),
	.Y(lo_2_lm[19])
);
defparam \cnt.lo_2_RNO[19] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[17]  (
	.A(we_lo[2]),
	.B(lo_2_s[17]),
	.C(xcsr_wdata_o_Z[17]),
	.Y(lo_2_lm[17])
);
defparam \cnt.lo_2_RNO[17] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[16]  (
	.A(we_lo[2]),
	.B(lo_2_s[16]),
	.C(xcsr_wdata_o_Z[16]),
	.Y(lo_2_lm[16])
);
defparam \cnt.lo_2_RNO[16] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[14]  (
	.A(we_lo[2]),
	.B(lo_2_s[14]),
	.C(xcsr_wdata_o_Z[14]),
	.Y(lo_2_lm[14])
);
defparam \cnt.lo_2_RNO[14] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[10]  (
	.A(we_lo[2]),
	.B(lo_2_s[10]),
	.C(xcsr_wdata_o_Z[10]),
	.Y(lo_2_lm[10])
);
defparam \cnt.lo_2_RNO[10] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[9]  (
	.A(we_lo[2]),
	.B(lo_2_s[9]),
	.C(xcsr_wdata_o_Z[9]),
	.Y(lo_2_lm[9])
);
defparam \cnt.lo_2_RNO[9] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[7]  (
	.A(we_lo[2]),
	.B(lo_2_s[7]),
	.C(xcsr_wdata_o_Z[7]),
	.Y(lo_2_lm[7])
);
defparam \cnt.lo_2_RNO[7] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[6]  (
	.A(we_lo[2]),
	.B(lo_2_s[6]),
	.C(xcsr_wdata_o_Z[6]),
	.Y(lo_2_lm[6])
);
defparam \cnt.lo_2_RNO[6] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[5]  (
	.A(we_lo[2]),
	.B(lo_2_s[5]),
	.C(xcsr_wdata_o_Z[5]),
	.Y(lo_2_lm[5])
);
defparam \cnt.lo_2_RNO[5] .INIT=8'hE4;
// @27:1391
  CFG4 \trap_ctrl.cause_33[1]  (
	.A(cause_33_m9_2[1]),
	.B(N_1896),
	.C(cause_33_m9_1[1]),
	.D(cause_33_sm9),
	.Y(cause_33[1])
);
defparam \trap_ctrl.cause_33[1] .INIT=16'h33FA;
// @27:1616
  CFG2 \csr_write_access.csr.mtvec_7_i_0_a2[3]  (
	.A(xcsr_wdata_o[0]),
	.B(xcsr_wdata_o_Z[1]),
	.Y(mtvec3)
);
defparam \csr_write_access.csr.mtvec_7_i_0_a2[3] .INIT=4'h2;
// @27:1438
  CFG4 \trap_ctrl.env_pending_RNO  (
	.A(env_pending),
	.B(state_Z[11]),
	.C(irq_fire_2),
	.D(tmp_v),
	.Y(env_pending3_i[0])
);
defparam \trap_ctrl.env_pending_RNO .INIT=16'h7772;
// @27:553
  CFG4 \execute_engine_fsm_sync.un1_execute_engine.state_0_a2_RNILOD01  (
	.A(exc_buf[1]),
	.B(state_Z[4]),
	.C(state),
	.D(N_1847),
	.Y(state_4_i)
);
defparam \execute_engine_fsm_sync.un1_execute_engine.state_0_a2_RNILOD01 .INIT=16'h0703;
// @27:1292
  CFG4 \trap_ctrl.exc_buf_RNO[2]  (
	.A(cpu_trap),
	.B(exc_buf[2]),
	.C(instr_ma_0),
	.D(N_1847),
	.Y(N_1956_i)
);
defparam \trap_ctrl.exc_buf_RNO[2] .INIT=16'h5444;
// @27:511
  CFG4 \imm_o_RNO[11]  (
	.A(ir[31]),
	.B(N_2014),
	.C(imm_o_6_i_0_0[11]),
	.D(alu_opb_mux2_2),
	.Y(N_1888_i)
);
defparam \imm_o_RNO[11] .INIT=16'h0302;
// @27:1591
  CFG3 \csr.mepc_8[13]  (
	.A(mepc_8_1[13]),
	.B(xcsr_wdata_o[13]),
	.C(we),
	.Y(mepc_8[13])
);
defparam \csr.mepc_8[13] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[8]  (
	.A(mepc_8_1[8]),
	.B(xcsr_wdata_o[8]),
	.C(we),
	.Y(mepc_8[8])
);
defparam \csr.mepc_8[8] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[11]  (
	.A(mepc_8_1[11]),
	.B(xcsr_wdata_o[11]),
	.C(we),
	.Y(mepc_8[11])
);
defparam \csr.mepc_8[11] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[18]  (
	.A(mepc_8_1[18]),
	.B(xcsr_wdata_o[18]),
	.C(we),
	.Y(mepc_8[18])
);
defparam \csr.mepc_8[18] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[26]  (
	.A(mepc_8_1[26]),
	.B(xcsr_wdata_o[26]),
	.C(we),
	.Y(mepc_8[26])
);
defparam \csr.mepc_8[26] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[21]  (
	.A(mepc_8_1[21]),
	.B(xcsr_wdata_o[21]),
	.C(we),
	.Y(mepc_8[21])
);
defparam \csr.mepc_8[21] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[12]  (
	.A(mepc_8_1[12]),
	.B(xcsr_wdata_o[12]),
	.C(we),
	.Y(mepc_8[12])
);
defparam \csr.mepc_8[12] .INIT=8'hEA;
// @27:553
  CFG4 \execute_engine.state_RNO_0[12]  (
	.A(state_ns_0_3[0]),
	.B(N_1856),
	.C(state_Z[2]),
	.D(rf_wb_en_0_sqmuxa),
	.Y(state_ns_0_5[0])
);
defparam \execute_engine.state_RNO_0[12] .INIT=16'hFFEA;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[7]  (
	.A(irq_pnd[1]),
	.B(rdata_6_0_0_2[7]),
	.C(N_2459),
	.Y(rdata_6_0_0_4[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[7] .INIT=8'hEC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[7]  (
	.A(N_2194),
	.B(lo_2_Z[7]),
	.C(rdata_6_0_0_1[7]),
	.D(N_2455),
	.Y(rdata_6_0_0_3[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[7] .INIT=16'hFEFA;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_2[3]  (
	.A(N_2428),
	.B(rdata_6_0_0_0[3]),
	.C(mstatus_mie),
	.Y(rdata_6_0_0_2[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[3] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_2[2]  (
	.A(rdata_6_0_0_0[2]),
	.B(rdata_6_0_0_a2_9_1[2]),
	.C(N_2457),
	.Y(rdata_6_0_0_2[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[2] .INIT=8'hEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[4]  (
	.A(hi_0[4]),
	.B(N_2226),
	.C(N_2229),
	.D(N_1806),
	.Y(rdata_6_0_0_2[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[4] .INIT=16'hFEFC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[20]  (
	.A(hi_0[20]),
	.B(N_2033),
	.C(N_2072),
	.D(N_1806),
	.Y(rdata_6_0_0_2[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[20] .INIT=16'hFEFC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[18]  (
	.A(irq_pnd[5]),
	.B(mtinst[18]),
	.C(N_1810),
	.D(N_2459),
	.Y(rdata_6_0_0_3[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[18] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_2[24]  (
	.A(N_2033),
	.B(hi_0[24]),
	.C(N_1806),
	.D(N_1390),
	.Y(rdata_6_0_0_2[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_2[24] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[19]  (
	.A(irq_pnd[6]),
	.B(mtinst[19]),
	.C(N_1810),
	.D(N_2459),
	.Y(rdata_6_0_0_3[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[19] .INIT=16'hEAC0;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[0]  (
	.A(rdata_6_0_0_2[0]),
	.B(N_1810),
	.C(mtinst[0]),
	.Y(rdata_6_0_0_4[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[0] .INIT=8'hEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[0]  (
	.A(rdata_6_0_0_a2_3_0_RNI7FQ91[7]),
	.B(lo_0_Z[0]),
	.C(rdata_6_0_0_1[0]),
	.D(N_2419),
	.Y(rdata_6_0_0_3[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[0] .INIT=16'hFEFA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[11]  (
	.A(N_2162),
	.B(hi_0[11]),
	.C(N_2161),
	.D(N_1806),
	.Y(rdata_6_0_0_4[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[11] .INIT=16'hFEFA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[11]  (
	.A(N_2419),
	.B(rdata_6_0_0_1[11]),
	.C(lo_0_Z[11]),
	.D(N_2428),
	.Y(rdata_6_0_0_3[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[11] .INIT=16'hFFEC;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_2  (
	.A(alu_op4_i_0_0_a2_0_0),
	.B(N_1945_tz),
	.C(N_2451),
	.D(N_2427),
	.Y(alu_op4_i_0_0_2)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_2 .INIT=16'hEAC0;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2  (
	.A(N_1789),
	.B(N_1983),
	.C(csr_rdata131_4),
	.D(N_1784),
	.Y(N_1299)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_a2 .INIT=16'h8000;
// @27:2093
  CFG3 \cnt.lo_0_RNO[4]  (
	.A(we_lo[0]),
	.B(lo_0_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(lo_0_lm[4])
);
defparam \cnt.lo_0_RNO[4] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[3]  (
	.A(we_lo[0]),
	.B(lo_0_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(lo_0_lm[3])
);
defparam \cnt.lo_0_RNO[3] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_0_RNO[1]  (
	.A(we_lo[0]),
	.B(lo_0_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(lo_0_lm[1])
);
defparam \cnt.lo_0_RNO[1] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[4]  (
	.A(we_lo[2]),
	.B(lo_2_s[4]),
	.C(xcsr_wdata_o_Z[4]),
	.Y(lo_2_lm[4])
);
defparam \cnt.lo_2_RNO[4] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[3]  (
	.A(we_lo[2]),
	.B(lo_2_s[3]),
	.C(xcsr_wdata_o_Z[3]),
	.Y(lo_2_lm[3])
);
defparam \cnt.lo_2_RNO[3] .INIT=8'hE4;
// @27:2093
  CFG3 \cnt.lo_2_RNO[1]  (
	.A(we_lo[2]),
	.B(lo_2_s[1]),
	.C(xcsr_wdata_o_Z[1]),
	.Y(lo_2_lm[1])
);
defparam \cnt.lo_2_RNO[1] .INIT=8'hE4;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_9[31]  (
	.A(N_1818),
	.B(mtvec[31]),
	.Y(N_1324)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_9[31] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[29]  (
	.A(N_1823),
	.B(mie_firq[13]),
	.Y(N_2028)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[29] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[28]  (
	.A(N_1823),
	.B(mie_firq[12]),
	.Y(N_1353)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[28] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[27]  (
	.A(N_1823),
	.B(mie_firq[11]),
	.Y(N_1363)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[27] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[26]  (
	.A(N_1823),
	.B(mie_firq[10]),
	.Y(N_1373)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[26] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[25]  (
	.A(N_1823),
	.B(mie_firq[9]),
	.Y(N_1383)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[25] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_9[24]  (
	.A(N_1818),
	.B(mtvec[24]),
	.Y(N_2038)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_9[24] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[22]  (
	.A(N_1823),
	.B(mie_firq[6]),
	.Y(N_2057)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[22] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[21]  (
	.A(N_1823),
	.B(mie_firq[5]),
	.Y(N_2067)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[21] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_8[20]  (
	.A(N_1818),
	.B(mtvec[20]),
	.Y(N_2078)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_8[20] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[17]  (
	.A(N_1823),
	.B(mie_firq[1]),
	.Y(N_2109)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[17] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_7[16]  (
	.A(N_1823),
	.B(mie_firq[0]),
	.Y(N_2119)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_7[16] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_10[7]  (
	.A(N_1818),
	.B(mtvec[7]),
	.Y(N_2205)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_10[7] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_9[4]  (
	.A(N_1818),
	.B(mtvec[4]),
	.Y(N_2235)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_9[4] .INIT=4'h8;
// @27:2053
  CFG2 \csr_read_reg.csr.rdata_6_0_0_a2_8[2]  (
	.A(N_1818),
	.B(mtvec[2]),
	.Y(N_2257)
);
defparam \csr_read_reg.csr.rdata_6_0_0_a2_8[2] .INIT=4'h8;
// @27:1552
  CFG2 \csr.mscratch_1_sqmuxa_0_a2_3_a2  (
	.A(N_2458),
	.B(N_1957),
	.Y(mscratch_1_sqmuxa)
);
defparam \csr.mscratch_1_sqmuxa_0_a2_3_a2 .INIT=4'h2;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7_i_m2_i_m2[4]  (
	.A(we),
	.B(xcsr_wdata_o_Z[4]),
	.C(cause[4]),
	.Y(N_1096)
);
defparam \csr_write_access.csr.mcause_7_i_m2_i_m2[4] .INIT=8'hD8;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7_i_m2[1]  (
	.A(we),
	.B(xcsr_wdata_o_Z[1]),
	.C(cause[1]),
	.Y(N_1103)
);
defparam \csr_write_access.csr.mcause_7_i_m2[1] .INIT=8'hD8;
// @27:1591
  CFG3 \csr_write_access.csr.mcause_7[3]  (
	.A(we),
	.B(xcsr_wdata_o_Z[3]),
	.C(cause[3]),
	.Y(mcause_7[3])
);
defparam \csr_write_access.csr.mcause_7[3] .INIT=8'hD8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[7]  (
	.A(mscratch[7]),
	.B(mepc[7]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_8[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[7] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_7[3]  (
	.A(mtval[3]),
	.B(mscratch[3]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_7[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_7[3] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[3]  (
	.A(mtvec[3]),
	.B(mepc[3]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_6[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[3] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[3]  (
	.A(mcause[3]),
	.B(mie_msi),
	.C(N_1953),
	.D(N_1823),
	.Y(rdata_6_0_0_5[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[3] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[31]  (
	.A(mscratch[31]),
	.B(mepc[31]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[31] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[31]  (
	.A(rdata_6_0_0_1[31]),
	.B(mtinst[31]),
	.C(N_1810),
	.D(rdata_6_0_0_0[31]),
	.Y(rdata_6_0_0_3[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[31] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[2]  (
	.A(mscratch[2]),
	.B(mepc[2]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[2] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[4]  (
	.A(mscratch[4]),
	.B(mepc[4]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[4] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[28]  (
	.A(mtval[28]),
	.B(mscratch[28]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[28] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[28]  (
	.A(mtvec[28]),
	.B(mepc[28]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[28] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[28]  (
	.A(rdata_6_0_0_1[28]),
	.B(mtinst[28]),
	.C(N_1810),
	.D(rdata_6_0_0_0[28]),
	.Y(rdata_6_0_0_3[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[28] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[22]  (
	.A(mtval[22]),
	.B(mscratch[22]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[22] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[22]  (
	.A(mtvec[22]),
	.B(mepc[22]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[22] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[22]  (
	.A(rdata_6_0_0_1[22]),
	.B(mtinst[22]),
	.C(N_1810),
	.D(rdata_6_0_0_0[22]),
	.Y(rdata_6_0_0_3[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[22] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[16]  (
	.A(mtval[16]),
	.B(mscratch[16]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[16] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[16]  (
	.A(mtvec[16]),
	.B(mepc[16]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[16] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[16]  (
	.A(rdata_6_0_0_1[16]),
	.B(mtinst[16]),
	.C(N_1810),
	.D(rdata_6_0_0_0[16]),
	.Y(rdata_6_0_0_3[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[16] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[27]  (
	.A(mtval[27]),
	.B(mscratch[27]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[27] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[27]  (
	.A(mtvec[27]),
	.B(mepc[27]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[27] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[27]  (
	.A(rdata_6_0_0_1[27]),
	.B(mtinst[27]),
	.C(N_1810),
	.D(rdata_6_0_0_0[27]),
	.Y(rdata_6_0_0_3[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[27] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[25]  (
	.A(mtval[25]),
	.B(mscratch[25]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[25] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[25]  (
	.A(mtvec[25]),
	.B(mepc[25]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[25] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[25]  (
	.A(rdata_6_0_0_1[25]),
	.B(mtinst[25]),
	.C(N_1810),
	.D(rdata_6_0_0_0[25]),
	.Y(rdata_6_0_0_3[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[25] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[21]  (
	.A(mtval[21]),
	.B(mscratch[21]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[21] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[21]  (
	.A(mtvec[21]),
	.B(mepc[21]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[21] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[21]  (
	.A(rdata_6_0_0_1[21]),
	.B(mtinst[21]),
	.C(N_1810),
	.D(rdata_6_0_0_0[21]),
	.Y(rdata_6_0_0_3[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[21] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[20]  (
	.A(mscratch[20]),
	.B(mepc[20]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[20] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[26]  (
	.A(mtval[26]),
	.B(mscratch[26]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[26] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[26]  (
	.A(mtvec[26]),
	.B(mepc[26]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[26] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[26]  (
	.A(rdata_6_0_0_1[26]),
	.B(mtinst[26]),
	.C(N_1810),
	.D(rdata_6_0_0_0[26]),
	.Y(rdata_6_0_0_3[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[26] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[17]  (
	.A(mtval[17]),
	.B(mscratch[17]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[17] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[17]  (
	.A(mtvec[17]),
	.B(mepc[17]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[17] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[17]  (
	.A(rdata_6_0_0_1[17]),
	.B(mtinst[17]),
	.C(N_1810),
	.D(rdata_6_0_0_0[17]),
	.Y(rdata_6_0_0_3[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[17] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[29]  (
	.A(mtval[29]),
	.B(mscratch[29]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[29] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[29]  (
	.A(mtvec[29]),
	.B(mepc[29]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[29] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[29]  (
	.A(rdata_6_0_0_1[29]),
	.B(mtinst[29]),
	.C(N_1810),
	.D(rdata_6_0_0_0[29]),
	.Y(rdata_6_0_0_3[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[29] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[18]  (
	.A(mscratch[18]),
	.B(mepc[18]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[18] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[18]  (
	.A(mtvec[18]),
	.B(mie_firq[2]),
	.C(N_1823),
	.D(N_1818),
	.Y(rdata_6_0_0_5[18])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[18] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[24]  (
	.A(mscratch[24]),
	.B(mepc[24]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[24] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[19]  (
	.A(mscratch[19]),
	.B(mepc[19]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_6[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[19] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[19]  (
	.A(mtvec[19]),
	.B(mie_firq[3]),
	.C(N_1823),
	.D(N_1818),
	.Y(rdata_6_0_0_5[19])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[19] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[10]  (
	.A(mscratch[10]),
	.B(mepc[10]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[10] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[10]  (
	.A(rdata_6_0_0_1[10]),
	.B(mtinst[10]),
	.C(N_1810),
	.D(rdata_6_0_0_0[10]),
	.Y(rdata_6_0_0_3[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[10] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[15]  (
	.A(mscratch[15]),
	.B(mepc[15]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[15] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[15]  (
	.A(rdata_6_0_0_1[15]),
	.B(mtinst[15]),
	.C(N_1810),
	.D(rdata_6_0_0_0[15]),
	.Y(rdata_6_0_0_3[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[15] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_7[0]  (
	.A(mtval[0]),
	.B(mscratch[0]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_7[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_7[0] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[0]  (
	.A(mcause[0]),
	.B(mtvec[0]),
	.C(N_1818),
	.D(N_1953),
	.Y(rdata_6_0_0_6[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[0] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[9]  (
	.A(mtval[9]),
	.B(mscratch[9]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[9] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[9]  (
	.A(mtvec[9]),
	.B(mepc[9]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_5[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[9] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[9]  (
	.A(N_1806),
	.B(hi_0[9]),
	.C(rdata_6_0_0_1[9]),
	.D(rdata_6_0_0_0[9]),
	.Y(rdata_6_0_0_3[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[9] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[5]  (
	.A(mscratch[5]),
	.B(mepc[5]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[5] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[5]  (
	.A(rdata_6_0_0_1[5]),
	.B(mtinst[5]),
	.C(N_1810),
	.D(rdata_6_0_0_0[5]),
	.Y(rdata_6_0_0_3[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[5] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[13]  (
	.A(mscratch[13]),
	.B(mepc[13]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[13] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[13]  (
	.A(rdata_6_0_0_1[13]),
	.B(mtinst[13]),
	.C(N_1810),
	.D(rdata_6_0_0_0[13]),
	.Y(rdata_6_0_0_3[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[13] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[1]  (
	.A(mtval[1]),
	.B(mscratch[1]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[1] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[1]  (
	.A(mepc[1]),
	.B(mcause[1]),
	.C(N_1817),
	.D(N_1953),
	.Y(rdata_6_0_0_5[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[1] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[1]  (
	.A(N_1806),
	.B(hi_0[1]),
	.C(rdata_6_0_0_1[1]),
	.D(rdata_6_0_0_0[1]),
	.Y(rdata_6_0_0_3[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[1] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[14]  (
	.A(mscratch[14]),
	.B(mepc[14]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[14] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[14]  (
	.A(rdata_6_0_0_1[14]),
	.B(mtinst[14]),
	.C(N_1810),
	.D(rdata_6_0_0_0[14]),
	.Y(rdata_6_0_0_3[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[14] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[6]  (
	.A(mscratch[6]),
	.B(mepc[6]),
	.C(N_1817),
	.D(N_1812),
	.Y(rdata_6_0_0_5[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[6] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_3[6]  (
	.A(rdata_6_0_0_1[6]),
	.B(mtinst[6]),
	.C(N_1810),
	.D(rdata_6_0_0_0[6]),
	.Y(rdata_6_0_0_3[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0_3[6] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_7[11]  (
	.A(mtvec[11]),
	.B(mepc[11]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_7[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0_7[11] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[12]  (
	.A(mtvec[12]),
	.B(mepc[12]),
	.C(N_1818),
	.D(N_1817),
	.Y(rdata_6_0_0_6[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[12] .INIT=16'hECA0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[23]  (
	.A(mscratch[23]),
	.B(mie_firq[7]),
	.C(N_1823),
	.D(N_1812),
	.Y(rdata_6_0_0_6[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[23] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[23]  (
	.A(rdata_6_0_0_1[23]),
	.B(mtinst[23]),
	.C(N_1810),
	.D(rdata_6_0_0_0[23]),
	.Y(rdata_6_0_0_4[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[23] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[30]  (
	.A(mscratch[30]),
	.B(mie_firq[14]),
	.C(N_1823),
	.D(N_1812),
	.Y(rdata_6_0_0_6[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[30] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[30]  (
	.A(rdata_6_0_0_1[30]),
	.B(mtinst[30]),
	.C(N_1810),
	.D(rdata_6_0_0_0[30]),
	.Y(rdata_6_0_0_4[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[30] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[8]  (
	.A(mtval[8]),
	.B(mscratch[8]),
	.C(N_1812),
	.D(N_1809),
	.Y(rdata_6_0_0_6[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[8] .INIT=16'hEAC0;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[8]  (
	.A(rdata_6_0_0_1[8]),
	.B(mtinst[8]),
	.C(N_1810),
	.D(rdata_6_0_0_0[8]),
	.Y(rdata_6_0_0_4[8])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[8] .INIT=16'hFFEA;
// @27:1591
  CFG3 \un1_trap_ctrl.env_enter_0_sqmuxa_1_i_0_0  (
	.A(N_1794),
	.B(N_2458),
	.C(mstatus_mie19),
	.Y(env_enter_0_sqmuxa_1_i_0_0)
);
defparam \un1_trap_ctrl.env_enter_0_sqmuxa_1_i_0_0 .INIT=8'hF8;
// @27:1591
  CFG3 \un1_trap_ctrl.env_enter_0_sqmuxa_2_i_0_0  (
	.A(N_1803),
	.B(N_2458),
	.C(mstatus_mie19),
	.Y(env_enter_0_sqmuxa_2_i_0_0)
);
defparam \un1_trap_ctrl.env_enter_0_sqmuxa_2_i_0_0 .INIT=8'hF8;
// @27:1552
  CFG4 \csr.mstatus_mpie_RNO  (
	.A(we),
	.B(mstatus_mie),
	.C(mstatus_mie19),
	.D(xcsr_wdata_o_Z[7]),
	.Y(N_151_i)
);
defparam \csr.mstatus_mpie_RNO .INIT=16'hCF45;
// @27:1292
  CFG4 \trap_ctrl.exc_buf_RNO[0]  (
	.A(cpu_trap),
	.B(instr_be_1_sqmuxa),
	.C(exc_buf[0]),
	.D(rdata_0[16]),
	.Y(N_267_i)
);
defparam \trap_ctrl.exc_buf_RNO[0] .INIT=16'h5450;
// @27:1552
  CFG4 \csr.mtvec_RNO[2]  (
	.A(N_411_i_0),
	.B(xcsr_wdata_o_Z[1]),
	.C(mtvec_7_i_0_506_tz_0),
	.D(mtvec_7_i_0_506_tz_1),
	.Y(N_202_i)
);
defparam \csr.mtvec_RNO[2] .INIT=16'h888A;
// @27:1591
  CFG3 \csr.mepc_8[9]  (
	.A(mepc_8_1[9]),
	.B(xcsr_wdata_o_Z[9]),
	.C(we),
	.Y(mepc_8[9])
);
defparam \csr.mepc_8[9] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[5]  (
	.A(mepc_8_1[5]),
	.B(xcsr_wdata_o_Z[5]),
	.C(we),
	.Y(mepc_8[5])
);
defparam \csr.mepc_8[5] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[22]  (
	.A(mepc_8_1[22]),
	.B(xcsr_wdata_o_Z[22]),
	.C(we),
	.Y(mepc_8[22])
);
defparam \csr.mepc_8[22] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[7]  (
	.A(mepc_8_1[7]),
	.B(xcsr_wdata_o_Z[7]),
	.C(we),
	.Y(mepc_8[7])
);
defparam \csr.mepc_8[7] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[19]  (
	.A(mepc_8_1[19]),
	.B(xcsr_wdata_o_Z[19]),
	.C(we),
	.Y(mepc_8[19])
);
defparam \csr.mepc_8[19] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[10]  (
	.A(mepc_8_1[10]),
	.B(xcsr_wdata_o_Z[10]),
	.C(we),
	.Y(mepc_8[10])
);
defparam \csr.mepc_8[10] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[24]  (
	.A(mepc_8_1[24]),
	.B(xcsr_wdata_o_Z[24]),
	.C(we),
	.Y(mepc_8[24])
);
defparam \csr.mepc_8[24] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[23]  (
	.A(mepc_8_1[23]),
	.B(xcsr_wdata_o_Z[23]),
	.C(we),
	.Y(mepc_8[23])
);
defparam \csr.mepc_8[23] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[27]  (
	.A(mepc_8_1[27]),
	.B(xcsr_wdata_o_Z[27]),
	.C(we),
	.Y(mepc_8[27])
);
defparam \csr.mepc_8[27] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[6]  (
	.A(mepc_8_1[6]),
	.B(xcsr_wdata_o_Z[6]),
	.C(we),
	.Y(mepc_8[6])
);
defparam \csr.mepc_8[6] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[17]  (
	.A(mepc_8_1[17]),
	.B(xcsr_wdata_o_Z[17]),
	.C(we),
	.Y(mepc_8[17])
);
defparam \csr.mepc_8[17] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[14]  (
	.A(mepc_8_1[14]),
	.B(xcsr_wdata_o_Z[14]),
	.C(we),
	.Y(mepc_8[14])
);
defparam \csr.mepc_8[14] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[16]  (
	.A(mepc_8_1[16]),
	.B(xcsr_wdata_o_Z[16]),
	.C(we),
	.Y(mepc_8[16])
);
defparam \csr.mepc_8[16] .INIT=8'hEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_10[7]  (
	.A(N_1823),
	.B(mie_mti),
	.C(rdata_6_0_0_8[7]),
	.D(N_2205),
	.Y(rdata_6_0_0_10[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_10[7] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[7]  (
	.A(rdata_6_0_0_4[7]),
	.B(mtinst[7]),
	.C(N_1810),
	.D(rdata_6_0_0_3[7]),
	.Y(rdata_6_0_0_6[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[7] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[3]  (
	.A(rdata_6_0_0_2[3]),
	.B(N_1810),
	.C(mtinst[3]),
	.D(rdata_6_0_0_1[3]),
	.Y(rdata_6_0_0_4[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[3] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[31]  (
	.A(N_1324),
	.B(mcause[5]),
	.C(rdata_6_0_0_6[31]),
	.D(N_1953),
	.Y(rdata_6_0_0_8[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[31] .INIT=16'hFEFA;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[31]  (
	.A(N_1823),
	.B(rdata_6_0_0_3[31]),
	.C(mie_firq[15]),
	.Y(rdata_6_0_0_4[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[31] .INIT=8'hEC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[2]  (
	.A(N_1953),
	.B(rdata_6_0_0_6[2]),
	.C(mcause[2]),
	.D(N_2257),
	.Y(rdata_6_0_0_8[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[2] .INIT=16'hFFEC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[2]  (
	.A(rdata_6_0_0_2[2]),
	.B(N_1810),
	.C(mtinst[2]),
	.D(rdata_6_0_0_1[2]),
	.Y(rdata_6_0_0_4[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[2] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[4]  (
	.A(N_1953),
	.B(rdata_6_0_0_6[4]),
	.C(mcause[4]),
	.D(N_2235),
	.Y(rdata_6_0_0_8[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[4] .INIT=16'hFFEC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[4]  (
	.A(rdata_6_0_0_2[4]),
	.B(mtinst[4]),
	.C(N_1810),
	.D(rdata_6_0_0_1[4]),
	.Y(rdata_6_0_0_4[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[4] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[20]  (
	.A(N_1823),
	.B(mie_firq[4]),
	.C(rdata_6_0_0_6[20]),
	.D(N_2078),
	.Y(rdata_6_0_0_8[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[20] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[20]  (
	.A(rdata_6_0_0_2[20]),
	.B(mtinst[20]),
	.C(N_1810),
	.D(rdata_6_0_0_1[20]),
	.Y(rdata_6_0_0_4[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[20] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_8[24]  (
	.A(N_1823),
	.B(mie_firq[8]),
	.C(rdata_6_0_0_6[24]),
	.D(N_2038),
	.Y(rdata_6_0_0_8[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_8[24] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_4[24]  (
	.A(rdata_6_0_0_2[24]),
	.B(mtinst[24]),
	.C(N_1810),
	.D(rdata_6_0_0_1[24]),
	.Y(rdata_6_0_0_4[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[24] .INIT=16'hFFEA;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[10]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[10]),
	.C(mtvec[10]),
	.Y(rdata_6_0_0_4[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[10] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[15]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[15]),
	.C(mtvec[15]),
	.Y(rdata_6_0_0_4[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[15] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[5]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[5]),
	.C(mtvec[5]),
	.Y(rdata_6_0_0_4[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[5] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[13]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[13]),
	.C(mtvec[13]),
	.Y(rdata_6_0_0_4[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[13] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[14]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[14]),
	.C(mtvec[14]),
	.Y(rdata_6_0_0_4[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[14] .INIT=8'hEC;
// @27:2053
  CFG3 \csr_read_reg.csr.rdata_6_0_0_4[6]  (
	.A(N_1818),
	.B(rdata_6_0_0_3[6]),
	.C(mtvec[6]),
	.Y(rdata_6_0_0_4[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0_4[6] .INIT=8'hEC;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_6[11]  (
	.A(rdata_6_0_0_4[11]),
	.B(mtinst[11]),
	.C(N_1810),
	.D(rdata_6_0_0_3[11]),
	.Y(rdata_6_0_0_6[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0_6[11] .INIT=16'hFFEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[12]  (
	.A(N_2152_1),
	.B(mscratch[12]),
	.C(rdata_6_0_0_4[12]),
	.D(rdata_6_0_0_1[12]),
	.Y(rdata_6_0_0_5[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[12] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[23]  (
	.A(N_2039),
	.B(rdata_6_0_0_4[23]),
	.C(mtvec[23]),
	.D(N_2460),
	.Y(rdata_6_0_0_5[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[23] .INIT=16'hFEEE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0_5[30]  (
	.A(N_1325),
	.B(rdata_6_0_0_4[30]),
	.C(mtvec[30]),
	.D(N_2460),
	.Y(rdata_6_0_0_5[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0_5[30] .INIT=16'hFEEE;
// @27:1257
  CFG4 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1  (
	.A(alu_op4_i_0_0_509_0),
	.B(N_2396),
	.C(N_1299),
	.D(N_1301),
	.Y(alu_op4_i_0_0_1)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1 .INIT=16'hFFF8;
// @27:553
  CFG4 \execute_engine.state_RNO[12]  (
	.A(state_ns_0_5[0]),
	.B(N_136),
	.C(state_Z[4]),
	.D(N_1847),
	.Y(state_ns[0])
);
defparam \execute_engine.state_RNO[12] .INIT=16'hEEFE;
// @27:1315
  CFG4 \exception_buffer.trap_ctrl.exc_buf_13[1]  (
	.A(cpu_trap),
	.B(cnt),
	.C(exc_buf[1]),
	.D(N_229),
	.Y(exc_buf_13[1])
);
defparam \exception_buffer.trap_ctrl.exc_buf_13[1] .INIT=16'h5054;
// @27:1552
  CFG4 \csr.mstatus_mie_RNO  (
	.A(cpu_trap),
	.B(xcsr_wdata_o_Z[3]),
	.C(mstatus_mpie),
	.D(we),
	.Y(N_153_i)
);
defparam \csr.mstatus_mie_RNO .INIT=16'hCC50;
// @27:1591
  CFG3 \csr.mepc_8[4]  (
	.A(mepc_8_1[4]),
	.B(xcsr_wdata_o_Z[4]),
	.C(we),
	.Y(mepc_8[4])
);
defparam \csr.mepc_8[4] .INIT=8'hEA;
// @27:1591
  CFG3 \csr.mepc_8[3]  (
	.A(mepc_8_1[3]),
	.B(xcsr_wdata_o_Z[3]),
	.C(we),
	.Y(mepc_8[3])
);
defparam \csr.mepc_8[3] .INIT=8'hEA;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[0]  (
	.A(rdata_6_0_0_3[0]),
	.B(rdata_6_0_0_6[0]),
	.C(rdata_6_0_0_7[0]),
	.D(rdata_6_0_0_4[0]),
	.Y(rdata_6[0])
);
defparam \csr_read_reg.csr.rdata_6_0_0[0] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[31]  (
	.A(mtval[31]),
	.B(N_1809),
	.C(rdata_6_0_0_8[31]),
	.D(rdata_6_0_0_4[31]),
	.Y(rdata_6[31])
);
defparam \csr_read_reg.csr.rdata_6_0_0[31] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[30]  (
	.A(mtval[30]),
	.B(N_1809),
	.C(rdata_6_0_0_6[30]),
	.D(rdata_6_0_0_5[30]),
	.Y(rdata_6[30])
);
defparam \csr_read_reg.csr.rdata_6_0_0[30] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[29]  (
	.A(N_2028),
	.B(rdata_6_0_0_5[29]),
	.C(rdata_6_0_0_3[29]),
	.D(rdata_6_0_0_6[29]),
	.Y(rdata_6[29])
);
defparam \csr_read_reg.csr.rdata_6_0_0[29] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[28]  (
	.A(N_1353),
	.B(rdata_6_0_0_5[28]),
	.C(rdata_6_0_0_3[28]),
	.D(rdata_6_0_0_6[28]),
	.Y(rdata_6[28])
);
defparam \csr_read_reg.csr.rdata_6_0_0[28] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[27]  (
	.A(N_1363),
	.B(rdata_6_0_0_5[27]),
	.C(rdata_6_0_0_3[27]),
	.D(rdata_6_0_0_6[27]),
	.Y(rdata_6[27])
);
defparam \csr_read_reg.csr.rdata_6_0_0[27] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[26]  (
	.A(N_1373),
	.B(rdata_6_0_0_5[26]),
	.C(rdata_6_0_0_3[26]),
	.D(rdata_6_0_0_6[26]),
	.Y(rdata_6[26])
);
defparam \csr_read_reg.csr.rdata_6_0_0[26] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[25]  (
	.A(N_1383),
	.B(rdata_6_0_0_5[25]),
	.C(rdata_6_0_0_3[25]),
	.D(rdata_6_0_0_6[25]),
	.Y(rdata_6[25])
);
defparam \csr_read_reg.csr.rdata_6_0_0[25] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[24]  (
	.A(N_1809),
	.B(mtval[24]),
	.C(rdata_6_0_0_8[24]),
	.D(rdata_6_0_0_4[24]),
	.Y(rdata_6[24])
);
defparam \csr_read_reg.csr.rdata_6_0_0[24] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[23]  (
	.A(mtval[23]),
	.B(N_1809),
	.C(rdata_6_0_0_6[23]),
	.D(rdata_6_0_0_5[23]),
	.Y(rdata_6[23])
);
defparam \csr_read_reg.csr.rdata_6_0_0[23] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[22]  (
	.A(N_2057),
	.B(rdata_6_0_0_5[22]),
	.C(rdata_6_0_0_3[22]),
	.D(rdata_6_0_0_6[22]),
	.Y(rdata_6[22])
);
defparam \csr_read_reg.csr.rdata_6_0_0[22] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[21]  (
	.A(N_2067),
	.B(rdata_6_0_0_5[21]),
	.C(rdata_6_0_0_3[21]),
	.D(rdata_6_0_0_6[21]),
	.Y(rdata_6[21])
);
defparam \csr_read_reg.csr.rdata_6_0_0[21] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[20]  (
	.A(N_1809),
	.B(mtval[20]),
	.C(rdata_6_0_0_8[20]),
	.D(rdata_6_0_0_4[20]),
	.Y(rdata_6[20])
);
defparam \csr_read_reg.csr.rdata_6_0_0[20] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[17]  (
	.A(N_2109),
	.B(rdata_6_0_0_5[17]),
	.C(rdata_6_0_0_3[17]),
	.D(rdata_6_0_0_6[17]),
	.Y(rdata_6[17])
);
defparam \csr_read_reg.csr.rdata_6_0_0[17] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[16]  (
	.A(N_2119),
	.B(rdata_6_0_0_5[16]),
	.C(rdata_6_0_0_3[16]),
	.D(rdata_6_0_0_6[16]),
	.Y(rdata_6[16])
);
defparam \csr_read_reg.csr.rdata_6_0_0[16] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[15]  (
	.A(mtval[15]),
	.B(N_1809),
	.C(rdata_6_0_0_5[15]),
	.D(rdata_6_0_0_4[15]),
	.Y(rdata_6[15])
);
defparam \csr_read_reg.csr.rdata_6_0_0[15] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[14]  (
	.A(mtval[14]),
	.B(N_1809),
	.C(rdata_6_0_0_5[14]),
	.D(rdata_6_0_0_4[14]),
	.Y(rdata_6[14])
);
defparam \csr_read_reg.csr.rdata_6_0_0[14] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[13]  (
	.A(mtval[13]),
	.B(N_1809),
	.C(rdata_6_0_0_5[13]),
	.D(rdata_6_0_0_4[13]),
	.Y(rdata_6[13])
);
defparam \csr_read_reg.csr.rdata_6_0_0[13] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[11]  (
	.A(mtval[11]),
	.B(N_1809),
	.C(rdata_6_0_0_7[11]),
	.D(rdata_6_0_0_6[11]),
	.Y(rdata_6[11])
);
defparam \csr_read_reg.csr.rdata_6_0_0[11] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[10]  (
	.A(mtval[10]),
	.B(N_1809),
	.C(rdata_6_0_0_5[10]),
	.D(rdata_6_0_0_4[10]),
	.Y(rdata_6[10])
);
defparam \csr_read_reg.csr.rdata_6_0_0[10] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[9]  (
	.A(N_2180),
	.B(rdata_6_0_0_6[9]),
	.C(rdata_6_0_0_3[9]),
	.D(rdata_6_0_0_5[9]),
	.Y(rdata_6[9])
);
defparam \csr_read_reg.csr.rdata_6_0_0[9] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[7]  (
	.A(N_1809),
	.B(mtval[7]),
	.C(rdata_6_0_0_10[7]),
	.D(rdata_6_0_0_6[7]),
	.Y(rdata_6[7])
);
defparam \csr_read_reg.csr.rdata_6_0_0[7] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[6]  (
	.A(mtval[6]),
	.B(N_1809),
	.C(rdata_6_0_0_5[6]),
	.D(rdata_6_0_0_4[6]),
	.Y(rdata_6[6])
);
defparam \csr_read_reg.csr.rdata_6_0_0[6] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[5]  (
	.A(mtval[5]),
	.B(N_1809),
	.C(rdata_6_0_0_5[5]),
	.D(rdata_6_0_0_4[5]),
	.Y(rdata_6[5])
);
defparam \csr_read_reg.csr.rdata_6_0_0[5] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[4]  (
	.A(N_1809),
	.B(mtval[4]),
	.C(rdata_6_0_0_8[4]),
	.D(rdata_6_0_0_4[4]),
	.Y(rdata_6[4])
);
defparam \csr_read_reg.csr.rdata_6_0_0[4] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[3]  (
	.A(rdata_6_0_0_4[3]),
	.B(rdata_6_0_0_7[3]),
	.C(rdata_6_0_0_5[3]),
	.D(rdata_6_0_0_6[3]),
	.Y(rdata_6[3])
);
defparam \csr_read_reg.csr.rdata_6_0_0[3] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[2]  (
	.A(N_1809),
	.B(mtval[2]),
	.C(rdata_6_0_0_8[2]),
	.D(rdata_6_0_0_4[2]),
	.Y(rdata_6[2])
);
defparam \csr_read_reg.csr.rdata_6_0_0[2] .INIT=16'hFFF8;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[1]  (
	.A(N_2264),
	.B(rdata_6_0_0_6[1]),
	.C(rdata_6_0_0_3[1]),
	.D(rdata_6_0_0_5[1]),
	.Y(rdata_6[1])
);
defparam \csr_read_reg.csr.rdata_6_0_0[1] .INIT=16'hFFFE;
// @27:2053
  CFG4 \csr_read_reg.csr.rdata_6_0_0[12]  (
	.A(mtval[12]),
	.B(N_1809),
	.C(rdata_6_0_0_6[12]),
	.D(rdata_6_0_0_5[12]),
	.Y(rdata_6[12])
);
defparam \csr_read_reg.csr.rdata_6_0_0[12] .INIT=16'hFFF8;
// @27:1166
  CFG2 \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1_RNI16D9  (
	.A(alu_op4_i_0_0_1),
	.B(alu_op4_i_0_0_2),
	.Y(N_1881_i)
);
defparam \illegal_check.un1_ctrl_nxt.alu_op4_i_0_0_1_RNI16D9 .INIT=4'h1;
// @27:399
  neorv32_fifo_2_17_false_false_false_1 \prefetch_buffer.0.prefetch_buffer_inst  (
	.rdata_0(rdata_0[16:0]),
	.instr_be_1_sqmuxa(instr_be_1_sqmuxa),
	.restart(restart),
	.state2(state2),
	.un1_full(un1_full),
	.un3_empty(un3_empty),
	.N_969(N_969),
	.N_112_mux(N_112_mux),
	.N_511_mux(N_511_mux),
	.N_510_mux(N_510_mux),
	.N_509_mux(N_509_mux),
	.N_508_mux(N_508_mux),
	.N_519_mux(N_519_mux),
	.N_518_mux(N_518_mux),
	.N_505_mux(N_505_mux),
	.N_517_mux(N_517_mux),
	.N_503_mux(N_503_mux),
	.N_502_mux(N_502_mux),
	.N_501_mux(N_501_mux),
	.N_500_mux(N_500_mux),
	.N_521_mux(N_521_mux),
	.N_520_mux(N_520_mux),
	.N_497_mux(N_497_mux),
	.N_514_mux(N_514_mux),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys)
);
// @27:399
  neorv32_fifo_2_17_false_false_false_0 \prefetch_buffer.1.prefetch_buffer_inst  (
	.ir({ir[31], N_4205, ir[29:25]}),
	.xcsr_addr_0(xcsr_addr_0),
	.xcsr_addr_1(xcsr_addr_1),
	.xcsr_addr_2(xcsr_addr_2),
	.xcsr_addr_3(xcsr_addr_3),
	.xcsr_addr_4(xcsr_addr_4),
	.xcsr_addr_10(xcsr_addr_10),
	.rf_rs1(rf_rs1[4:1]),
	.restart(restart),
	.un1_full(un1_full),
	.N_969(N_969),
	.N_483_mux(N_483_mux),
	.N_482_mux(N_482_mux),
	.N_466_mux(N_466_mux),
	.N_465_mux(N_465_mux),
	.N_464_mux(N_464_mux),
	.N_495_mux(N_495_mux),
	.N_494_mux(N_494_mux),
	.N_493_mux(N_493_mux),
	.N_492_mux(N_492_mux),
	.N_491_mux(N_491_mux),
	.N_490_mux(N_490_mux),
	.N_489_mux(N_489_mux),
	.N_488_mux(N_488_mux),
	.N_487_mux(N_487_mux),
	.N_513_mux(N_513_mux),
	.N_512_mux(N_512_mux),
	.instr_be_1_sqmuxa(instr_be_1_sqmuxa),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_control */

module neorv32_cpu_regfile (
  rf_rs1,
  rf_rd,
  rf_wdata,
  rs1,
  rs2,
  xcsr_addr,
  rf_wb_en,
  rf_zero_we,
  FCCC_C0_0_GL0
)
;
input [4:0] rf_rs1 ;
input [4:0] rf_rd ;
input [31:0] rf_wdata ;
output [31:0] rs1 ;
output [31:0] rs2 ;
input [4:0] xcsr_addr ;
input rf_wb_en ;
input rf_zero_we ;
input FCCC_C0_0_GL0 ;
wire rf_wb_en ;
wire rf_zero_we ;
wire FCCC_C0_0_GL0 ;
wire [4:0] opa_addr_Z;
wire [17:14] reg_file_1_reg_file_1_0_1_A_DOUT;
wire [17:14] reg_file_1_reg_file_1_0_1_B_DOUT;
wire VCC ;
wire GND ;
wire rf_we_Z ;
wire rf_we_1_Z ;
wire NC0 ;
wire NC1 ;
// @29:56
  RAM64x18 reg_file_1_reg_file_1_0_0 (
	.A_DOUT(rs2[17:0]),
	.B_DOUT(rs1[17:0]),
	.BUSY(NC0),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(FCCC_C0_0_GL0),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, xcsr_addr[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(FCCC_C0_0_GL0),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_DIN(rf_wdata[17:0]),
	.C_WEN(rf_we_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam reg_file_1_reg_file_1_0_0.RAMINDEX="reg_file_1[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @29:56
  RAM64x18 reg_file_1_reg_file_1_0_1 (
	.A_DOUT({reg_file_1_reg_file_1_0_1_A_DOUT[17:14], rs2[31:18]}),
	.B_DOUT({reg_file_1_reg_file_1_0_1_B_DOUT[17:14], rs1[31:18]}),
	.BUSY(NC1),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(FCCC_C0_0_GL0),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, xcsr_addr[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(FCCC_C0_0_GL0),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, opa_addr_Z[4:0], GND, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, rf_wdata[31:18]}),
	.C_WEN(rf_we_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam reg_file_1_reg_file_1_0_1.RAMINDEX="reg_file_1[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @29:78
  CFG4 rf_we (
	.A(rf_zero_we),
	.B(rf_rd[4]),
	.C(rf_wb_en),
	.D(rf_we_1_Z),
	.Y(rf_we_Z)
);
defparam rf_we.INIT=16'hEAFA;
// @29:78
  CFG4 rf_we_1 (
	.A(rf_rd[3]),
	.B(rf_rd[2]),
	.C(rf_rd[1]),
	.D(rf_rd[0]),
	.Y(rf_we_1_Z)
);
defparam rf_we_1.INIT=16'h0001;
// @29:79
  CFG4 \opa_addr[2]  (
	.A(rf_rs1[2]),
	.B(rf_wb_en),
	.C(rf_rd[2]),
	.D(rf_zero_we),
	.Y(opa_addr_Z[2])
);
defparam \opa_addr[2] .INIT=16'h00E2;
// @29:79
  CFG4 \opa_addr[3]  (
	.A(rf_rs1[3]),
	.B(rf_wb_en),
	.C(rf_rd[3]),
	.D(rf_zero_we),
	.Y(opa_addr_Z[3])
);
defparam \opa_addr[3] .INIT=16'h00E2;
// @29:79
  CFG4 \opa_addr[4]  (
	.A(rf_rs1[4]),
	.B(rf_wb_en),
	.C(rf_rd[4]),
	.D(rf_zero_we),
	.Y(opa_addr_Z[4])
);
defparam \opa_addr[4] .INIT=16'h00E2;
// @29:79
  CFG4 \opa_addr[1]  (
	.A(rf_rs1[1]),
	.B(rf_wb_en),
	.C(rf_rd[1]),
	.D(rf_zero_we),
	.Y(opa_addr_Z[1])
);
defparam \opa_addr[1] .INIT=16'h00E2;
// @29:79
  CFG4 \opa_addr[0]  (
	.A(rf_rs1[0]),
	.B(rf_wb_en),
	.C(rf_zero_we),
	.D(rf_rd[0]),
	.Y(opa_addr_Z[0])
);
defparam \opa_addr[0] .INIT=16'h0E02;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_regfile */

module neorv32_cpu_cp_shifter (
  rs1,
  rs2_4,
  rs2_0,
  rs2_12,
  rs2_23,
  rs2_7,
  rs2_10,
  rs2_20,
  rs2_21,
  rs2_5,
  rs2_9,
  rs2_22,
  rs2_6,
  rs2_13,
  rs2_3,
  rs2_11,
  rs2_2,
  rs2_28,
  res_o_6_4,
  res_o_6_21,
  res_o_6_20,
  res_o_6_10,
  res_o_6_5,
  res_o_6_9,
  res_o_6_0,
  res_o_6_23,
  res_o_6_7,
  res_o_6_22,
  res_o_6_6,
  imm_4,
  imm_0,
  imm_23,
  imm_7,
  imm_10,
  imm_20,
  imm_21,
  imm_5,
  imm_9,
  imm_22,
  imm_6,
  ir_funct3_0,
  ir_funct3_i,
  res_o_8_0,
  alu_op_0,
  xcsr_addr_0,
  cp_result_0_0,
  sreg,
  alu_cp_trig_0,
  N_863,
  N_81_i_1z,
  N_84_i_1z,
  N_877,
  cpu_trap,
  N_978_i_1z,
  N_49_0_i_1z,
  N_1089,
  N_122_mux_i_1z,
  N_123_mux_i_1z,
  N_124_mux_i_1z,
  m24_1z,
  m27_1z,
  m44_1z,
  m48_1z,
  N_986_i_1z,
  N_101_i_1z,
  N_82_i_1z,
  N_100_i_1z,
  N_98_i_1z,
  N_979_i_1z,
  N_980_i_1z,
  N_845_i_1z,
  N_40_0_i_1z,
  m25_1z,
  m28_1z,
  m26_1z,
  m40_1z,
  m29_0_0,
  m30_1z,
  m31_1z,
  m32_0_1z,
  m54_0_1z,
  m58_0_1z,
  m60_0_1z,
  m62_0_1z,
  N_171,
  m28_0_1z,
  alu_sub,
  N_842,
  N_843,
  N_3_0,
  N_972,
  alu_opb_mux,
  N_1112_i,
  N_1110_i,
  N_1109_i,
  N_103_i,
  cp_done,
  done_ff,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [31:0] rs1 ;
input rs2_4 ;
input rs2_0 ;
input rs2_12 ;
input rs2_23 ;
input rs2_7 ;
input rs2_10 ;
input rs2_20 ;
input rs2_21 ;
input rs2_5 ;
input rs2_9 ;
input rs2_22 ;
input rs2_6 ;
input rs2_13 ;
input rs2_3 ;
input rs2_11 ;
input rs2_2 ;
input rs2_28 ;
output res_o_6_4 ;
output res_o_6_21 ;
output res_o_6_20 ;
output res_o_6_10 ;
output res_o_6_5 ;
output res_o_6_9 ;
output res_o_6_0 ;
output res_o_6_23 ;
output res_o_6_7 ;
output res_o_6_22 ;
output res_o_6_6 ;
input imm_4 ;
input imm_0 ;
input imm_23 ;
input imm_7 ;
input imm_10 ;
input imm_20 ;
input imm_21 ;
input imm_5 ;
input imm_9 ;
input imm_22 ;
input imm_6 ;
input ir_funct3_0 ;
input [1:0] ir_funct3_i ;
output res_o_8_0 ;
input alu_op_0 ;
input xcsr_addr_0 ;
output cp_result_0_0 ;
output [31:0] sreg ;
input alu_cp_trig_0 ;
input N_863 ;
output N_81_i_1z ;
output N_84_i_1z ;
input N_877 ;
input cpu_trap ;
output N_978_i_1z ;
output N_49_0_i_1z ;
input N_1089 ;
output N_122_mux_i_1z ;
output N_123_mux_i_1z ;
output N_124_mux_i_1z ;
output m24_1z ;
output m27_1z ;
output m44_1z ;
output m48_1z ;
output N_986_i_1z ;
output N_101_i_1z ;
output N_82_i_1z ;
output N_100_i_1z ;
output N_98_i_1z ;
output N_979_i_1z ;
output N_980_i_1z ;
output N_845_i_1z ;
output N_40_0_i_1z ;
output m25_1z ;
output m28_1z ;
output m26_1z ;
output m40_1z ;
output m29_0_0 ;
output m30_1z ;
output m31_1z ;
output m32_0_1z ;
output m54_0_1z ;
output m58_0_1z ;
output m60_0_1z ;
output m62_0_1z ;
output N_171 ;
output m28_0_1z ;
input alu_sub ;
output N_842 ;
output N_843 ;
output N_3_0 ;
output N_972 ;
input alu_opb_mux ;
input N_1112_i ;
input N_1110_i ;
input N_1109_i ;
input N_103_i ;
output cp_done ;
output done_ff ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire rs2_4 ;
wire rs2_0 ;
wire rs2_12 ;
wire rs2_23 ;
wire rs2_7 ;
wire rs2_10 ;
wire rs2_20 ;
wire rs2_21 ;
wire rs2_5 ;
wire rs2_9 ;
wire rs2_22 ;
wire rs2_6 ;
wire rs2_13 ;
wire rs2_3 ;
wire rs2_11 ;
wire rs2_2 ;
wire rs2_28 ;
wire res_o_6_4 ;
wire res_o_6_21 ;
wire res_o_6_20 ;
wire res_o_6_10 ;
wire res_o_6_5 ;
wire res_o_6_9 ;
wire res_o_6_0 ;
wire res_o_6_23 ;
wire res_o_6_7 ;
wire res_o_6_22 ;
wire res_o_6_6 ;
wire imm_4 ;
wire imm_0 ;
wire imm_23 ;
wire imm_7 ;
wire imm_10 ;
wire imm_20 ;
wire imm_21 ;
wire imm_5 ;
wire imm_9 ;
wire imm_22 ;
wire imm_6 ;
wire ir_funct3_0 ;
wire res_o_8_0 ;
wire alu_op_0 ;
wire xcsr_addr_0 ;
wire cp_result_0_0 ;
wire alu_cp_trig_0 ;
wire N_863 ;
wire N_81_i_1z ;
wire N_84_i_1z ;
wire N_877 ;
wire cpu_trap ;
wire N_978_i_1z ;
wire N_49_0_i_1z ;
wire N_1089 ;
wire N_122_mux_i_1z ;
wire N_123_mux_i_1z ;
wire N_124_mux_i_1z ;
wire m24_1z ;
wire m27_1z ;
wire m44_1z ;
wire m48_1z ;
wire N_986_i_1z ;
wire N_101_i_1z ;
wire N_82_i_1z ;
wire N_100_i_1z ;
wire N_98_i_1z ;
wire N_979_i_1z ;
wire N_980_i_1z ;
wire N_845_i_1z ;
wire N_40_0_i_1z ;
wire m25_1z ;
wire m28_1z ;
wire m26_1z ;
wire m40_1z ;
wire m29_0_0 ;
wire m30_1z ;
wire m31_1z ;
wire m32_0_1z ;
wire m54_0_1z ;
wire m58_0_1z ;
wire m60_0_1z ;
wire m62_0_1z ;
wire N_171 ;
wire m28_0_1z ;
wire alu_sub ;
wire N_842 ;
wire N_843 ;
wire N_3_0 ;
wire N_972 ;
wire alu_opb_mux ;
wire N_1112_i ;
wire N_1110_i ;
wire N_1109_i ;
wire N_103_i ;
wire cp_done ;
wire done_ff ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [4:0] cnt;
wire busy ;
wire VCC ;
wire N_130_mux_i ;
wire GND ;
wire N_932_i ;
wire N_129_mux_i ;
wire N_65_i ;
wire N_1053_i ;
wire N_379_i ;
wire N_62_i ;
wire N_1056_i ;
wire N_1058_i ;
wire N_94_i ;
wire N_381_i ;
wire N_97_i ;
wire N_99_i ;
wire N_110_i ;
wire N_989_i ;
wire N_874_i ;
wire N_73_i ;
wire N_929_i ;
wire N_63_i ;
wire N_70_i ;
wire N_42_0_i ;
wire N_88_i ;
wire N_90_i ;
wire N_988_i ;
wire N_1047_i ;
wire N_74_i ;
wire N_1049_i ;
wire N_77_i ;
wire N_1051_i ;
wire N_927_i ;
wire N_670_i ;
wire N_669_i ;
wire N_668_i ;
wire N_672_i ;
wire N_222 ;
wire N_32_0 ;
wire N_925 ;
wire N_977 ;
wire tmp_v_4_i_0 ;
wire N_971 ;
wire N_65_1 ;
wire N_88_1 ;
wire N_77_1 ;
wire N_1049_1 ;
wire N_989_1 ;
wire N_1051_1 ;
wire N_1058_1 ;
wire N_90_1 ;
wire N_62_1 ;
wire N_1056_1 ;
wire N_1053_1 ;
wire N_73_1 ;
wire N_874_1 ;
wire N_929_1 ;
wire N_381_1 ;
wire N_1047_1 ;
wire N_63_1 ;
wire N_70_1 ;
wire N_110_1 ;
wire N_42_0_1 ;
wire N_97_1 ;
wire N_74_1 ;
wire N_99_1 ;
wire N_988_1 ;
wire N_94_1 ;
wire N_379_1 ;
wire N_34_0 ;
wire N_927_1 ;
// @19:69
  SLE \shifter.busy  (
	.Q(busy),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_cp_trig_0),
	.EN(N_130_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.done_ff  (
	.Q(done_ff),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cp_done),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[0]  (
	.Q(sreg[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_932_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[15]  (
	.Q(sreg[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[14]  (
	.Q(sreg[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1053_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[13]  (
	.Q(sreg[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_379_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[12]  (
	.Q(sreg[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_62_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[11]  (
	.Q(sreg[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1056_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[10]  (
	.Q(sreg[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1058_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[9]  (
	.Q(sreg[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_94_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[8]  (
	.Q(sreg[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_381_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[7]  (
	.Q(sreg[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_97_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[6]  (
	.Q(sreg[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_99_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[5]  (
	.Q(sreg[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[4]  (
	.Q(sreg[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_989_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[3]  (
	.Q(sreg[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_103_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[2]  (
	.Q(sreg[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_874_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[1]  (
	.Q(sreg[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_73_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[30]  (
	.Q(sreg[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_929_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[29]  (
	.Q(sreg[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1109_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[28]  (
	.Q(sreg[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1110_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[27]  (
	.Q(sreg[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1112_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[26]  (
	.Q(sreg[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[25]  (
	.Q(sreg[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_70_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[24]  (
	.Q(sreg[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_42_0_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[23]  (
	.Q(sreg[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_88_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[22]  (
	.Q(sreg[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_90_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[21]  (
	.Q(sreg[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_988_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[20]  (
	.Q(sreg[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1047_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[19]  (
	.Q(sreg[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_74_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[18]  (
	.Q(sreg[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1049_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[17]  (
	.Q(sreg[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_77_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[16]  (
	.Q(sreg[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1051_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.sreg[31]  (
	.Q(sreg[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_927_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.cnt[2]  (
	.Q(cnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_670_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.cnt[1]  (
	.Q(cnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_669_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.cnt[0]  (
	.Q(cnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_668_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.cnt[4]  (
	.Q(cnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_672_i),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \shifter.cnt[3]  (
	.Q(cnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_222),
	.EN(N_129_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:101
  CFG2 \res_o[4]  (
	.A(done_ff),
	.B(sreg[4]),
	.Y(cp_result_0_0)
);
defparam \res_o[4] .INIT=4'h8;
  CFG2 \shifter.cnt_RNO_0[2]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.Y(N_32_0)
);
defparam \shifter.cnt_RNO_0[2] .INIT=4'h1;
  CFG2 \shifter.sreg_RNO_1[31]  (
	.A(xcsr_addr_0),
	.B(sreg[31]),
	.Y(N_925)
);
defparam \shifter.sreg_RNO_1[31] .INIT=4'h8;
  CFG3 m10 (
	.A(rs2_4),
	.B(alu_opb_mux),
	.C(imm_4),
	.Y(N_972)
);
defparam m10.INIT=8'h1D;
  CFG3 m2 (
	.A(rs2_0),
	.B(alu_opb_mux),
	.C(imm_0),
	.Y(N_3_0)
);
defparam m2.INIT=8'h1D;
  CFG3 m37 (
	.A(rs2_12),
	.B(ir_funct3_i[0]),
	.C(rs2_4),
	.Y(N_977)
);
defparam m37.INIT=8'h47;
  CFG3 m21 (
	.A(rs2_23),
	.B(alu_opb_mux),
	.C(imm_23),
	.Y(N_843)
);
defparam m21.INIT=8'h1D;
  CFG3 m11 (
	.A(rs2_7),
	.B(alu_opb_mux),
	.C(imm_7),
	.Y(N_842)
);
defparam m11.INIT=8'h1D;
  CFG4 \shifter.cnt_RNIIDE7[2]  (
	.A(cnt[4]),
	.B(cnt[3]),
	.C(cnt[2]),
	.D(cnt[1]),
	.Y(tmp_v_4_i_0)
);
defparam \shifter.cnt_RNIIDE7[2] .INIT=16'h0001;
  CFG3 \shifter.cnt_RNIHLI5[2]  (
	.A(cnt[2]),
	.B(cnt[1]),
	.C(cnt[0]),
	.Y(N_971)
);
defparam \shifter.cnt_RNIHLI5[2] .INIT=8'h01;
  CFG2 m11_0 (
	.A(N_972),
	.B(rs1[4]),
	.Y(res_o_6_4)
);
defparam m11_0.INIT=4'h9;
  CFG2 m28_0 (
	.A(N_972),
	.B(alu_sub),
	.Y(m28_0_1z)
);
defparam m28_0.INIT=4'h9;
  CFG2 m56_0 (
	.A(N_972),
	.B(alu_op_0),
	.Y(N_171)
);
defparam m56_0.INIT=4'h4;
  CFG4 m62_0 (
	.A(rs2_10),
	.B(imm_10),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m62_0_1z)
);
defparam m62_0.INIT=16'hCA00;
  CFG4 m60_0 (
	.A(rs2_20),
	.B(imm_20),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m60_0_1z)
);
defparam m60_0.INIT=16'hCA00;
  CFG4 m58_0 (
	.A(rs2_21),
	.B(imm_21),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m58_0_1z)
);
defparam m58_0.INIT=16'hCA00;
  CFG4 m54_0 (
	.A(rs2_5),
	.B(imm_5),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m54_0_1z)
);
defparam m54_0.INIT=16'hCA00;
  CFG4 m32_0 (
	.A(rs2_21),
	.B(imm_21),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m32_0_1z)
);
defparam m32_0.INIT=16'h35CA;
  CFG4 m31 (
	.A(rs2_20),
	.B(imm_20),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m31_1z)
);
defparam m31.INIT=16'h35CA;
  CFG4 m30 (
	.A(rs2_10),
	.B(imm_10),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m30_1z)
);
defparam m30.INIT=16'h35CA;
  CFG4 m29_0 (
	.A(rs2_5),
	.B(imm_5),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m29_0_0)
);
defparam m29_0.INIT=16'h35CA;
  CFG4 m27_0 (
	.A(rs2_21),
	.B(imm_21),
	.C(alu_opb_mux),
	.D(rs1[21]),
	.Y(res_o_6_21)
);
defparam m27_0.INIT=16'h35CA;
  CFG4 m23_0 (
	.A(rs2_20),
	.B(imm_20),
	.C(alu_opb_mux),
	.D(rs1[20]),
	.Y(res_o_6_20)
);
defparam m23_0.INIT=16'h35CA;
  CFG4 m19 (
	.A(rs2_10),
	.B(imm_10),
	.C(alu_opb_mux),
	.D(rs1[10]),
	.Y(res_o_6_10)
);
defparam m19.INIT=16'h35CA;
  CFG4 m15_0 (
	.A(rs2_5),
	.B(alu_opb_mux),
	.C(imm_5),
	.D(rs1[5]),
	.Y(res_o_6_5)
);
defparam m15_0.INIT=16'h1DE2;
  CFG2 m78 (
	.A(N_3_0),
	.B(rs1[0]),
	.Y(res_o_8_0)
);
defparam m78.INIT=4'h4;
  CFG4 m40 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m40_1z)
);
defparam m40.INIT=16'hCA00;
  CFG4 m26 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m26_1z)
);
defparam m26.INIT=16'h35CA;
  CFG4 m14 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(rs1[9]),
	.Y(res_o_6_9)
);
defparam m14.INIT=16'h35CA;
  CFG2 m3 (
	.A(N_3_0),
	.B(rs1[0]),
	.Y(res_o_6_0)
);
defparam m3.INIT=4'h9;
  CFG2 m28 (
	.A(N_843),
	.B(alu_sub),
	.Y(m28_1z)
);
defparam m28.INIT=4'h9;
  CFG2 m25 (
	.A(N_842),
	.B(alu_sub),
	.Y(m25_1z)
);
defparam m25.INIT=4'h9;
  CFG2 m22 (
	.A(N_843),
	.B(rs1[23]),
	.Y(res_o_6_23)
);
defparam m22.INIT=4'h9;
  CFG2 m12 (
	.A(N_842),
	.B(rs1[7]),
	.Y(res_o_6_7)
);
defparam m12.INIT=4'h9;
// @28:108
  CFG3 N_40_0_i (
	.A(rs2_23),
	.B(rs2_7),
	.C(ir_funct3_i[1]),
	.Y(N_40_0_i_1z)
);
defparam N_40_0_i.INIT=8'hAC;
// @28:108
  CFG3 N_845_i (
	.A(rs2_22),
	.B(rs2_6),
	.C(ir_funct3_i[1]),
	.Y(N_845_i_1z)
);
defparam N_845_i.INIT=8'hAC;
// @28:108
  CFG3 N_980_i (
	.A(rs2_21),
	.B(rs2_5),
	.C(ir_funct3_i[1]),
	.Y(N_980_i_1z)
);
defparam N_980_i.INIT=8'hAC;
// @28:108
  CFG3 N_979_i (
	.A(rs2_20),
	.B(ir_funct3_i[1]),
	.C(rs2_4),
	.Y(N_979_i_1z)
);
defparam N_979_i.INIT=8'hB8;
  CFG4 \shifter.sreg_RNO_0[15]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[16]),
	.D(sreg[14]),
	.Y(N_65_1)
);
defparam \shifter.sreg_RNO_0[15] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[23]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[24]),
	.D(sreg[22]),
	.Y(N_88_1)
);
defparam \shifter.sreg_RNO_0[23] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[17]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[18]),
	.D(sreg[16]),
	.Y(N_77_1)
);
defparam \shifter.sreg_RNO_0[17] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[18]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[19]),
	.D(sreg[17]),
	.Y(N_1049_1)
);
defparam \shifter.sreg_RNO_0[18] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[4]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[5]),
	.D(sreg[3]),
	.Y(N_989_1)
);
defparam \shifter.sreg_RNO_0[4] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[16]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[17]),
	.D(sreg[15]),
	.Y(N_1051_1)
);
defparam \shifter.sreg_RNO_0[16] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[10]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[11]),
	.D(sreg[9]),
	.Y(N_1058_1)
);
defparam \shifter.sreg_RNO_0[10] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[22]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[23]),
	.D(sreg[21]),
	.Y(N_90_1)
);
defparam \shifter.sreg_RNO_0[22] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[12]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[13]),
	.D(sreg[11]),
	.Y(N_62_1)
);
defparam \shifter.sreg_RNO_0[12] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[11]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[12]),
	.D(sreg[10]),
	.Y(N_1056_1)
);
defparam \shifter.sreg_RNO_0[11] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[14]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[15]),
	.D(sreg[13]),
	.Y(N_1053_1)
);
defparam \shifter.sreg_RNO_0[14] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[1]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[0]),
	.D(sreg[2]),
	.Y(N_73_1)
);
defparam \shifter.sreg_RNO_0[1] .INIT=16'h0145;
  CFG4 \shifter.sreg_RNO_0[2]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[3]),
	.D(sreg[1]),
	.Y(N_874_1)
);
defparam \shifter.sreg_RNO_0[2] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[30]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[31]),
	.D(sreg[29]),
	.Y(N_929_1)
);
defparam \shifter.sreg_RNO_0[30] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[8]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[9]),
	.D(sreg[7]),
	.Y(N_381_1)
);
defparam \shifter.sreg_RNO_0[8] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[20]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[21]),
	.D(sreg[19]),
	.Y(N_1047_1)
);
defparam \shifter.sreg_RNO_0[20] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[26]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[27]),
	.D(sreg[25]),
	.Y(N_63_1)
);
defparam \shifter.sreg_RNO_0[26] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[25]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[26]),
	.D(sreg[24]),
	.Y(N_70_1)
);
defparam \shifter.sreg_RNO_0[25] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[5]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[6]),
	.D(sreg[4]),
	.Y(N_110_1)
);
defparam \shifter.sreg_RNO_0[5] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[24]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[25]),
	.D(sreg[23]),
	.Y(N_42_0_1)
);
defparam \shifter.sreg_RNO_0[24] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[7]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[8]),
	.D(sreg[6]),
	.Y(N_97_1)
);
defparam \shifter.sreg_RNO_0[7] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[19]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[20]),
	.D(sreg[18]),
	.Y(N_74_1)
);
defparam \shifter.sreg_RNO_0[19] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[6]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[7]),
	.D(sreg[5]),
	.Y(N_99_1)
);
defparam \shifter.sreg_RNO_0[6] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[21]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[22]),
	.D(sreg[20]),
	.Y(N_988_1)
);
defparam \shifter.sreg_RNO_0[21] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[9]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[10]),
	.D(sreg[8]),
	.Y(N_94_1)
);
defparam \shifter.sreg_RNO_0[9] .INIT=16'h0415;
  CFG4 \shifter.sreg_RNO_0[13]  (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg[14]),
	.D(sreg[12]),
	.Y(N_379_1)
);
defparam \shifter.sreg_RNO_0[13] .INIT=16'h0415;
  CFG2 \shifter.cnt_RNIE9E7[3]  (
	.A(N_971),
	.B(cnt[3]),
	.Y(N_34_0)
);
defparam \shifter.cnt_RNIE9E7[3] .INIT=4'h2;
// @19:76
  CFG2 valid_o (
	.A(tmp_v_4_i_0),
	.B(busy),
	.Y(cp_done)
);
defparam valid_o.INIT=4'h8;
// @24:127
  CFG4 N_98_i (
	.A(rs2_21),
	.B(imm_21),
	.C(alu_opb_mux),
	.D(rs1[21]),
	.Y(N_98_i_1z)
);
defparam N_98_i.INIT=16'hFFCA;
// @24:127
  CFG4 N_100_i (
	.A(rs2_10),
	.B(imm_10),
	.C(alu_opb_mux),
	.D(rs1[10]),
	.Y(N_100_i_1z)
);
defparam N_100_i.INIT=16'hFFCA;
// @24:127
  CFG4 N_82_i (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(rs1[9]),
	.Y(N_82_i_1z)
);
defparam N_82_i.INIT=16'hFFCA;
// @24:127
  CFG4 N_101_i (
	.A(rs2_5),
	.B(alu_opb_mux),
	.C(imm_5),
	.D(rs1[5]),
	.Y(N_101_i_1z)
);
defparam N_101_i.INIT=16'hFFE2;
// @24:127
  CFG4 N_986_i (
	.A(rs2_20),
	.B(imm_20),
	.C(alu_opb_mux),
	.D(rs1[20]),
	.Y(N_986_i_1z)
);
defparam N_986_i.INIT=16'hFFCA;
  CFG4 m48 (
	.A(rs2_22),
	.B(imm_22),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m48_1z)
);
defparam m48.INIT=16'hCA00;
  CFG4 m44 (
	.A(rs2_6),
	.B(imm_6),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m44_1z)
);
defparam m44.INIT=16'hCA00;
  CFG4 m27 (
	.A(rs2_22),
	.B(imm_22),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m27_1z)
);
defparam m27.INIT=16'h35CA;
  CFG4 m24 (
	.A(rs2_6),
	.B(imm_6),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m24_1z)
);
defparam m24.INIT=16'h35CA;
  CFG4 m18 (
	.A(rs2_22),
	.B(imm_22),
	.C(alu_opb_mux),
	.D(rs1[22]),
	.Y(res_o_6_22)
);
defparam m18.INIT=16'h35CA;
  CFG4 m8 (
	.A(rs2_6),
	.B(alu_opb_mux),
	.C(imm_6),
	.D(rs1[6]),
	.Y(res_o_6_6)
);
defparam m8.INIT=16'h1DE2;
// @28:108
  CFG4 N_124_mux_i (
	.A(rs2_5),
	.B(rs2_13),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_124_mux_i_1z)
);
defparam N_124_mux_i.INIT=16'hCCCA;
// @28:108
  CFG4 N_123_mux_i (
	.A(rs2_3),
	.B(rs2_11),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_123_mux_i_1z)
);
defparam N_123_mux_i.INIT=16'hCCCA;
// @28:108
  CFG4 N_122_mux_i (
	.A(rs2_2),
	.B(rs2_10),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_122_mux_i_1z)
);
defparam N_122_mux_i.INIT=16'hCCCA;
// @19:69
  CFG4 \shifter.sreg_RNO[0]  (
	.A(rs1[0]),
	.B(sreg[1]),
	.C(ir_funct3_0),
	.D(alu_cp_trig_0),
	.Y(N_932_i)
);
defparam \shifter.sreg_RNO[0] .INIT=16'hAAC0;
  CFG4 \shifter.sreg_RNO_0[31]  (
	.A(sreg[30]),
	.B(N_925),
	.C(alu_cp_trig_0),
	.D(ir_funct3_0),
	.Y(N_927_1)
);
defparam \shifter.sreg_RNO_0[31] .INIT=16'h0305;
  CFG4 \shifter.cnt_RNO[3]  (
	.A(cnt[3]),
	.B(N_971),
	.C(alu_cp_trig_0),
	.D(N_1089),
	.Y(N_222)
);
defparam \shifter.cnt_RNO[3] .INIT=16'h06F6;
// @28:108
  CFG3 N_49_0_i (
	.A(rs2_12),
	.B(ir_funct3_i[1]),
	.C(N_977),
	.Y(N_49_0_i_1z)
);
defparam N_49_0_i.INIT=8'h8B;
// @28:108
  CFG3 N_978_i (
	.A(rs2_28),
	.B(ir_funct3_i[1]),
	.C(N_977),
	.Y(N_978_i_1z)
);
defparam N_978_i.INIT=8'h8B;
// @19:69
  CFG3 \shifter.busy_RNO  (
	.A(alu_cp_trig_0),
	.B(cpu_trap),
	.C(tmp_v_4_i_0),
	.Y(N_130_mux_i)
);
defparam \shifter.busy_RNO .INIT=8'hFE;
// @19:69
  CFG4 \shifter.cnt_RNO[1]  (
	.A(alu_cp_trig_0),
	.B(N_877),
	.C(cnt[1]),
	.D(cnt[0]),
	.Y(N_669_i)
);
defparam \shifter.cnt_RNO[1] .INIT=16'h7227;
// @19:69
  CFG3 \shifter.cnt_RNO[0]  (
	.A(alu_cp_trig_0),
	.B(N_3_0),
	.C(cnt[0]),
	.Y(N_668_i)
);
defparam \shifter.cnt_RNO[0] .INIT=8'h27;
// @24:127
  CFG4 N_84_i (
	.A(rs2_6),
	.B(alu_opb_mux),
	.C(imm_6),
	.D(rs1[6]),
	.Y(N_84_i_1z)
);
defparam N_84_i.INIT=16'hFFE2;
// @24:127
  CFG4 N_81_i (
	.A(rs2_22),
	.B(imm_22),
	.C(alu_opb_mux),
	.D(rs1[22]),
	.Y(N_81_i_1z)
);
defparam N_81_i.INIT=16'hFFCA;
// @19:69
  CFG4 \shifter.cnt_RNO[2]  (
	.A(cnt[2]),
	.B(N_32_0),
	.C(alu_cp_trig_0),
	.D(N_863),
	.Y(N_670_i)
);
defparam \shifter.cnt_RNO[2] .INIT=16'h06F6;
// @19:69
  CFG3 \shifter.cnt_RNI26GL[4]  (
	.A(alu_cp_trig_0),
	.B(N_34_0),
	.C(cnt[4]),
	.Y(N_129_mux_i)
);
defparam \shifter.cnt_RNI26GL[4] .INIT=8'hFB;
// @19:69
  CFG3 \shifter.sreg_RNO[15]  (
	.A(rs1[15]),
	.B(alu_cp_trig_0),
	.C(N_65_1),
	.Y(N_65_i)
);
defparam \shifter.sreg_RNO[15] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[14]  (
	.A(rs1[14]),
	.B(alu_cp_trig_0),
	.C(N_1053_1),
	.Y(N_1053_i)
);
defparam \shifter.sreg_RNO[14] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[13]  (
	.A(rs1[13]),
	.B(alu_cp_trig_0),
	.C(N_379_1),
	.Y(N_379_i)
);
defparam \shifter.sreg_RNO[13] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[12]  (
	.A(rs1[12]),
	.B(alu_cp_trig_0),
	.C(N_62_1),
	.Y(N_62_i)
);
defparam \shifter.sreg_RNO[12] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[11]  (
	.A(rs1[11]),
	.B(alu_cp_trig_0),
	.C(N_1056_1),
	.Y(N_1056_i)
);
defparam \shifter.sreg_RNO[11] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[10]  (
	.A(rs1[10]),
	.B(alu_cp_trig_0),
	.C(N_1058_1),
	.Y(N_1058_i)
);
defparam \shifter.sreg_RNO[10] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[9]  (
	.A(rs1[9]),
	.B(alu_cp_trig_0),
	.C(N_94_1),
	.Y(N_94_i)
);
defparam \shifter.sreg_RNO[9] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[8]  (
	.A(rs1[8]),
	.B(alu_cp_trig_0),
	.C(N_381_1),
	.Y(N_381_i)
);
defparam \shifter.sreg_RNO[8] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[7]  (
	.A(rs1[7]),
	.B(alu_cp_trig_0),
	.C(N_97_1),
	.Y(N_97_i)
);
defparam \shifter.sreg_RNO[7] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[6]  (
	.A(rs1[6]),
	.B(alu_cp_trig_0),
	.C(N_99_1),
	.Y(N_99_i)
);
defparam \shifter.sreg_RNO[6] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[5]  (
	.A(rs1[5]),
	.B(alu_cp_trig_0),
	.C(N_110_1),
	.Y(N_110_i)
);
defparam \shifter.sreg_RNO[5] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[4]  (
	.A(rs1[4]),
	.B(alu_cp_trig_0),
	.C(N_989_1),
	.Y(N_989_i)
);
defparam \shifter.sreg_RNO[4] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[2]  (
	.A(rs1[2]),
	.B(alu_cp_trig_0),
	.C(N_874_1),
	.Y(N_874_i)
);
defparam \shifter.sreg_RNO[2] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[1]  (
	.A(rs1[1]),
	.B(alu_cp_trig_0),
	.C(N_73_1),
	.Y(N_73_i)
);
defparam \shifter.sreg_RNO[1] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[30]  (
	.A(rs1[30]),
	.B(alu_cp_trig_0),
	.C(N_929_1),
	.Y(N_929_i)
);
defparam \shifter.sreg_RNO[30] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[26]  (
	.A(rs1[26]),
	.B(alu_cp_trig_0),
	.C(N_63_1),
	.Y(N_63_i)
);
defparam \shifter.sreg_RNO[26] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[25]  (
	.A(rs1[25]),
	.B(alu_cp_trig_0),
	.C(N_70_1),
	.Y(N_70_i)
);
defparam \shifter.sreg_RNO[25] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[24]  (
	.A(rs1[24]),
	.B(alu_cp_trig_0),
	.C(N_42_0_1),
	.Y(N_42_0_i)
);
defparam \shifter.sreg_RNO[24] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[23]  (
	.A(rs1[23]),
	.B(alu_cp_trig_0),
	.C(N_88_1),
	.Y(N_88_i)
);
defparam \shifter.sreg_RNO[23] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[22]  (
	.A(rs1[22]),
	.B(alu_cp_trig_0),
	.C(N_90_1),
	.Y(N_90_i)
);
defparam \shifter.sreg_RNO[22] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[21]  (
	.A(rs1[21]),
	.B(alu_cp_trig_0),
	.C(N_988_1),
	.Y(N_988_i)
);
defparam \shifter.sreg_RNO[21] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[20]  (
	.A(rs1[20]),
	.B(alu_cp_trig_0),
	.C(N_1047_1),
	.Y(N_1047_i)
);
defparam \shifter.sreg_RNO[20] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[19]  (
	.A(rs1[19]),
	.B(alu_cp_trig_0),
	.C(N_74_1),
	.Y(N_74_i)
);
defparam \shifter.sreg_RNO[19] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[18]  (
	.A(rs1[18]),
	.B(alu_cp_trig_0),
	.C(N_1049_1),
	.Y(N_1049_i)
);
defparam \shifter.sreg_RNO[18] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[17]  (
	.A(rs1[17]),
	.B(alu_cp_trig_0),
	.C(N_77_1),
	.Y(N_77_i)
);
defparam \shifter.sreg_RNO[17] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[16]  (
	.A(rs1[16]),
	.B(alu_cp_trig_0),
	.C(N_1051_1),
	.Y(N_1051_i)
);
defparam \shifter.sreg_RNO[16] .INIT=8'h0B;
// @19:69
  CFG3 \shifter.sreg_RNO[31]  (
	.A(rs1[31]),
	.B(alu_cp_trig_0),
	.C(N_927_1),
	.Y(N_927_i)
);
defparam \shifter.sreg_RNO[31] .INIT=8'h0B;
// @19:69
  CFG4 \shifter.cnt_RNO[4]  (
	.A(cnt[4]),
	.B(alu_cp_trig_0),
	.C(N_34_0),
	.D(N_972),
	.Y(N_672_i)
);
defparam \shifter.cnt_RNO[4] .INIT=16'h12DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_cp_shifter */

module neorv32_cpu_alu (
  alu_cp_trig_0,
  sreg_27,
  sreg_25,
  sreg_26,
  sreg_24,
  sreg_28,
  sreg_0,
  sreg_2,
  xcsr_addr_0,
  imm,
  rdata_o_11,
  ir_funct3_0,
  sysinfo_0,
  mar,
  rdata_0,
  rdata,
  data_1,
  data_0,
  data,
  data_2_0,
  data_2_4,
  data_2_7,
  data_2_5,
  curr_pc,
  un1_neorv32_sysinfo_inst_0,
  buf_adr,
  alu_res_0,
  alu_op,
  res_o_7_2_0,
  res_o_7_2,
  res_o_6_11,
  res_o_6_9,
  res_o_6_24,
  res_o_6_25,
  res_o_6_26,
  res_o_6_0,
  un1_neorv32_int_imem_inst_0,
  ir_funct3_i,
  alu_add,
  un1_cmp_0_data_tmp_0,
  alu_cmp_0,
  rs2,
  rs1,
  rstn_sys,
  FCCC_C0_0_GL0,
  cp_done,
  N_103_i,
  N_1109_i,
  N_1110_i,
  N_1112_i,
  N_40_0_i,
  N_845_i,
  N_980_i,
  N_979_i,
  N_124_mux_i,
  N_123_mux_i,
  N_122_mux_i,
  N_49_0_i,
  N_978_i,
  cpu_trap,
  N_521_mux,
  N_520_mux,
  N_1040_i_1z,
  N_914_i_1z,
  N_30_0_i_1z,
  N_235_i_1z,
  N_913_i_1z,
  N_231_i_1z,
  N_512_mux,
  N_513_mux,
  N_514_mux,
  N_502_mux,
  N_501_mux,
  N_500_mux,
  N_497_mux,
  N_225_i,
  N_229_i,
  N_228_i,
  N_227_i,
  N_483_mux,
  N_490_mux,
  N_493_mux,
  N_495_mux,
  N_494_mux,
  N_492_mux,
  N_491_mux,
  N_489_mux,
  N_488_mux,
  N_487_mux,
  N_482_mux,
  N_466_mux,
  N_465_mux,
  N_464_mux,
  i186_mux_i,
  N_1041_i_1z,
  N_915_i_1z,
  N_31_0_i_1z,
  N_916_i_1z,
  alu_opb_mux,
  arbiter_req_2,
  lsu_req,
  N_351_0,
  arbiter_err,
  N_353_0,
  misaligned,
  N_503_mux,
  N_1089,
  N_170,
  N_1094,
  N_1104_i,
  m59,
  N_1105_i,
  m61_1z,
  N_1107_i,
  m55_1z,
  N_1106_i,
  m53,
  rden,
  N_511_mux,
  N_508_mux,
  N_517_mux,
  N_510_mux,
  N_518_mux,
  N_505_mux,
  N_519_mux,
  N_509_mux,
  arbiter_req,
  m35_1,
  m34,
  m33_1,
  m32_1z,
  m31_2,
  m30_0,
  alu_opa_mux,
  alu_sub,
  alu_unsigned
)
;
input alu_cp_trig_0 ;
output sreg_27 ;
output sreg_25 ;
output sreg_26 ;
output sreg_24 ;
output sreg_28 ;
output sreg_0 ;
output sreg_2 ;
input xcsr_addr_0 ;
input [31:0] imm ;
output [31:0] rdata_o_11 ;
input ir_funct3_0 ;
input [31:0] sysinfo_0 ;
input [1:0] mar ;
input [31:2] rdata_0 ;
input [31:0] rdata ;
input [7:0] data_1 ;
input [31:0] data_0 ;
input [31:0] data ;
input data_2_0 ;
input data_2_4 ;
input data_2_7 ;
input data_2_5 ;
input [31:1] curr_pc ;
input un1_neorv32_sysinfo_inst_0 ;
input [1:0] buf_adr ;
output alu_res_0 ;
input [2:0] alu_op ;
output [31:1] res_o_7_2_0 ;
output [31:1] res_o_7_2 ;
input res_o_6_11 ;
input res_o_6_9 ;
input res_o_6_24 ;
input res_o_6_25 ;
input res_o_6_26 ;
input res_o_6_0 ;
input un1_neorv32_int_imem_inst_0 ;
input [1:0] ir_funct3_i ;
output [31:0] alu_add ;
output un1_cmp_0_data_tmp_0 ;
output alu_cmp_0 ;
input [31:0] rs2 ;
input [31:0] rs1 ;
input rstn_sys ;
input FCCC_C0_0_GL0 ;
output cp_done ;
input N_103_i ;
input N_1109_i ;
input N_1110_i ;
input N_1112_i ;
output N_40_0_i ;
output N_845_i ;
output N_980_i ;
output N_979_i ;
output N_124_mux_i ;
output N_123_mux_i ;
output N_122_mux_i ;
output N_49_0_i ;
output N_978_i ;
input cpu_trap ;
output N_521_mux ;
output N_520_mux ;
output N_1040_i_1z ;
output N_914_i_1z ;
output N_30_0_i_1z ;
output N_235_i_1z ;
output N_913_i_1z ;
output N_231_i_1z ;
output N_512_mux ;
output N_513_mux ;
output N_514_mux ;
output N_502_mux ;
output N_501_mux ;
output N_500_mux ;
output N_497_mux ;
output N_225_i ;
output N_229_i ;
output N_228_i ;
output N_227_i ;
output N_483_mux ;
output N_490_mux ;
output N_493_mux ;
output N_495_mux ;
output N_494_mux ;
output N_492_mux ;
output N_491_mux ;
output N_489_mux ;
output N_488_mux ;
output N_487_mux ;
output N_482_mux ;
output N_466_mux ;
output N_465_mux ;
output N_464_mux ;
output i186_mux_i ;
output N_1041_i_1z ;
output N_915_i_1z ;
output N_31_0_i_1z ;
output N_916_i_1z ;
input alu_opb_mux ;
output arbiter_req_2 ;
input lsu_req ;
output N_351_0 ;
input arbiter_err ;
output N_353_0 ;
input misaligned ;
output N_503_mux ;
input N_1089 ;
input N_170 ;
input N_1094 ;
input N_1104_i ;
input m59 ;
input N_1105_i ;
input m61_1z ;
input N_1107_i ;
input m55_1z ;
input N_1106_i ;
input m53 ;
input rden ;
output N_511_mux ;
output N_508_mux ;
output N_517_mux ;
output N_510_mux ;
output N_518_mux ;
output N_505_mux ;
output N_519_mux ;
output N_509_mux ;
input arbiter_req ;
input m35_1 ;
input m34 ;
input m33_1 ;
input m32_1z ;
input m31_2 ;
input m30_0 ;
input alu_opa_mux ;
input alu_sub ;
input alu_unsigned ;
wire alu_cp_trig_0 ;
wire sreg_27 ;
wire sreg_25 ;
wire sreg_26 ;
wire sreg_24 ;
wire sreg_28 ;
wire sreg_0 ;
wire sreg_2 ;
wire xcsr_addr_0 ;
wire ir_funct3_0 ;
wire data_2_0 ;
wire data_2_4 ;
wire data_2_7 ;
wire data_2_5 ;
wire un1_neorv32_sysinfo_inst_0 ;
wire alu_res_0 ;
wire res_o_6_11 ;
wire res_o_6_9 ;
wire res_o_6_24 ;
wire res_o_6_25 ;
wire res_o_6_26 ;
wire res_o_6_0 ;
wire un1_neorv32_int_imem_inst_0 ;
wire un1_cmp_0_data_tmp_0 ;
wire alu_cmp_0 ;
wire rstn_sys ;
wire FCCC_C0_0_GL0 ;
wire cp_done ;
wire N_103_i ;
wire N_1109_i ;
wire N_1110_i ;
wire N_1112_i ;
wire N_40_0_i ;
wire N_845_i ;
wire N_980_i ;
wire N_979_i ;
wire N_124_mux_i ;
wire N_123_mux_i ;
wire N_122_mux_i ;
wire N_49_0_i ;
wire N_978_i ;
wire cpu_trap ;
wire N_521_mux ;
wire N_520_mux ;
wire N_1040_i_1z ;
wire N_914_i_1z ;
wire N_30_0_i_1z ;
wire N_235_i_1z ;
wire N_913_i_1z ;
wire N_231_i_1z ;
wire N_512_mux ;
wire N_513_mux ;
wire N_514_mux ;
wire N_502_mux ;
wire N_501_mux ;
wire N_500_mux ;
wire N_497_mux ;
wire N_225_i ;
wire N_229_i ;
wire N_228_i ;
wire N_227_i ;
wire N_483_mux ;
wire N_490_mux ;
wire N_493_mux ;
wire N_495_mux ;
wire N_494_mux ;
wire N_492_mux ;
wire N_491_mux ;
wire N_489_mux ;
wire N_488_mux ;
wire N_487_mux ;
wire N_482_mux ;
wire N_466_mux ;
wire N_465_mux ;
wire N_464_mux ;
wire i186_mux_i ;
wire N_1041_i_1z ;
wire N_915_i_1z ;
wire N_31_0_i_1z ;
wire N_916_i_1z ;
wire alu_opb_mux ;
wire arbiter_req_2 ;
wire lsu_req ;
wire N_351_0 ;
wire arbiter_err ;
wire N_353_0 ;
wire misaligned ;
wire N_503_mux ;
wire N_1089 ;
wire N_170 ;
wire N_1094 ;
wire N_1104_i ;
wire m59 ;
wire N_1105_i ;
wire m61_1z ;
wire N_1107_i ;
wire m55_1z ;
wire N_1106_i ;
wire m53 ;
wire rden ;
wire N_511_mux ;
wire N_508_mux ;
wire N_517_mux ;
wire N_510_mux ;
wire N_518_mux ;
wire N_505_mux ;
wire N_519_mux ;
wire N_509_mux ;
wire arbiter_req ;
wire m35_1 ;
wire m34 ;
wire m33_1 ;
wire m32_1z ;
wire m31_2 ;
wire m30_0 ;
wire alu_opa_mux ;
wire alu_sub ;
wire alu_unsigned ;
wire [14:0] un1_cmp_0_data_tmp;
wire [32:32] addsub_res;
wire [0:0] res_o_7_1_0_0_co1;
wire [0:0] res_o_7_1_0_wmux_0_S;
wire [0:0] res_o_7_1_0_wmux_0_Y;
wire [0:0] res_o_8;
wire [0:0] res_o_7_1_0_0_y0;
wire [0:0] res_o_7_1_0_0_co0;
wire [0:0] res_o_7_1_0_0_wmux_S;
wire [30:0] res_o_6;
wire [31:0] sreg;
wire [29:0] res_o_7_2_1_0;
wire [0:0] res_o_7_2_Z;
wire [31:1] res_o_7_2_1;
wire [31:1] res_o_7_2_0_1_Z;
wire [31:1] cp_result_0;
wire [3:3] un106_sysinfo_i;
wire un11_cmp_cry_0_Z ;
wire un11_cmp_cry_0_S ;
wire un11_cmp_cry_0_Y ;
wire GND ;
wire un11_cmp_cry_1_Z ;
wire un11_cmp_cry_1_S ;
wire un11_cmp_cry_1_Y ;
wire un11_cmp_cry_2_Z ;
wire un11_cmp_cry_2_S ;
wire un11_cmp_cry_2_Y ;
wire un11_cmp_cry_3_Z ;
wire un11_cmp_cry_3_S ;
wire un11_cmp_cry_3_Y ;
wire un11_cmp_cry_4_Z ;
wire un11_cmp_cry_4_S ;
wire un11_cmp_cry_4_Y ;
wire un11_cmp_cry_5_Z ;
wire un11_cmp_cry_5_S ;
wire un11_cmp_cry_5_Y ;
wire un11_cmp_cry_6_Z ;
wire un11_cmp_cry_6_S ;
wire un11_cmp_cry_6_Y ;
wire un11_cmp_cry_7_Z ;
wire un11_cmp_cry_7_S ;
wire un11_cmp_cry_7_Y ;
wire un11_cmp_cry_8_Z ;
wire un11_cmp_cry_8_S ;
wire un11_cmp_cry_8_Y ;
wire un11_cmp_cry_9_Z ;
wire un11_cmp_cry_9_S ;
wire un11_cmp_cry_9_Y ;
wire un11_cmp_cry_10_Z ;
wire un11_cmp_cry_10_S ;
wire un11_cmp_cry_10_Y ;
wire un11_cmp_cry_11_Z ;
wire un11_cmp_cry_11_S ;
wire un11_cmp_cry_11_Y ;
wire un11_cmp_cry_12_Z ;
wire un11_cmp_cry_12_S ;
wire un11_cmp_cry_12_Y ;
wire un11_cmp_cry_13_Z ;
wire un11_cmp_cry_13_S ;
wire un11_cmp_cry_13_Y ;
wire un11_cmp_cry_14_Z ;
wire un11_cmp_cry_14_S ;
wire un11_cmp_cry_14_Y ;
wire un11_cmp_cry_15_Z ;
wire un11_cmp_cry_15_S ;
wire un11_cmp_cry_15_Y ;
wire un11_cmp_cry_16_Z ;
wire un11_cmp_cry_16_S ;
wire un11_cmp_cry_16_Y ;
wire un11_cmp_cry_17_Z ;
wire un11_cmp_cry_17_S ;
wire un11_cmp_cry_17_Y ;
wire un11_cmp_cry_18_Z ;
wire un11_cmp_cry_18_S ;
wire un11_cmp_cry_18_Y ;
wire un11_cmp_cry_19_Z ;
wire un11_cmp_cry_19_S ;
wire un11_cmp_cry_19_Y ;
wire un11_cmp_cry_20_Z ;
wire un11_cmp_cry_20_S ;
wire un11_cmp_cry_20_Y ;
wire un11_cmp_cry_21_Z ;
wire un11_cmp_cry_21_S ;
wire un11_cmp_cry_21_Y ;
wire un11_cmp_cry_22_Z ;
wire un11_cmp_cry_22_S ;
wire un11_cmp_cry_22_Y ;
wire un11_cmp_cry_23_Z ;
wire un11_cmp_cry_23_S ;
wire un11_cmp_cry_23_Y ;
wire un11_cmp_cry_24_Z ;
wire un11_cmp_cry_24_S ;
wire un11_cmp_cry_24_Y ;
wire un11_cmp_cry_25_Z ;
wire un11_cmp_cry_25_S ;
wire un11_cmp_cry_25_Y ;
wire un11_cmp_cry_26_Z ;
wire un11_cmp_cry_26_S ;
wire un11_cmp_cry_26_Y ;
wire un11_cmp_cry_27_Z ;
wire un11_cmp_cry_27_S ;
wire un11_cmp_cry_27_Y ;
wire un11_cmp_cry_28_Z ;
wire un11_cmp_cry_28_S ;
wire un11_cmp_cry_28_Y ;
wire un11_cmp_cry_29_Z ;
wire un11_cmp_cry_29_S ;
wire un11_cmp_cry_29_Y ;
wire un11_cmp_cry_30_Z ;
wire un11_cmp_cry_30_S ;
wire un11_cmp_cry_30_Y ;
wire un11_cmp_cry_31_Z ;
wire un11_cmp_cry_31_S ;
wire un11_cmp_cry_31_Y ;
wire un11_cmp_cry_32_S ;
wire un11_cmp_cry_32_Y ;
wire un1_cmp_0_I_1_S ;
wire un1_cmp_0_I_1_Y ;
wire un1_cmp_0_I_9_S ;
wire un1_cmp_0_I_9_Y ;
wire un1_cmp_0_I_15_S ;
wire un1_cmp_0_I_15_Y ;
wire un1_cmp_0_I_51_S ;
wire un1_cmp_0_I_51_Y ;
wire un1_cmp_0_I_75_S ;
wire un1_cmp_0_I_75_Y ;
wire un1_cmp_0_I_33_S ;
wire un1_cmp_0_I_33_Y ;
wire un1_cmp_0_I_39_S ;
wire un1_cmp_0_I_39_Y ;
wire un1_cmp_0_I_27_S ;
wire un1_cmp_0_I_27_Y ;
wire un1_cmp_0_I_93_S ;
wire un1_cmp_0_I_93_Y ;
wire un1_cmp_0_I_57_S ;
wire un1_cmp_0_I_57_Y ;
wire un1_cmp_0_I_63_S ;
wire un1_cmp_0_I_63_Y ;
wire un1_cmp_0_I_21_S ;
wire un1_cmp_0_I_21_Y ;
wire un1_cmp_0_I_69_S ;
wire un1_cmp_0_I_69_Y ;
wire un1_cmp_0_I_81_S ;
wire un1_cmp_0_I_81_Y ;
wire un1_cmp_0_I_87_S ;
wire un1_cmp_0_I_87_Y ;
wire un1_cmp_0_I_45_S ;
wire un1_cmp_0_I_45_Y ;
wire addsub_res_s_0_1394_FCO ;
wire addsub_res_s_0_1394_S ;
wire addsub_res_s_0_1394_Y ;
wire VCC ;
wire addsub_res_cry_0_Z ;
wire addsub_res_cry_0_Y ;
wire N_3_0 ;
wire addsub_res_cry_1_Z ;
wire addsub_res_cry_1_Y ;
wire N_877 ;
wire N_873_i ;
wire addsub_res_cry_2_Z ;
wire addsub_res_cry_2_Y ;
wire N_863 ;
wire N_53_0 ;
wire addsub_res_cry_3_Z ;
wire addsub_res_cry_3_Y ;
wire addsub_res_cry_4_Z ;
wire addsub_res_cry_4_Y ;
wire m28_0 ;
wire addsub_res_cry_5_Z ;
wire addsub_res_cry_5_Y ;
wire m29_0_0 ;
wire addsub_res_cry_6_Z ;
wire addsub_res_cry_6_Y ;
wire m24 ;
wire addsub_res_cry_7_Z ;
wire addsub_res_cry_7_Y ;
wire m25_Z ;
wire addsub_res_cry_8_Z ;
wire addsub_res_cry_8_Y ;
wire N_214_i ;
wire addsub_res_cry_9_Z ;
wire addsub_res_cry_9_Y ;
wire m26_Z ;
wire addsub_res_cry_10_Z ;
wire addsub_res_cry_10_Y ;
wire m30 ;
wire addsub_res_cry_11_Z ;
wire addsub_res_cry_11_Y ;
wire N_1036_i ;
wire addsub_res_cry_12_Z ;
wire addsub_res_cry_12_Y ;
wire addsub_res_cry_13_Z ;
wire addsub_res_cry_13_Y ;
wire N_215_i ;
wire addsub_res_cry_14_Z ;
wire addsub_res_cry_14_Y ;
wire addsub_res_cry_15_Z ;
wire addsub_res_cry_15_Y ;
wire N_868_i ;
wire addsub_res_cry_16_Z ;
wire addsub_res_cry_16_Y ;
wire N_1037_i ;
wire addsub_res_cry_17_Z ;
wire addsub_res_cry_17_Y ;
wire addsub_res_cry_17_RNO_Z ;
wire addsub_res_cry_18_Z ;
wire addsub_res_cry_18_Y ;
wire N_869_i ;
wire addsub_res_cry_19_Z ;
wire addsub_res_cry_19_Y ;
wire addsub_res_cry_19_RNO_Z ;
wire addsub_res_cry_20_Z ;
wire addsub_res_cry_20_Y ;
wire m31_Z ;
wire addsub_res_cry_21_Z ;
wire addsub_res_cry_21_Y ;
wire m32_0 ;
wire addsub_res_cry_22_Z ;
wire addsub_res_cry_22_Y ;
wire m27 ;
wire addsub_res_cry_23_Z ;
wire addsub_res_cry_23_Y ;
wire m28 ;
wire addsub_res_cry_24_Z ;
wire addsub_res_cry_24_Y ;
wire N_13_0_i ;
wire addsub_res_cry_25_Z ;
wire addsub_res_cry_25_Y ;
wire addsub_res_cry_25_RNO_Z ;
wire addsub_res_cry_26_Z ;
wire addsub_res_cry_26_Y ;
wire N_870_i ;
wire addsub_res_cry_27_Z ;
wire addsub_res_cry_27_Y ;
wire addsub_res_cry_28_Z ;
wire addsub_res_cry_28_Y ;
wire addsub_res_cry_29_Z ;
wire addsub_res_cry_29_Y ;
wire addsub_res_cry_30_Z ;
wire addsub_res_cry_30_Y ;
wire addsub_res_cry_30_RNO_Z ;
wire addsub_res_s_32_FCO ;
wire addsub_res_s_32_Y ;
wire N_365_0_i_Z ;
wire N_212 ;
wire addsub_res_cry_31_Z ;
wire addsub_res_cry_31_Y ;
wire done_ff ;
wire m286_1_Z ;
wire m277 ;
wire N_284 ;
wire m294_1_Z ;
wire N_292 ;
wire m302_1_Z ;
wire N_300 ;
wire m298_1_Z ;
wire N_296 ;
wire m282_1_Z ;
wire N_280 ;
wire m306_1_Z ;
wire N_304 ;
wire m290_1_Z ;
wire N_288 ;
wire m278_1_Z ;
wire N_240 ;
wire m152_3_1_Z ;
wire m152_3_Z ;
wire m128_3_1_Z ;
wire m128_3_Z ;
wire m134_3_1_Z ;
wire m134_3_Z ;
wire m37_0_Z ;
wire N_59_i ;
wire N_8_0_i ;
wire m40 ;
wire N_82_i ;
wire m62_0 ;
wire N_100_i ;
wire m22_0_Z ;
wire N_37_0_i ;
wire N_1035_i ;
wire m31_1_Z ;
wire N_924_i ;
wire m33_Z ;
wire N_862_i ;
wire N_842 ;
wire m356_Z ;
wire N_374_0_i ;
wire N_205_i ;
wire m358_Z ;
wire N_373_i ;
wire N_209_i ;
wire m31_0_Z ;
wire N_864_i ;
wire m29_0_Z ;
wire N_923_i ;
wire m44 ;
wire N_84_i ;
wire m60_0 ;
wire N_986_i ;
wire m58_0 ;
wire N_98_i ;
wire m48 ;
wire N_81_i ;
wire m24_0_Z ;
wire N_1045_i ;
wire N_1033_i ;
wire m54_0 ;
wire N_101_i ;
wire m20_1_Z ;
wire N_36_0_i ;
wire N_10_0_i ;
wire m39_Z ;
wire N_57_i ;
wire N_16_0_i ;
wire N_843 ;
wire m35_0_Z ;
wire N_922_i ;
wire m33_0_Z ;
wire N_921_i ;
wire m35_Z ;
wire N_58_i ;
wire N_865_i ;
wire m360_Z ;
wire N_213_i ;
wire N_171 ;
wire N_972 ;
wire N_309_1 ;
wire N_522 ;
wire m176_1_Z ;
wire m164_1_Z ;
wire m182_1_Z ;
wire m31_1_0_Z ;
wire m37_1 ;
wire m25_1 ;
wire m43_1 ;
wire m49_1 ;
wire m61_1_Z ;
wire m10_1 ;
wire m79_1 ;
wire m200_1_Z ;
wire m67_1 ;
wire m55_1 ;
wire m16_1 ;
wire m194_1_Z ;
wire m170_1_Z ;
wire m85_1 ;
wire m188_1_Z ;
wire m73_1 ;
wire m91_1_Z ;
wire m101_0_Z ;
wire m106_0_Z ;
wire m96_0_Z ;
wire N_12_0 ;
wire N_57_0 ;
wire N_75_0 ;
wire N_196 ;
wire N_190 ;
wire N_184 ;
wire N_166 ;
wire N_154 ;
wire N_142 ;
wire N_136 ;
wire N_116_0 ;
wire N_103_0 ;
wire N_98_0 ;
wire N_93_0 ;
wire N_87_0 ;
wire N_81_0 ;
wire N_69_0 ;
wire N_63_0 ;
wire N_51_0 ;
wire N_39_0 ;
wire N_6_0 ;
wire N_30_0_1 ;
wire N_913_1 ;
wire N_235_1 ;
wire N_1040_1 ;
wire N_914_1 ;
wire N_231_1 ;
wire m114_2_Z ;
wire m49_2_Z ;
wire m140_2_Z ;
wire m158_2_Z ;
wire m146_2_Z ;
wire m120_2_Z ;
wire N_122 ;
wire N_825 ;
wire N_27_0 ;
wire N_33_0 ;
wire N_178 ;
wire N_172 ;
wire N_160 ;
wire N_123 ;
wire N_110_0 ;
wire N_239 ;
wire N_525_mux_1 ;
wire N_522_mux_1 ;
wire N_526_mux_1 ;
wire N_523_mux_1 ;
wire N_524_mux_1 ;
wire N_241 ;
wire N_527_mux_1 ;
wire N_525_mux ;
wire N_528_mux_1 ;
wire N_522_mux ;
wire N_523_mux ;
wire N_524_mux ;
wire N_527_mux ;
wire N_528_mux ;
wire N_526_mux ;
wire N_826 ;
wire N_4206 ;
wire N_4207 ;
wire N_4208 ;
wire N_4209 ;
// @24:101
  ARI1 un11_cmp_cry_0 (
	.FCO(un11_cmp_cry_0_Z),
	.S(un11_cmp_cry_0_S),
	.Y(un11_cmp_cry_0_Y),
	.B(rs1[0]),
	.C(GND),
	.D(GND),
	.A(rs2[0]),
	.FCI(GND)
);
defparam un11_cmp_cry_0.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_1 (
	.FCO(un11_cmp_cry_1_Z),
	.S(un11_cmp_cry_1_S),
	.Y(un11_cmp_cry_1_Y),
	.B(rs1[1]),
	.C(GND),
	.D(GND),
	.A(rs2[1]),
	.FCI(un11_cmp_cry_0_Z)
);
defparam un11_cmp_cry_1.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_2 (
	.FCO(un11_cmp_cry_2_Z),
	.S(un11_cmp_cry_2_S),
	.Y(un11_cmp_cry_2_Y),
	.B(rs1[2]),
	.C(GND),
	.D(GND),
	.A(rs2[2]),
	.FCI(un11_cmp_cry_1_Z)
);
defparam un11_cmp_cry_2.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_3 (
	.FCO(un11_cmp_cry_3_Z),
	.S(un11_cmp_cry_3_S),
	.Y(un11_cmp_cry_3_Y),
	.B(rs1[3]),
	.C(GND),
	.D(GND),
	.A(rs2[3]),
	.FCI(un11_cmp_cry_2_Z)
);
defparam un11_cmp_cry_3.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_4 (
	.FCO(un11_cmp_cry_4_Z),
	.S(un11_cmp_cry_4_S),
	.Y(un11_cmp_cry_4_Y),
	.B(rs1[4]),
	.C(GND),
	.D(GND),
	.A(rs2[4]),
	.FCI(un11_cmp_cry_3_Z)
);
defparam un11_cmp_cry_4.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_5 (
	.FCO(un11_cmp_cry_5_Z),
	.S(un11_cmp_cry_5_S),
	.Y(un11_cmp_cry_5_Y),
	.B(rs1[5]),
	.C(GND),
	.D(GND),
	.A(rs2[5]),
	.FCI(un11_cmp_cry_4_Z)
);
defparam un11_cmp_cry_5.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_6 (
	.FCO(un11_cmp_cry_6_Z),
	.S(un11_cmp_cry_6_S),
	.Y(un11_cmp_cry_6_Y),
	.B(rs1[6]),
	.C(GND),
	.D(GND),
	.A(rs2[6]),
	.FCI(un11_cmp_cry_5_Z)
);
defparam un11_cmp_cry_6.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_7 (
	.FCO(un11_cmp_cry_7_Z),
	.S(un11_cmp_cry_7_S),
	.Y(un11_cmp_cry_7_Y),
	.B(rs1[7]),
	.C(GND),
	.D(GND),
	.A(rs2[7]),
	.FCI(un11_cmp_cry_6_Z)
);
defparam un11_cmp_cry_7.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_8 (
	.FCO(un11_cmp_cry_8_Z),
	.S(un11_cmp_cry_8_S),
	.Y(un11_cmp_cry_8_Y),
	.B(rs1[8]),
	.C(GND),
	.D(GND),
	.A(rs2[8]),
	.FCI(un11_cmp_cry_7_Z)
);
defparam un11_cmp_cry_8.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_9 (
	.FCO(un11_cmp_cry_9_Z),
	.S(un11_cmp_cry_9_S),
	.Y(un11_cmp_cry_9_Y),
	.B(rs1[9]),
	.C(GND),
	.D(GND),
	.A(rs2[9]),
	.FCI(un11_cmp_cry_8_Z)
);
defparam un11_cmp_cry_9.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_10 (
	.FCO(un11_cmp_cry_10_Z),
	.S(un11_cmp_cry_10_S),
	.Y(un11_cmp_cry_10_Y),
	.B(rs1[10]),
	.C(GND),
	.D(GND),
	.A(rs2[10]),
	.FCI(un11_cmp_cry_9_Z)
);
defparam un11_cmp_cry_10.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_11 (
	.FCO(un11_cmp_cry_11_Z),
	.S(un11_cmp_cry_11_S),
	.Y(un11_cmp_cry_11_Y),
	.B(rs1[11]),
	.C(GND),
	.D(GND),
	.A(rs2[11]),
	.FCI(un11_cmp_cry_10_Z)
);
defparam un11_cmp_cry_11.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_12 (
	.FCO(un11_cmp_cry_12_Z),
	.S(un11_cmp_cry_12_S),
	.Y(un11_cmp_cry_12_Y),
	.B(rs1[12]),
	.C(GND),
	.D(GND),
	.A(rs2[12]),
	.FCI(un11_cmp_cry_11_Z)
);
defparam un11_cmp_cry_12.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_13 (
	.FCO(un11_cmp_cry_13_Z),
	.S(un11_cmp_cry_13_S),
	.Y(un11_cmp_cry_13_Y),
	.B(rs1[13]),
	.C(GND),
	.D(GND),
	.A(rs2[13]),
	.FCI(un11_cmp_cry_12_Z)
);
defparam un11_cmp_cry_13.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_14 (
	.FCO(un11_cmp_cry_14_Z),
	.S(un11_cmp_cry_14_S),
	.Y(un11_cmp_cry_14_Y),
	.B(rs1[14]),
	.C(GND),
	.D(GND),
	.A(rs2[14]),
	.FCI(un11_cmp_cry_13_Z)
);
defparam un11_cmp_cry_14.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_15 (
	.FCO(un11_cmp_cry_15_Z),
	.S(un11_cmp_cry_15_S),
	.Y(un11_cmp_cry_15_Y),
	.B(rs1[15]),
	.C(GND),
	.D(GND),
	.A(rs2[15]),
	.FCI(un11_cmp_cry_14_Z)
);
defparam un11_cmp_cry_15.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_16 (
	.FCO(un11_cmp_cry_16_Z),
	.S(un11_cmp_cry_16_S),
	.Y(un11_cmp_cry_16_Y),
	.B(rs1[16]),
	.C(GND),
	.D(GND),
	.A(rs2[16]),
	.FCI(un11_cmp_cry_15_Z)
);
defparam un11_cmp_cry_16.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_17 (
	.FCO(un11_cmp_cry_17_Z),
	.S(un11_cmp_cry_17_S),
	.Y(un11_cmp_cry_17_Y),
	.B(rs1[17]),
	.C(GND),
	.D(GND),
	.A(rs2[17]),
	.FCI(un11_cmp_cry_16_Z)
);
defparam un11_cmp_cry_17.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_18 (
	.FCO(un11_cmp_cry_18_Z),
	.S(un11_cmp_cry_18_S),
	.Y(un11_cmp_cry_18_Y),
	.B(rs1[18]),
	.C(GND),
	.D(GND),
	.A(rs2[18]),
	.FCI(un11_cmp_cry_17_Z)
);
defparam un11_cmp_cry_18.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_19 (
	.FCO(un11_cmp_cry_19_Z),
	.S(un11_cmp_cry_19_S),
	.Y(un11_cmp_cry_19_Y),
	.B(rs1[19]),
	.C(GND),
	.D(GND),
	.A(rs2[19]),
	.FCI(un11_cmp_cry_18_Z)
);
defparam un11_cmp_cry_19.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_20 (
	.FCO(un11_cmp_cry_20_Z),
	.S(un11_cmp_cry_20_S),
	.Y(un11_cmp_cry_20_Y),
	.B(rs1[20]),
	.C(GND),
	.D(GND),
	.A(rs2[20]),
	.FCI(un11_cmp_cry_19_Z)
);
defparam un11_cmp_cry_20.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_21 (
	.FCO(un11_cmp_cry_21_Z),
	.S(un11_cmp_cry_21_S),
	.Y(un11_cmp_cry_21_Y),
	.B(rs1[21]),
	.C(GND),
	.D(GND),
	.A(rs2[21]),
	.FCI(un11_cmp_cry_20_Z)
);
defparam un11_cmp_cry_21.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_22 (
	.FCO(un11_cmp_cry_22_Z),
	.S(un11_cmp_cry_22_S),
	.Y(un11_cmp_cry_22_Y),
	.B(rs1[22]),
	.C(GND),
	.D(GND),
	.A(rs2[22]),
	.FCI(un11_cmp_cry_21_Z)
);
defparam un11_cmp_cry_22.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_23 (
	.FCO(un11_cmp_cry_23_Z),
	.S(un11_cmp_cry_23_S),
	.Y(un11_cmp_cry_23_Y),
	.B(rs1[23]),
	.C(GND),
	.D(GND),
	.A(rs2[23]),
	.FCI(un11_cmp_cry_22_Z)
);
defparam un11_cmp_cry_23.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_24 (
	.FCO(un11_cmp_cry_24_Z),
	.S(un11_cmp_cry_24_S),
	.Y(un11_cmp_cry_24_Y),
	.B(rs1[24]),
	.C(GND),
	.D(GND),
	.A(rs2[24]),
	.FCI(un11_cmp_cry_23_Z)
);
defparam un11_cmp_cry_24.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_25 (
	.FCO(un11_cmp_cry_25_Z),
	.S(un11_cmp_cry_25_S),
	.Y(un11_cmp_cry_25_Y),
	.B(rs1[25]),
	.C(GND),
	.D(GND),
	.A(rs2[25]),
	.FCI(un11_cmp_cry_24_Z)
);
defparam un11_cmp_cry_25.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_26 (
	.FCO(un11_cmp_cry_26_Z),
	.S(un11_cmp_cry_26_S),
	.Y(un11_cmp_cry_26_Y),
	.B(rs1[26]),
	.C(GND),
	.D(GND),
	.A(rs2[26]),
	.FCI(un11_cmp_cry_25_Z)
);
defparam un11_cmp_cry_26.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_27 (
	.FCO(un11_cmp_cry_27_Z),
	.S(un11_cmp_cry_27_S),
	.Y(un11_cmp_cry_27_Y),
	.B(rs1[27]),
	.C(GND),
	.D(GND),
	.A(rs2[27]),
	.FCI(un11_cmp_cry_26_Z)
);
defparam un11_cmp_cry_27.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_28 (
	.FCO(un11_cmp_cry_28_Z),
	.S(un11_cmp_cry_28_S),
	.Y(un11_cmp_cry_28_Y),
	.B(rs1[28]),
	.C(GND),
	.D(GND),
	.A(rs2[28]),
	.FCI(un11_cmp_cry_27_Z)
);
defparam un11_cmp_cry_28.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_29 (
	.FCO(un11_cmp_cry_29_Z),
	.S(un11_cmp_cry_29_S),
	.Y(un11_cmp_cry_29_Y),
	.B(rs1[29]),
	.C(GND),
	.D(GND),
	.A(rs2[29]),
	.FCI(un11_cmp_cry_28_Z)
);
defparam un11_cmp_cry_29.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_30 (
	.FCO(un11_cmp_cry_30_Z),
	.S(un11_cmp_cry_30_S),
	.Y(un11_cmp_cry_30_Y),
	.B(rs1[30]),
	.C(GND),
	.D(GND),
	.A(rs2[30]),
	.FCI(un11_cmp_cry_29_Z)
);
defparam un11_cmp_cry_30.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_31 (
	.FCO(un11_cmp_cry_31_Z),
	.S(un11_cmp_cry_31_S),
	.Y(un11_cmp_cry_31_Y),
	.B(rs1[31]),
	.C(GND),
	.D(GND),
	.A(rs2[31]),
	.FCI(un11_cmp_cry_30_Z)
);
defparam un11_cmp_cry_31.INIT=20'h5AA55;
// @24:101
  ARI1 un11_cmp_cry_32 (
	.FCO(alu_cmp_0),
	.S(un11_cmp_cry_32_S),
	.Y(un11_cmp_cry_32_Y),
	.B(alu_unsigned),
	.C(rs2[31]),
	.D(GND),
	.A(rs1[31]),
	.FCI(un11_cmp_cry_31_Z)
);
defparam un11_cmp_cry_32.INIT=20'h5EEBB;
// @24:100
  ARI1 un1_cmp_0_I_1 (
	.FCO(un1_cmp_0_data_tmp[0]),
	.S(un1_cmp_0_I_1_S),
	.Y(un1_cmp_0_I_1_Y),
	.B(rs1[0]),
	.C(rs1[1]),
	.D(rs2[0]),
	.A(rs2[1]),
	.FCI(GND)
);
defparam un1_cmp_0_I_1.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_9 (
	.FCO(un1_cmp_0_data_tmp[1]),
	.S(un1_cmp_0_I_9_S),
	.Y(un1_cmp_0_I_9_Y),
	.B(rs1[2]),
	.C(rs1[3]),
	.D(rs2[2]),
	.A(rs2[3]),
	.FCI(un1_cmp_0_data_tmp[0])
);
defparam un1_cmp_0_I_9.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_15 (
	.FCO(un1_cmp_0_data_tmp[2]),
	.S(un1_cmp_0_I_15_S),
	.Y(un1_cmp_0_I_15_Y),
	.B(rs1[4]),
	.C(rs1[5]),
	.D(rs2[4]),
	.A(rs2[5]),
	.FCI(un1_cmp_0_data_tmp[1])
);
defparam un1_cmp_0_I_15.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_51 (
	.FCO(un1_cmp_0_data_tmp[3]),
	.S(un1_cmp_0_I_51_S),
	.Y(un1_cmp_0_I_51_Y),
	.B(rs1[6]),
	.C(rs1[7]),
	.D(rs2[6]),
	.A(rs2[7]),
	.FCI(un1_cmp_0_data_tmp[2])
);
defparam un1_cmp_0_I_51.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_75 (
	.FCO(un1_cmp_0_data_tmp[4]),
	.S(un1_cmp_0_I_75_S),
	.Y(un1_cmp_0_I_75_Y),
	.B(rs1[8]),
	.C(rs1[9]),
	.D(rs2[8]),
	.A(rs2[9]),
	.FCI(un1_cmp_0_data_tmp[3])
);
defparam un1_cmp_0_I_75.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_33 (
	.FCO(un1_cmp_0_data_tmp[5]),
	.S(un1_cmp_0_I_33_S),
	.Y(un1_cmp_0_I_33_Y),
	.B(rs1[10]),
	.C(rs1[11]),
	.D(rs2[10]),
	.A(rs2[11]),
	.FCI(un1_cmp_0_data_tmp[4])
);
defparam un1_cmp_0_I_33.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_39 (
	.FCO(un1_cmp_0_data_tmp[6]),
	.S(un1_cmp_0_I_39_S),
	.Y(un1_cmp_0_I_39_Y),
	.B(rs1[12]),
	.C(rs1[13]),
	.D(rs2[12]),
	.A(rs2[13]),
	.FCI(un1_cmp_0_data_tmp[5])
);
defparam un1_cmp_0_I_39.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_27 (
	.FCO(un1_cmp_0_data_tmp[7]),
	.S(un1_cmp_0_I_27_S),
	.Y(un1_cmp_0_I_27_Y),
	.B(rs1[14]),
	.C(rs1[15]),
	.D(rs2[14]),
	.A(rs2[15]),
	.FCI(un1_cmp_0_data_tmp[6])
);
defparam un1_cmp_0_I_27.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_93 (
	.FCO(un1_cmp_0_data_tmp[8]),
	.S(un1_cmp_0_I_93_S),
	.Y(un1_cmp_0_I_93_Y),
	.B(rs1[16]),
	.C(rs1[17]),
	.D(rs2[16]),
	.A(rs2[17]),
	.FCI(un1_cmp_0_data_tmp[7])
);
defparam un1_cmp_0_I_93.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_57 (
	.FCO(un1_cmp_0_data_tmp[9]),
	.S(un1_cmp_0_I_57_S),
	.Y(un1_cmp_0_I_57_Y),
	.B(rs1[18]),
	.C(rs1[19]),
	.D(rs2[18]),
	.A(rs2[19]),
	.FCI(un1_cmp_0_data_tmp[8])
);
defparam un1_cmp_0_I_57.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_63 (
	.FCO(un1_cmp_0_data_tmp[10]),
	.S(un1_cmp_0_I_63_S),
	.Y(un1_cmp_0_I_63_Y),
	.B(rs1[20]),
	.C(rs1[21]),
	.D(rs2[20]),
	.A(rs2[21]),
	.FCI(un1_cmp_0_data_tmp[9])
);
defparam un1_cmp_0_I_63.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_21 (
	.FCO(un1_cmp_0_data_tmp[11]),
	.S(un1_cmp_0_I_21_S),
	.Y(un1_cmp_0_I_21_Y),
	.B(rs1[22]),
	.C(rs1[23]),
	.D(rs2[22]),
	.A(rs2[23]),
	.FCI(un1_cmp_0_data_tmp[10])
);
defparam un1_cmp_0_I_21.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_69 (
	.FCO(un1_cmp_0_data_tmp[12]),
	.S(un1_cmp_0_I_69_S),
	.Y(un1_cmp_0_I_69_Y),
	.B(rs1[24]),
	.C(rs1[25]),
	.D(rs2[24]),
	.A(rs2[25]),
	.FCI(un1_cmp_0_data_tmp[11])
);
defparam un1_cmp_0_I_69.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_81 (
	.FCO(un1_cmp_0_data_tmp[13]),
	.S(un1_cmp_0_I_81_S),
	.Y(un1_cmp_0_I_81_Y),
	.B(rs1[26]),
	.C(rs1[27]),
	.D(rs2[26]),
	.A(rs2[27]),
	.FCI(un1_cmp_0_data_tmp[12])
);
defparam un1_cmp_0_I_81.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_87 (
	.FCO(un1_cmp_0_data_tmp[14]),
	.S(un1_cmp_0_I_87_S),
	.Y(un1_cmp_0_I_87_Y),
	.B(rs1[28]),
	.C(rs1[29]),
	.D(rs2[28]),
	.A(rs2[29]),
	.FCI(un1_cmp_0_data_tmp[13])
);
defparam un1_cmp_0_I_87.INIT=20'h68421;
// @24:100
  ARI1 un1_cmp_0_I_45 (
	.FCO(un1_cmp_0_data_tmp_0),
	.S(un1_cmp_0_I_45_S),
	.Y(un1_cmp_0_I_45_Y),
	.B(rs1[30]),
	.C(rs1[31]),
	.D(rs2[30]),
	.A(rs2[31]),
	.FCI(un1_cmp_0_data_tmp[14])
);
defparam un1_cmp_0_I_45.INIT=20'h68421;
// @24:116
  ARI1 addsub_res_s_0_1394 (
	.FCO(addsub_res_s_0_1394_FCO),
	.S(addsub_res_s_0_1394_S),
	.Y(addsub_res_s_0_1394_Y),
	.B(alu_sub),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam addsub_res_s_0_1394.INIT=20'h4AA00;
// @24:116
  ARI1 addsub_res_cry_0 (
	.FCO(addsub_res_cry_0_Z),
	.S(alu_add[0]),
	.Y(addsub_res_cry_0_Y),
	.B(alu_opa_mux),
	.C(N_3_0),
	.D(alu_sub),
	.A(rs1[0]),
	.FCI(addsub_res_s_0_1394_FCO)
);
defparam addsub_res_cry_0.INIT=20'h596C3;
// @24:116
  ARI1 addsub_res_cry_1 (
	.FCO(addsub_res_cry_1_Z),
	.S(alu_add[1]),
	.Y(addsub_res_cry_1_Y),
	.B(N_877),
	.C(alu_sub),
	.D(GND),
	.A(N_873_i),
	.FCI(addsub_res_cry_0_Z)
);
defparam addsub_res_cry_1.INIT=20'h56699;
// @24:116
  ARI1 addsub_res_cry_2 (
	.FCO(addsub_res_cry_2_Z),
	.S(alu_add[2]),
	.Y(addsub_res_cry_2_Y),
	.B(N_863),
	.C(alu_sub),
	.D(GND),
	.A(N_53_0),
	.FCI(addsub_res_cry_1_Z)
);
defparam addsub_res_cry_2.INIT=20'h56699;
// @24:116
  ARI1 addsub_res_cry_3 (
	.FCO(addsub_res_cry_3_Z),
	.S(alu_add[3]),
	.Y(addsub_res_cry_3_Y),
	.B(alu_opa_mux),
	.C(curr_pc[3]),
	.D(rs1[3]),
	.A(m30_0),
	.FCI(addsub_res_cry_2_Z)
);
defparam addsub_res_cry_3.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_4 (
	.FCO(addsub_res_cry_4_Z),
	.S(alu_add[4]),
	.Y(addsub_res_cry_4_Y),
	.B(alu_opa_mux),
	.C(curr_pc[4]),
	.D(rs1[4]),
	.A(m28_0),
	.FCI(addsub_res_cry_3_Z)
);
defparam addsub_res_cry_4.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_5 (
	.FCO(addsub_res_cry_5_Z),
	.S(alu_add[5]),
	.Y(addsub_res_cry_5_Y),
	.B(alu_opa_mux),
	.C(curr_pc[5]),
	.D(rs1[5]),
	.A(m29_0_0),
	.FCI(addsub_res_cry_4_Z)
);
defparam addsub_res_cry_5.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_6 (
	.FCO(addsub_res_cry_6_Z),
	.S(alu_add[6]),
	.Y(addsub_res_cry_6_Y),
	.B(alu_opa_mux),
	.C(curr_pc[6]),
	.D(rs1[6]),
	.A(m24),
	.FCI(addsub_res_cry_5_Z)
);
defparam addsub_res_cry_6.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_7 (
	.FCO(addsub_res_cry_7_Z),
	.S(alu_add[7]),
	.Y(addsub_res_cry_7_Y),
	.B(alu_opa_mux),
	.C(curr_pc[7]),
	.D(rs1[7]),
	.A(m25_Z),
	.FCI(addsub_res_cry_6_Z)
);
defparam addsub_res_cry_7.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_8 (
	.FCO(addsub_res_cry_8_Z),
	.S(alu_add[8]),
	.Y(addsub_res_cry_8_Y),
	.B(alu_opa_mux),
	.C(curr_pc[8]),
	.D(rs1[8]),
	.A(N_214_i),
	.FCI(addsub_res_cry_7_Z)
);
defparam addsub_res_cry_8.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_9 (
	.FCO(addsub_res_cry_9_Z),
	.S(alu_add[9]),
	.Y(addsub_res_cry_9_Y),
	.B(alu_opa_mux),
	.C(curr_pc[9]),
	.D(rs1[9]),
	.A(m26_Z),
	.FCI(addsub_res_cry_8_Z)
);
defparam addsub_res_cry_9.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_10 (
	.FCO(addsub_res_cry_10_Z),
	.S(alu_add[10]),
	.Y(addsub_res_cry_10_Y),
	.B(alu_opa_mux),
	.C(curr_pc[10]),
	.D(rs1[10]),
	.A(m30),
	.FCI(addsub_res_cry_9_Z)
);
defparam addsub_res_cry_10.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_11 (
	.FCO(addsub_res_cry_11_Z),
	.S(alu_add[11]),
	.Y(addsub_res_cry_11_Y),
	.B(alu_opa_mux),
	.C(curr_pc[11]),
	.D(rs1[11]),
	.A(N_1036_i),
	.FCI(addsub_res_cry_10_Z)
);
defparam addsub_res_cry_11.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_12 (
	.FCO(addsub_res_cry_12_Z),
	.S(alu_add[12]),
	.Y(addsub_res_cry_12_Y),
	.B(alu_opa_mux),
	.C(curr_pc[12]),
	.D(rs1[12]),
	.A(m31_2),
	.FCI(addsub_res_cry_11_Z)
);
defparam addsub_res_cry_12.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_13 (
	.FCO(addsub_res_cry_13_Z),
	.S(alu_add[13]),
	.Y(addsub_res_cry_13_Y),
	.B(alu_opa_mux),
	.C(curr_pc[13]),
	.D(rs1[13]),
	.A(N_215_i),
	.FCI(addsub_res_cry_12_Z)
);
defparam addsub_res_cry_13.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_14 (
	.FCO(addsub_res_cry_14_Z),
	.S(alu_add[14]),
	.Y(addsub_res_cry_14_Y),
	.B(alu_opa_mux),
	.C(curr_pc[14]),
	.D(rs1[14]),
	.A(m32_1z),
	.FCI(addsub_res_cry_13_Z)
);
defparam addsub_res_cry_14.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_15 (
	.FCO(addsub_res_cry_15_Z),
	.S(alu_add[15]),
	.Y(addsub_res_cry_15_Y),
	.B(alu_opa_mux),
	.C(curr_pc[15]),
	.D(rs1[15]),
	.A(N_868_i),
	.FCI(addsub_res_cry_14_Z)
);
defparam addsub_res_cry_15.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_16 (
	.FCO(addsub_res_cry_16_Z),
	.S(alu_add[16]),
	.Y(addsub_res_cry_16_Y),
	.B(alu_opa_mux),
	.C(curr_pc[16]),
	.D(rs1[16]),
	.A(N_1037_i),
	.FCI(addsub_res_cry_15_Z)
);
defparam addsub_res_cry_16.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_17 (
	.FCO(addsub_res_cry_17_Z),
	.S(alu_add[17]),
	.Y(addsub_res_cry_17_Y),
	.B(alu_opa_mux),
	.C(curr_pc[17]),
	.D(rs1[17]),
	.A(addsub_res_cry_17_RNO_Z),
	.FCI(addsub_res_cry_16_Z)
);
defparam addsub_res_cry_17.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_18 (
	.FCO(addsub_res_cry_18_Z),
	.S(alu_add[18]),
	.Y(addsub_res_cry_18_Y),
	.B(alu_opa_mux),
	.C(curr_pc[18]),
	.D(rs1[18]),
	.A(N_869_i),
	.FCI(addsub_res_cry_17_Z)
);
defparam addsub_res_cry_18.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_19 (
	.FCO(addsub_res_cry_19_Z),
	.S(alu_add[19]),
	.Y(addsub_res_cry_19_Y),
	.B(alu_opa_mux),
	.C(curr_pc[19]),
	.D(rs1[19]),
	.A(addsub_res_cry_19_RNO_Z),
	.FCI(addsub_res_cry_18_Z)
);
defparam addsub_res_cry_19.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_20 (
	.FCO(addsub_res_cry_20_Z),
	.S(alu_add[20]),
	.Y(addsub_res_cry_20_Y),
	.B(alu_opa_mux),
	.C(curr_pc[20]),
	.D(rs1[20]),
	.A(m31_Z),
	.FCI(addsub_res_cry_19_Z)
);
defparam addsub_res_cry_20.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_21 (
	.FCO(addsub_res_cry_21_Z),
	.S(alu_add[21]),
	.Y(addsub_res_cry_21_Y),
	.B(alu_opa_mux),
	.C(curr_pc[21]),
	.D(rs1[21]),
	.A(m32_0),
	.FCI(addsub_res_cry_20_Z)
);
defparam addsub_res_cry_21.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_22 (
	.FCO(addsub_res_cry_22_Z),
	.S(alu_add[22]),
	.Y(addsub_res_cry_22_Y),
	.B(alu_opa_mux),
	.C(curr_pc[22]),
	.D(rs1[22]),
	.A(m27),
	.FCI(addsub_res_cry_21_Z)
);
defparam addsub_res_cry_22.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_23 (
	.FCO(addsub_res_cry_23_Z),
	.S(alu_add[23]),
	.Y(addsub_res_cry_23_Y),
	.B(alu_opa_mux),
	.C(curr_pc[23]),
	.D(rs1[23]),
	.A(m28),
	.FCI(addsub_res_cry_22_Z)
);
defparam addsub_res_cry_23.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_24 (
	.FCO(addsub_res_cry_24_Z),
	.S(alu_add[24]),
	.Y(addsub_res_cry_24_Y),
	.B(alu_opa_mux),
	.C(curr_pc[24]),
	.D(rs1[24]),
	.A(N_13_0_i),
	.FCI(addsub_res_cry_23_Z)
);
defparam addsub_res_cry_24.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_25 (
	.FCO(addsub_res_cry_25_Z),
	.S(alu_add[25]),
	.Y(addsub_res_cry_25_Y),
	.B(alu_opa_mux),
	.C(curr_pc[25]),
	.D(rs1[25]),
	.A(addsub_res_cry_25_RNO_Z),
	.FCI(addsub_res_cry_24_Z)
);
defparam addsub_res_cry_25.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_26 (
	.FCO(addsub_res_cry_26_Z),
	.S(alu_add[26]),
	.Y(addsub_res_cry_26_Y),
	.B(alu_opa_mux),
	.C(curr_pc[26]),
	.D(rs1[26]),
	.A(N_870_i),
	.FCI(addsub_res_cry_25_Z)
);
defparam addsub_res_cry_26.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_27 (
	.FCO(addsub_res_cry_27_Z),
	.S(alu_add[27]),
	.Y(addsub_res_cry_27_Y),
	.B(alu_opa_mux),
	.C(curr_pc[27]),
	.D(rs1[27]),
	.A(m33_1),
	.FCI(addsub_res_cry_26_Z)
);
defparam addsub_res_cry_27.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_28 (
	.FCO(addsub_res_cry_28_Z),
	.S(alu_add[28]),
	.Y(addsub_res_cry_28_Y),
	.B(alu_opa_mux),
	.C(curr_pc[28]),
	.D(rs1[28]),
	.A(m34),
	.FCI(addsub_res_cry_27_Z)
);
defparam addsub_res_cry_28.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_29 (
	.FCO(addsub_res_cry_29_Z),
	.S(alu_add[29]),
	.Y(addsub_res_cry_29_Y),
	.B(alu_opa_mux),
	.C(curr_pc[29]),
	.D(rs1[29]),
	.A(m35_1),
	.FCI(addsub_res_cry_28_Z)
);
defparam addsub_res_cry_29.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_cry_30 (
	.FCO(addsub_res_cry_30_Z),
	.S(alu_add[30]),
	.Y(addsub_res_cry_30_Y),
	.B(alu_opa_mux),
	.C(curr_pc[30]),
	.D(rs1[30]),
	.A(addsub_res_cry_30_RNO_Z),
	.FCI(addsub_res_cry_29_Z)
);
defparam addsub_res_cry_30.INIT=20'h527D8;
// @24:116
  ARI1 addsub_res_s_32 (
	.FCO(addsub_res_s_32_FCO),
	.S(addsub_res[32]),
	.Y(addsub_res_s_32_Y),
	.B(alu_unsigned),
	.C(N_365_0_i_Z),
	.D(alu_sub),
	.A(N_212),
	.FCI(addsub_res_cry_31_Z)
);
defparam addsub_res_s_32.INIT=20'h4B4E1;
// @24:116
  ARI1 addsub_res_cry_31 (
	.FCO(addsub_res_cry_31_Z),
	.S(alu_add[31]),
	.Y(addsub_res_cry_31_Y),
	.B(N_212),
	.C(alu_sub),
	.D(GND),
	.A(N_365_0_i_Z),
	.FCI(addsub_res_cry_30_Z)
);
defparam addsub_res_cry_31.INIT=20'h56699;
// @24:127
  ARI1 \res_o_7_1_0_wmux_0[0]  (
	.FCO(res_o_7_1_0_0_co1[0]),
	.S(res_o_7_1_0_wmux_0_S[0]),
	.Y(res_o_7_1_0_wmux_0_Y[0]),
	.B(alu_op[1]),
	.C(addsub_res[32]),
	.D(res_o_8[0]),
	.A(res_o_7_1_0_0_y0[0]),
	.FCI(res_o_7_1_0_0_co0[0])
);
defparam \res_o_7_1_0_wmux_0[0] .INIT=20'h0F588;
// @24:127
  ARI1 \res_o_7_1_0_0_wmux[0]  (
	.FCO(res_o_7_1_0_0_co0[0]),
	.S(res_o_7_1_0_0_wmux_S[0]),
	.Y(res_o_7_1_0_0_y0[0]),
	.B(alu_op[1]),
	.C(alu_add[0]),
	.D(res_o_6[0]),
	.A(alu_op[2]),
	.FCI(VCC)
);
defparam \res_o_7_1_0_0_wmux[0] .INIT=20'h0FA44;
// @24:127
  CFG4 \res_o_7_2_1_1[23]  (
	.A(rs1[23]),
	.B(sreg[23]),
	.C(alu_op[2]),
	.D(done_ff),
	.Y(res_o_7_2_1_0[23])
);
defparam \res_o_7_2_1_1[23] .INIT=16'h535F;
// @24:127
  CFG4 \res_o_7_2_1_1[29]  (
	.A(rs1[29]),
	.B(sreg_27),
	.C(alu_op[2]),
	.D(done_ff),
	.Y(res_o_7_2_1_0[29])
);
defparam \res_o_7_2_1_1[29] .INIT=16'h535F;
// @24:127
  CFG4 \res_o_7_2_1_1[7]  (
	.A(rs1[7]),
	.B(sreg[7]),
	.C(alu_op[2]),
	.D(done_ff),
	.Y(res_o_7_2_1_0[7])
);
defparam \res_o_7_2_1_1[7] .INIT=16'h535F;
// @24:127
  CFG4 \res_o_7_2_1_1[0]  (
	.A(rs1[0]),
	.B(sreg[0]),
	.C(alu_op[2]),
	.D(done_ff),
	.Y(res_o_7_2_1_0[0])
);
defparam \res_o_7_2_1_1[0] .INIT=16'h535F;
  CFG3 m286 (
	.A(arbiter_req),
	.B(m286_1_Z),
	.C(m277),
	.Y(rdata_o_11[13])
);
defparam m286.INIT=8'h02;
  CFG4 m286_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_284),
	.D(N_509_mux),
	.Y(m286_1_Z)
);
defparam m286_1.INIT=16'h40EA;
  CFG3 m294 (
	.A(arbiter_req),
	.B(m294_1_Z),
	.C(m277),
	.Y(rdata_o_11[11])
);
defparam m294.INIT=8'h02;
  CFG4 m294_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_292),
	.D(N_519_mux),
	.Y(m294_1_Z)
);
defparam m294_1.INIT=16'h40EA;
  CFG3 m302 (
	.A(arbiter_req),
	.B(m302_1_Z),
	.C(m277),
	.Y(rdata_o_11[9])
);
defparam m302.INIT=8'h02;
  CFG4 m302_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_300),
	.D(N_505_mux),
	.Y(m302_1_Z)
);
defparam m302_1.INIT=16'h40EA;
  CFG3 m298 (
	.A(arbiter_req),
	.B(m298_1_Z),
	.C(m277),
	.Y(rdata_o_11[10])
);
defparam m298.INIT=8'h02;
  CFG4 m298_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_296),
	.D(N_518_mux),
	.Y(m298_1_Z)
);
defparam m298_1.INIT=16'h40EA;
  CFG3 m282 (
	.A(arbiter_req),
	.B(m282_1_Z),
	.C(m277),
	.Y(rdata_o_11[14])
);
defparam m282.INIT=8'h02;
  CFG4 m282_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_280),
	.D(N_510_mux),
	.Y(m282_1_Z)
);
defparam m282_1.INIT=16'h40EA;
  CFG3 m306 (
	.A(arbiter_req),
	.B(m306_1_Z),
	.C(m277),
	.Y(rdata_o_11[8])
);
defparam m306.INIT=8'h02;
  CFG4 m306_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_304),
	.D(N_517_mux),
	.Y(m306_1_Z)
);
defparam m306_1.INIT=16'h40EA;
  CFG3 m290 (
	.A(arbiter_req),
	.B(m290_1_Z),
	.C(m277),
	.Y(rdata_o_11[12])
);
defparam m290.INIT=8'h02;
  CFG4 m290_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_288),
	.D(N_508_mux),
	.Y(m290_1_Z)
);
defparam m290_1.INIT=16'h40EA;
  CFG3 m278 (
	.A(arbiter_req),
	.B(m278_1_Z),
	.C(m277),
	.Y(rdata_o_11[15])
);
defparam m278.INIT=8'h02;
  CFG4 m278_1 (
	.A(ir_funct3_i[1]),
	.B(ir_funct3_i[0]),
	.C(N_240),
	.D(N_511_mux),
	.Y(m278_1_Z)
);
defparam m278_1.INIT=16'h40EA;
  CFG4 m152_3 (
	.A(data[6]),
	.B(rden),
	.C(m152_3_1_Z),
	.D(rdata[6]),
	.Y(m152_3_Z)
);
defparam m152_3.INIT=16'h1050;
  CFG4 m152_3_1 (
	.A(data_0[6]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata_0[6]),
	.D(data_1[6]),
	.Y(m152_3_1_Z)
);
defparam m152_3_1.INIT=16'h0015;
  CFG4 m128_3 (
	.A(data[2]),
	.B(rden),
	.C(m128_3_1_Z),
	.D(rdata[2]),
	.Y(m128_3_Z)
);
defparam m128_3.INIT=16'h1050;
  CFG4 m128_3_1 (
	.A(data_0[2]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata_0[2]),
	.D(data_1[2]),
	.Y(m128_3_1_Z)
);
defparam m128_3_1.INIT=16'h0015;
  CFG4 m134_3 (
	.A(data[3]),
	.B(rden),
	.C(m134_3_1_Z),
	.D(rdata[3]),
	.Y(m134_3_Z)
);
defparam m134_3.INIT=16'h1050;
  CFG4 m134_3_1 (
	.A(data_0[3]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata_0[3]),
	.D(data_1[3]),
	.Y(m134_3_1_Z)
);
defparam m134_3_1.INIT=16'h0015;
// @24:127
  CFG4 \res_o_7_2[0]  (
	.A(res_o_7_2_1_0[0]),
	.B(N_3_0),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_Z[0])
);
defparam \res_o_7_2[0] .INIT=16'h7530;
// @24:127
  CFG3 \res_o_7_2_cZ[15]  (
	.A(m37_0_Z),
	.B(res_o_7_2_1[15]),
	.C(alu_op[1]),
	.Y(res_o_7_2[15])
);
defparam \res_o_7_2_cZ[15] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[15]  (
	.A(sreg[15]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_59_i),
	.Y(res_o_7_2_1[15])
);
defparam \res_o_7_2_1_0[15] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[15]  (
	.A(res_o_7_2_0_1_Z[15]),
	.B(alu_add[15]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[15])
);
defparam \res_o_7_2_0_cZ[15] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[15]  (
	.A(alu_op[1]),
	.B(rs1[15]),
	.C(m37_0_Z),
	.D(N_8_0_i),
	.Y(res_o_7_2_0_1_Z[15])
);
defparam \res_o_7_2_0_1[15] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[9]  (
	.A(m40),
	.B(res_o_7_2_1[9]),
	.C(alu_op[1]),
	.Y(res_o_7_2[9])
);
defparam \res_o_7_2_cZ[9] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[9]  (
	.A(sreg[9]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_82_i),
	.Y(res_o_7_2_1[9])
);
defparam \res_o_7_2_1_0[9] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[9]  (
	.A(res_o_7_2_0_1_Z[9]),
	.B(alu_add[9]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[9])
);
defparam \res_o_7_2_0_cZ[9] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[9]  (
	.A(rs1[9]),
	.B(alu_op[1]),
	.C(res_o_6[9]),
	.D(m40),
	.Y(res_o_7_2_0_1_Z[9])
);
defparam \res_o_7_2_0_1[9] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[10]  (
	.A(m62_0),
	.B(res_o_7_2_1[10]),
	.C(alu_op[1]),
	.Y(res_o_7_2[10])
);
defparam \res_o_7_2_cZ[10] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[10]  (
	.A(sreg[10]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_100_i),
	.Y(res_o_7_2_1[10])
);
defparam \res_o_7_2_1_0[10] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[10]  (
	.A(res_o_7_2_0_1_Z[10]),
	.B(alu_add[10]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[10])
);
defparam \res_o_7_2_0_cZ[10] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[10]  (
	.A(rs1[10]),
	.B(alu_op[1]),
	.C(res_o_6[10]),
	.D(m62_0),
	.Y(res_o_7_2_0_1_Z[10])
);
defparam \res_o_7_2_0_1[10] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[16]  (
	.A(m22_0_Z),
	.B(res_o_7_2_1[16]),
	.C(alu_op[1]),
	.Y(res_o_7_2[16])
);
defparam \res_o_7_2_cZ[16] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[16]  (
	.A(sreg[16]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_37_0_i),
	.Y(res_o_7_2_1[16])
);
defparam \res_o_7_2_1_0[16] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[16]  (
	.A(res_o_7_2_0_1_Z[16]),
	.B(alu_add[16]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[16])
);
defparam \res_o_7_2_0_cZ[16] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[16]  (
	.A(alu_op[1]),
	.B(rs1[16]),
	.C(m22_0_Z),
	.D(N_1035_i),
	.Y(res_o_7_2_0_1_Z[16])
);
defparam \res_o_7_2_0_1[16] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[17]  (
	.A(m31_1_Z),
	.B(res_o_7_2_1[17]),
	.C(alu_op[1]),
	.Y(res_o_7_2[17])
);
defparam \res_o_7_2_cZ[17] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[17]  (
	.A(sreg[17]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_924_i),
	.Y(res_o_7_2_1[17])
);
defparam \res_o_7_2_1_0[17] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[17]  (
	.A(res_o_7_2_0_1_Z[17]),
	.B(alu_add[17]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[17])
);
defparam \res_o_7_2_0_cZ[17] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[17]  (
	.A(rs1[17]),
	.B(alu_op[1]),
	.C(res_o_6[17]),
	.D(m31_1_Z),
	.Y(res_o_7_2_0_1_Z[17])
);
defparam \res_o_7_2_0_1[17] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[1]  (
	.A(res_o_7_2_1[1]),
	.B(m33_Z),
	.C(alu_op[1]),
	.Y(res_o_7_2[1])
);
defparam \res_o_7_2_cZ[1] .INIT=8'h5C;
// @24:127
  CFG4 \res_o_7_2_1_0[1]  (
	.A(rs1[1]),
	.B(cp_result_0[1]),
	.C(alu_op[2]),
	.D(N_877),
	.Y(res_o_7_2_1[1])
);
defparam \res_o_7_2_1_0[1] .INIT=16'h5303;
// @24:127
  CFG4 \res_o_7_2_0_cZ[1]  (
	.A(res_o_7_2_0_1_Z[1]),
	.B(alu_add[1]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[1])
);
defparam \res_o_7_2_0_cZ[1] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[1]  (
	.A(alu_op[1]),
	.B(rs1[1]),
	.C(m33_Z),
	.D(N_862_i),
	.Y(res_o_7_2_0_1_Z[1])
);
defparam \res_o_7_2_0_1[1] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[14]  (
	.A(m53),
	.B(res_o_7_2_1[14]),
	.C(alu_op[1]),
	.Y(res_o_7_2[14])
);
defparam \res_o_7_2_cZ[14] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[14]  (
	.A(sreg[14]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_1106_i),
	.Y(res_o_7_2_1[14])
);
defparam \res_o_7_2_1_0[14] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[14]  (
	.A(res_o_7_2_0_1_Z[14]),
	.B(alu_add[14]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[14])
);
defparam \res_o_7_2_0_cZ[14] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[14]  (
	.A(rs1[14]),
	.B(alu_op[1]),
	.C(res_o_6_11),
	.D(m53),
	.Y(res_o_7_2_0_1_Z[14])
);
defparam \res_o_7_2_0_1[14] .INIT=16'h47CF;
// @24:127
  CFG4 \res_o_7_2_cZ[7]  (
	.A(res_o_7_2_1_0[7]),
	.B(N_842),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2[7])
);
defparam \res_o_7_2_cZ[7] .INIT=16'h7530;
// @24:127
  CFG4 \res_o_7_2_0_cZ[7]  (
	.A(res_o_7_2_0_1_Z[7]),
	.B(alu_add[7]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[7])
);
defparam \res_o_7_2_0_cZ[7] .INIT=16'hA05C;
// @24:127
  CFG4 \res_o_7_2_0_1[7]  (
	.A(alu_op[1]),
	.B(rs1[7]),
	.C(res_o_6[7]),
	.D(N_842),
	.Y(res_o_7_2_0_1_Z[7])
);
defparam \res_o_7_2_0_1[7] .INIT=16'h058D;
// @24:127
  CFG3 \res_o_7_2_cZ[8]  (
	.A(m356_Z),
	.B(res_o_7_2_1[8]),
	.C(alu_op[1]),
	.Y(res_o_7_2[8])
);
defparam \res_o_7_2_cZ[8] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[8]  (
	.A(sreg[8]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_374_0_i),
	.Y(res_o_7_2_1[8])
);
defparam \res_o_7_2_1_0[8] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[8]  (
	.A(res_o_7_2_0_1_Z[8]),
	.B(alu_add[8]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[8])
);
defparam \res_o_7_2_0_cZ[8] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[8]  (
	.A(alu_op[1]),
	.B(rs1[8]),
	.C(m356_Z),
	.D(N_205_i),
	.Y(res_o_7_2_0_1_Z[8])
);
defparam \res_o_7_2_0_1[8] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[12]  (
	.A(m55_1z),
	.B(res_o_7_2_1[12]),
	.C(alu_op[1]),
	.Y(res_o_7_2[12])
);
defparam \res_o_7_2_cZ[12] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[12]  (
	.A(sreg[12]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_1107_i),
	.Y(res_o_7_2_1[12])
);
defparam \res_o_7_2_1_0[12] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[12]  (
	.A(res_o_7_2_0_1_Z[12]),
	.B(alu_add[12]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[12])
);
defparam \res_o_7_2_0_cZ[12] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[12]  (
	.A(rs1[12]),
	.B(alu_op[1]),
	.C(res_o_6_9),
	.D(m55_1z),
	.Y(res_o_7_2_0_1_Z[12])
);
defparam \res_o_7_2_0_1[12] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[13]  (
	.A(m358_Z),
	.B(res_o_7_2_1[13]),
	.C(alu_op[1]),
	.Y(res_o_7_2[13])
);
defparam \res_o_7_2_cZ[13] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[13]  (
	.A(sreg[13]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_373_i),
	.Y(res_o_7_2_1[13])
);
defparam \res_o_7_2_1_0[13] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[13]  (
	.A(res_o_7_2_0_1_Z[13]),
	.B(alu_add[13]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[13])
);
defparam \res_o_7_2_0_cZ[13] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[13]  (
	.A(alu_op[1]),
	.B(rs1[13]),
	.C(m358_Z),
	.D(N_209_i),
	.Y(res_o_7_2_0_1_Z[13])
);
defparam \res_o_7_2_0_1[13] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[2]  (
	.A(res_o_7_2_1[2]),
	.B(m31_0_Z),
	.C(alu_op[1]),
	.Y(res_o_7_2[2])
);
defparam \res_o_7_2_cZ[2] .INIT=8'h5C;
// @24:127
  CFG4 \res_o_7_2_1_0[2]  (
	.A(rs1[2]),
	.B(cp_result_0[2]),
	.C(alu_op[2]),
	.D(N_863),
	.Y(res_o_7_2_1[2])
);
defparam \res_o_7_2_1_0[2] .INIT=16'h5303;
// @24:127
  CFG4 \res_o_7_2_0_cZ[2]  (
	.A(res_o_7_2_0_1_Z[2]),
	.B(alu_add[2]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[2])
);
defparam \res_o_7_2_0_cZ[2] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[2]  (
	.A(alu_op[1]),
	.B(rs1[2]),
	.C(m31_0_Z),
	.D(N_864_i),
	.Y(res_o_7_2_0_1_Z[2])
);
defparam \res_o_7_2_0_1[2] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[19]  (
	.A(m29_0_Z),
	.B(res_o_7_2_1[19]),
	.C(alu_op[1]),
	.Y(res_o_7_2[19])
);
defparam \res_o_7_2_cZ[19] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[19]  (
	.A(sreg[19]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_923_i),
	.Y(res_o_7_2_1[19])
);
defparam \res_o_7_2_1_0[19] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[19]  (
	.A(res_o_7_2_0_1_Z[19]),
	.B(alu_add[19]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[19])
);
defparam \res_o_7_2_0_cZ[19] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[19]  (
	.A(rs1[19]),
	.B(alu_op[1]),
	.C(res_o_6[19]),
	.D(m29_0_Z),
	.Y(res_o_7_2_0_1_Z[19])
);
defparam \res_o_7_2_0_1[19] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[6]  (
	.A(m44),
	.B(res_o_7_2_1[6]),
	.C(alu_op[1]),
	.Y(res_o_7_2[6])
);
defparam \res_o_7_2_cZ[6] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[6]  (
	.A(sreg[6]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_84_i),
	.Y(res_o_7_2_1[6])
);
defparam \res_o_7_2_1_0[6] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[6]  (
	.A(res_o_7_2_0_1_Z[6]),
	.B(alu_add[6]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[6])
);
defparam \res_o_7_2_0_cZ[6] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[6]  (
	.A(rs1[6]),
	.B(alu_op[1]),
	.C(res_o_6[6]),
	.D(m44),
	.Y(res_o_7_2_0_1_Z[6])
);
defparam \res_o_7_2_0_1[6] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[20]  (
	.A(m60_0),
	.B(res_o_7_2_1[20]),
	.C(alu_op[1]),
	.Y(res_o_7_2[20])
);
defparam \res_o_7_2_cZ[20] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[20]  (
	.A(sreg[20]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_986_i),
	.Y(res_o_7_2_1[20])
);
defparam \res_o_7_2_1_0[20] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[20]  (
	.A(res_o_7_2_0_1_Z[20]),
	.B(alu_add[20]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[20])
);
defparam \res_o_7_2_0_cZ[20] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[20]  (
	.A(rs1[20]),
	.B(alu_op[1]),
	.C(res_o_6[20]),
	.D(m60_0),
	.Y(res_o_7_2_0_1_Z[20])
);
defparam \res_o_7_2_0_1[20] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[21]  (
	.A(m58_0),
	.B(res_o_7_2_1[21]),
	.C(alu_op[1]),
	.Y(res_o_7_2[21])
);
defparam \res_o_7_2_cZ[21] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[21]  (
	.A(sreg[21]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_98_i),
	.Y(res_o_7_2_1[21])
);
defparam \res_o_7_2_1_0[21] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[21]  (
	.A(res_o_7_2_0_1_Z[21]),
	.B(alu_add[21]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[21])
);
defparam \res_o_7_2_0_cZ[21] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[21]  (
	.A(rs1[21]),
	.B(alu_op[1]),
	.C(res_o_6[21]),
	.D(m58_0),
	.Y(res_o_7_2_0_1_Z[21])
);
defparam \res_o_7_2_0_1[21] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[22]  (
	.A(m48),
	.B(res_o_7_2_1[22]),
	.C(alu_op[1]),
	.Y(res_o_7_2[22])
);
defparam \res_o_7_2_cZ[22] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[22]  (
	.A(sreg[22]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_81_i),
	.Y(res_o_7_2_1[22])
);
defparam \res_o_7_2_1_0[22] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[22]  (
	.A(res_o_7_2_0_1_Z[22]),
	.B(alu_add[22]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[22])
);
defparam \res_o_7_2_0_cZ[22] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[22]  (
	.A(rs1[22]),
	.B(alu_op[1]),
	.C(res_o_6[22]),
	.D(m48),
	.Y(res_o_7_2_0_1_Z[22])
);
defparam \res_o_7_2_0_1[22] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[11]  (
	.A(m24_0_Z),
	.B(res_o_7_2_1[11]),
	.C(alu_op[1]),
	.Y(res_o_7_2[11])
);
defparam \res_o_7_2_cZ[11] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[11]  (
	.A(sreg[11]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_1045_i),
	.Y(res_o_7_2_1[11])
);
defparam \res_o_7_2_1_0[11] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[11]  (
	.A(res_o_7_2_0_1_Z[11]),
	.B(alu_add[11]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[11])
);
defparam \res_o_7_2_0_cZ[11] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[11]  (
	.A(alu_op[1]),
	.B(rs1[11]),
	.C(m24_0_Z),
	.D(N_1033_i),
	.Y(res_o_7_2_0_1_Z[11])
);
defparam \res_o_7_2_0_1[11] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[27]  (
	.A(m61_1z),
	.B(res_o_7_2_1[27]),
	.C(alu_op[1]),
	.Y(res_o_7_2[27])
);
defparam \res_o_7_2_cZ[27] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[27]  (
	.A(sreg_25),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_1105_i),
	.Y(res_o_7_2_1[27])
);
defparam \res_o_7_2_1_0[27] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[27]  (
	.A(res_o_7_2_0_1_Z[27]),
	.B(alu_add[27]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[27])
);
defparam \res_o_7_2_0_cZ[27] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[27]  (
	.A(rs1[27]),
	.B(alu_op[1]),
	.C(res_o_6_24),
	.D(m61_1z),
	.Y(res_o_7_2_0_1_Z[27])
);
defparam \res_o_7_2_0_1[27] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[28]  (
	.A(m59),
	.B(res_o_7_2_1[28]),
	.C(alu_op[1]),
	.Y(res_o_7_2[28])
);
defparam \res_o_7_2_cZ[28] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[28]  (
	.A(sreg_26),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_1104_i),
	.Y(res_o_7_2_1[28])
);
defparam \res_o_7_2_1_0[28] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[28]  (
	.A(res_o_7_2_0_1_Z[28]),
	.B(alu_add[28]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[28])
);
defparam \res_o_7_2_0_cZ[28] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[28]  (
	.A(rs1[28]),
	.B(alu_op[1]),
	.C(res_o_6_25),
	.D(m59),
	.Y(res_o_7_2_0_1_Z[28])
);
defparam \res_o_7_2_0_1[28] .INIT=16'h47CF;
// @24:127
  CFG4 \res_o_7_2_cZ[29]  (
	.A(res_o_7_2_1_0[29]),
	.B(N_1094),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2[29])
);
defparam \res_o_7_2_cZ[29] .INIT=16'h7530;
// @24:127
  CFG4 \res_o_7_2_0_cZ[29]  (
	.A(res_o_7_2_0_1_Z[29]),
	.B(alu_add[29]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[29])
);
defparam \res_o_7_2_0_cZ[29] .INIT=16'hA05C;
// @24:127
  CFG4 \res_o_7_2_0_1[29]  (
	.A(alu_op[1]),
	.B(rs1[29]),
	.C(res_o_6_26),
	.D(N_1094),
	.Y(res_o_7_2_0_1_Z[29])
);
defparam \res_o_7_2_0_1[29] .INIT=16'h058D;
// @24:127
  CFG3 \res_o_7_2_cZ[5]  (
	.A(m54_0),
	.B(res_o_7_2_1[5]),
	.C(alu_op[1]),
	.Y(res_o_7_2[5])
);
defparam \res_o_7_2_cZ[5] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[5]  (
	.A(sreg[5]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_101_i),
	.Y(res_o_7_2_1[5])
);
defparam \res_o_7_2_1_0[5] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[5]  (
	.A(res_o_7_2_0_1_Z[5]),
	.B(alu_add[5]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[5])
);
defparam \res_o_7_2_0_cZ[5] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[5]  (
	.A(rs1[5]),
	.B(alu_op[1]),
	.C(res_o_6[5]),
	.D(m54_0),
	.Y(res_o_7_2_0_1_Z[5])
);
defparam \res_o_7_2_0_1[5] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[24]  (
	.A(m20_1_Z),
	.B(res_o_7_2_1[24]),
	.C(alu_op[1]),
	.Y(res_o_7_2[24])
);
defparam \res_o_7_2_cZ[24] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[24]  (
	.A(sreg[24]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_36_0_i),
	.Y(res_o_7_2_1[24])
);
defparam \res_o_7_2_1_0[24] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[24]  (
	.A(res_o_7_2_0_1_Z[24]),
	.B(alu_add[24]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[24])
);
defparam \res_o_7_2_0_cZ[24] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[24]  (
	.A(alu_op[1]),
	.B(rs1[24]),
	.C(m20_1_Z),
	.D(N_10_0_i),
	.Y(res_o_7_2_0_1_Z[24])
);
defparam \res_o_7_2_0_1[24] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[26]  (
	.A(m39_Z),
	.B(res_o_7_2_1[26]),
	.C(alu_op[1]),
	.Y(res_o_7_2[26])
);
defparam \res_o_7_2_cZ[26] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[26]  (
	.A(sreg_24),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_57_i),
	.Y(res_o_7_2_1[26])
);
defparam \res_o_7_2_1_0[26] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[26]  (
	.A(res_o_7_2_0_1_Z[26]),
	.B(alu_add[26]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[26])
);
defparam \res_o_7_2_0_cZ[26] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[26]  (
	.A(alu_op[1]),
	.B(rs1[26]),
	.C(m39_Z),
	.D(N_16_0_i),
	.Y(res_o_7_2_0_1_Z[26])
);
defparam \res_o_7_2_0_1[26] .INIT=16'h2A7F;
// @24:127
  CFG4 \res_o_7_2_cZ[23]  (
	.A(res_o_7_2_1_0[23]),
	.B(N_843),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2[23])
);
defparam \res_o_7_2_cZ[23] .INIT=16'h7530;
// @24:127
  CFG4 \res_o_7_2_0_cZ[23]  (
	.A(res_o_7_2_0_1_Z[23]),
	.B(alu_add[23]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[23])
);
defparam \res_o_7_2_0_cZ[23] .INIT=16'hA05C;
// @24:127
  CFG4 \res_o_7_2_0_1[23]  (
	.A(alu_op[1]),
	.B(rs1[23]),
	.C(res_o_6[23]),
	.D(N_843),
	.Y(res_o_7_2_0_1_Z[23])
);
defparam \res_o_7_2_0_1[23] .INIT=16'h058D;
// @24:127
  CFG3 \res_o_7_2_cZ[25]  (
	.A(m35_0_Z),
	.B(res_o_7_2_1[25]),
	.C(alu_op[1]),
	.Y(res_o_7_2[25])
);
defparam \res_o_7_2_cZ[25] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[25]  (
	.A(sreg[25]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_922_i),
	.Y(res_o_7_2_1[25])
);
defparam \res_o_7_2_1_0[25] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[25]  (
	.A(res_o_7_2_0_1_Z[25]),
	.B(alu_add[25]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[25])
);
defparam \res_o_7_2_0_cZ[25] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[25]  (
	.A(rs1[25]),
	.B(alu_op[1]),
	.C(res_o_6[25]),
	.D(m35_0_Z),
	.Y(res_o_7_2_0_1_Z[25])
);
defparam \res_o_7_2_0_1[25] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[30]  (
	.A(m33_0_Z),
	.B(res_o_7_2_1[30]),
	.C(alu_op[1]),
	.Y(res_o_7_2[30])
);
defparam \res_o_7_2_cZ[30] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[30]  (
	.A(sreg_28),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_921_i),
	.Y(res_o_7_2_1[30])
);
defparam \res_o_7_2_1_0[30] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[30]  (
	.A(res_o_7_2_0_1_Z[30]),
	.B(alu_add[30]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[30])
);
defparam \res_o_7_2_0_cZ[30] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[30]  (
	.A(rs1[30]),
	.B(alu_op[1]),
	.C(res_o_6[30]),
	.D(m33_0_Z),
	.Y(res_o_7_2_0_1_Z[30])
);
defparam \res_o_7_2_0_1[30] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[18]  (
	.A(m35_Z),
	.B(res_o_7_2_1[18]),
	.C(alu_op[1]),
	.Y(res_o_7_2[18])
);
defparam \res_o_7_2_cZ[18] .INIT=8'h3A;
// @24:127
  CFG4 \res_o_7_2_1_0[18]  (
	.A(sreg[18]),
	.B(done_ff),
	.C(alu_op[2]),
	.D(N_58_i),
	.Y(res_o_7_2_1[18])
);
defparam \res_o_7_2_1_0[18] .INIT=16'h07F7;
// @24:127
  CFG4 \res_o_7_2_0_cZ[18]  (
	.A(res_o_7_2_0_1_Z[18]),
	.B(alu_add[18]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[18])
);
defparam \res_o_7_2_0_cZ[18] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[18]  (
	.A(alu_op[1]),
	.B(rs1[18]),
	.C(m35_Z),
	.D(N_865_i),
	.Y(res_o_7_2_0_1_Z[18])
);
defparam \res_o_7_2_0_1[18] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[31]  (
	.A(res_o_7_2_1[31]),
	.B(m360_Z),
	.C(alu_op[1]),
	.Y(res_o_7_2[31])
);
defparam \res_o_7_2_cZ[31] .INIT=8'h5C;
// @24:127
  CFG4 \res_o_7_2_1_0[31]  (
	.A(rs1[31]),
	.B(cp_result_0[31]),
	.C(alu_op[2]),
	.D(N_212),
	.Y(res_o_7_2_1[31])
);
defparam \res_o_7_2_1_0[31] .INIT=16'h5303;
// @24:127
  CFG4 \res_o_7_2_0_cZ[31]  (
	.A(res_o_7_2_0_1_Z[31]),
	.B(alu_add[31]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[31])
);
defparam \res_o_7_2_0_cZ[31] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[31]  (
	.A(alu_op[1]),
	.B(rs1[31]),
	.C(m360_Z),
	.D(N_213_i),
	.Y(res_o_7_2_0_1_Z[31])
);
defparam \res_o_7_2_0_1[31] .INIT=16'h2A7F;
// @24:127
  CFG3 \res_o_7_2_cZ[3]  (
	.A(res_o_7_2_1[3]),
	.B(N_170),
	.C(alu_op[1]),
	.Y(res_o_7_2[3])
);
defparam \res_o_7_2_cZ[3] .INIT=8'h5C;
// @24:127
  CFG4 \res_o_7_2_1_0[3]  (
	.A(rs1[3]),
	.B(cp_result_0[3]),
	.C(alu_op[2]),
	.D(N_1089),
	.Y(res_o_7_2_1[3])
);
defparam \res_o_7_2_1_0[3] .INIT=16'h5303;
// @24:127
  CFG4 \res_o_7_2_0_cZ[3]  (
	.A(res_o_7_2_0_1_Z[3]),
	.B(alu_add[3]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[3])
);
defparam \res_o_7_2_0_cZ[3] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[3]  (
	.A(rs1[3]),
	.B(alu_op[1]),
	.C(res_o_6_0),
	.D(N_170),
	.Y(res_o_7_2_0_1_Z[3])
);
defparam \res_o_7_2_0_1[3] .INIT=16'h47CF;
// @24:127
  CFG3 \res_o_7_2_cZ[4]  (
	.A(res_o_7_2_1[4]),
	.B(N_171),
	.C(alu_op[1]),
	.Y(res_o_7_2[4])
);
defparam \res_o_7_2_cZ[4] .INIT=8'h5C;
// @24:127
  CFG4 \res_o_7_2_1_0[4]  (
	.A(rs1[4]),
	.B(cp_result_0[4]),
	.C(alu_op[2]),
	.D(N_972),
	.Y(res_o_7_2_1[4])
);
defparam \res_o_7_2_1_0[4] .INIT=16'h5303;
// @24:127
  CFG4 \res_o_7_2_0_cZ[4]  (
	.A(res_o_7_2_0_1_Z[4]),
	.B(alu_add[4]),
	.C(alu_op[2]),
	.D(alu_op[1]),
	.Y(res_o_7_2_0[4])
);
defparam \res_o_7_2_0_cZ[4] .INIT=16'h555C;
// @24:127
  CFG4 \res_o_7_2_0_1[4]  (
	.A(rs1[4]),
	.B(alu_op[1]),
	.C(res_o_6[4]),
	.D(N_171),
	.Y(res_o_7_2_0_1_Z[4])
);
defparam \res_o_7_2_0_1[4] .INIT=16'h47CF;
  CFG3 \res_o_7_1_0_wmux_0_RNIEC48[0]  (
	.A(res_o_7_1_0_wmux_0_Y[0]),
	.B(alu_op[0]),
	.C(res_o_7_2_Z[0]),
	.Y(alu_res_0)
);
defparam \res_o_7_1_0_wmux_0_RNIEC48[0] .INIT=8'hB8;
  CFG4 m309 (
	.A(arbiter_req),
	.B(ir_funct3_i[1]),
	.C(N_503_mux),
	.D(N_309_1),
	.Y(rdata_o_11[7])
);
defparam m309.INIT=16'h00A2;
  CFG2 m352 (
	.A(arbiter_req),
	.B(misaligned),
	.Y(N_353_0)
);
defparam m352.INIT=4'h8;
  CFG2 m350 (
	.A(arbiter_req),
	.B(arbiter_err),
	.Y(N_351_0)
);
defparam m350.INIT=4'h8;
  CFG2 m346 (
	.A(buf_adr[1]),
	.B(buf_adr[0]),
	.Y(un106_sysinfo_i[3])
);
defparam m346.INIT=4'h1;
  CFG2 \res_o_7_2_1_0_RNO[3]  (
	.A(done_ff),
	.B(sreg[3]),
	.Y(cp_result_0[3])
);
defparam \res_o_7_2_1_0_RNO[3] .INIT=4'h8;
  CFG2 m349 (
	.A(arbiter_req),
	.B(lsu_req),
	.Y(arbiter_req_2)
);
defparam m349.INIT=4'h4;
  CFG2 \res_o_7_2_1_0_RNO[1]  (
	.A(done_ff),
	.B(sreg[1]),
	.Y(cp_result_0[1])
);
defparam \res_o_7_2_1_0_RNO[1] .INIT=4'h8;
  CFG2 m312_e (
	.A(ir_funct3_i[0]),
	.B(mar[0]),
	.Y(N_522)
);
defparam m312_e.INIT=4'h4;
  CFG2 \res_o_7_2_1_0_RNO[31]  (
	.A(done_ff),
	.B(sreg[31]),
	.Y(cp_result_0[31])
);
defparam \res_o_7_2_1_0_RNO[31] .INIT=4'h8;
  CFG2 \res_o_7_2_1_0_RNO[2]  (
	.A(done_ff),
	.B(sreg_0),
	.Y(cp_result_0[2])
);
defparam \res_o_7_2_1_0_RNO[2] .INIT=4'h8;
  CFG3 m4_0 (
	.A(rs2[2]),
	.B(alu_opb_mux),
	.C(imm[2]),
	.Y(N_863)
);
defparam m4_0.INIT=8'h1D;
  CFG3 m82 (
	.A(rs2[1]),
	.B(alu_opb_mux),
	.C(imm[1]),
	.Y(N_877)
);
defparam m82.INIT=8'h1D;
  CFG3 addsub_res_cry_1_RNO (
	.A(rs1[1]),
	.B(alu_opa_mux),
	.C(curr_pc[1]),
	.Y(N_873_i)
);
defparam addsub_res_cry_1_RNO.INIT=8'hE2;
  CFG3 addsub_res_cry_2_RNO (
	.A(rs1[2]),
	.B(alu_opa_mux),
	.C(curr_pc[2]),
	.Y(N_53_0)
);
defparam addsub_res_cry_2_RNO.INIT=8'hE2;
  CFG3 m211 (
	.A(rs2[31]),
	.B(alu_opb_mux),
	.C(imm[31]),
	.Y(N_212)
);
defparam m211.INIT=8'h1D;
  CFG4 m176_1 (
	.A(data[10]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[10]),
	.D(data_0[10]),
	.Y(m176_1_Z)
);
defparam m176_1.INIT=16'h0015;
  CFG4 m164_1 (
	.A(data[8]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[8]),
	.D(data_0[8]),
	.Y(m164_1_Z)
);
defparam m164_1.INIT=16'h0015;
  CFG4 m182_1 (
	.A(data[11]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[11]),
	.D(data_0[11]),
	.Y(m182_1_Z)
);
defparam m182_1.INIT=16'h0015;
  CFG4 m31_1_0 (
	.A(data[16]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[16]),
	.D(data_0[16]),
	.Y(m31_1_0_Z)
);
defparam m31_1_0.INIT=16'h0015;
  CFG4 m37_1_0 (
	.A(data[16]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[17]),
	.D(data[17]),
	.Y(m37_1)
);
defparam m37_1_0.INIT=16'h0015;
  CFG4 m25_1_0 (
	.A(data[15]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[15]),
	.D(data_0[15]),
	.Y(m25_1)
);
defparam m25_1_0.INIT=16'h0015;
  CFG4 m43_1_0 (
	.A(data[18]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[18]),
	.D(data_0[18]),
	.Y(m43_1)
);
defparam m43_1_0.INIT=16'h0015;
  CFG4 m49_1_0 (
	.A(data[19]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[19]),
	.D(data_0[19]),
	.Y(m49_1)
);
defparam m49_1_0.INIT=16'h0015;
  CFG4 m61_1 (
	.A(data[21]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[21]),
	.D(data_0[21]),
	.Y(m61_1_Z)
);
defparam m61_1.INIT=16'h0015;
  CFG4 m10_1_0 (
	.A(data[30]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[30]),
	.D(data_0[30]),
	.Y(m10_1)
);
defparam m10_1_0.INIT=16'h0015;
  CFG4 m79_1_0 (
	.A(data[24]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[24]),
	.D(data_0[24]),
	.Y(m79_1)
);
defparam m79_1_0.INIT=16'h0015;
  CFG4 m200_1 (
	.A(data[14]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[14]),
	.D(data_0[14]),
	.Y(m200_1_Z)
);
defparam m200_1.INIT=16'h0015;
  CFG4 m67_1_0 (
	.A(data[22]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[22]),
	.D(data_0[22]),
	.Y(m67_1)
);
defparam m67_1_0.INIT=16'h0015;
  CFG4 m55_1_0 (
	.A(data[19]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[20]),
	.D(data[20]),
	.Y(m55_1)
);
defparam m55_1_0.INIT=16'h0015;
  CFG4 m16_1_0 (
	.A(data[31]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[31]),
	.D(data_0[31]),
	.Y(m16_1)
);
defparam m16_1_0.INIT=16'h0015;
  CFG4 m194_1 (
	.A(data[13]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[13]),
	.D(data_0[13]),
	.Y(m194_1_Z)
);
defparam m194_1.INIT=16'h0015;
  CFG4 m170_1 (
	.A(data[9]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[9]),
	.D(data_0[9]),
	.Y(m170_1_Z)
);
defparam m170_1.INIT=16'h0015;
  CFG4 m85_1_0 (
	.A(data[25]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[25]),
	.D(data_0[25]),
	.Y(m85_1)
);
defparam m85_1_0.INIT=16'h0015;
  CFG4 m188_1 (
	.A(data[12]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[12]),
	.D(data_0[12]),
	.Y(m188_1_Z)
);
defparam m188_1.INIT=16'h0015;
  CFG4 m73_1_0 (
	.A(data[23]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[23]),
	.D(data_0[23]),
	.Y(m73_1)
);
defparam m73_1_0.INIT=16'h0015;
  CFG4 m91_1 (
	.A(data[26]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[26]),
	.D(data_0[26]),
	.Y(m91_1_Z)
);
defparam m91_1.INIT=16'h0015;
  CFG3 m101_0 (
	.A(data[28]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[28]),
	.Y(m101_0_Z)
);
defparam m101_0.INIT=8'h15;
  CFG3 m106_0 (
	.A(data[29]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[29]),
	.Y(m106_0_Z)
);
defparam m106_0.INIT=8'h15;
  CFG3 m96_0 (
	.A(data[27]),
	.B(un1_neorv32_int_imem_inst_0),
	.C(rdata[27]),
	.Y(m96_0_Z)
);
defparam m96_0.INIT=8'h15;
  CFG3 m11 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[31]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_12_0)
);
defparam m11.INIT=8'h80;
  CFG3 m56 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[21]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_57_0)
);
defparam m56.INIT=8'h80;
  CFG3 m74 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[24]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_75_0)
);
defparam m74.INIT=8'h80;
  CFG3 m195 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[14]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_196)
);
defparam m195.INIT=8'h80;
  CFG3 m189 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[13]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_190)
);
defparam m189.INIT=8'h80;
  CFG3 m183 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[12]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_184)
);
defparam m183.INIT=8'h80;
  CFG3 m165 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[9]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_166)
);
defparam m165.INIT=8'h80;
  CFG3 m153 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[7]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_154)
);
defparam m153.INIT=8'h80;
  CFG3 m141 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[5]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_142)
);
defparam m141.INIT=8'h80;
  CFG3 m135 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[4]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_136)
);
defparam m135.INIT=8'h80;
  CFG3 m115 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[1]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_116_0)
);
defparam m115.INIT=8'h80;
  CFG3 m102 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[29]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_103_0)
);
defparam m102.INIT=8'h80;
  CFG3 m97 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[28]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_98_0)
);
defparam m97.INIT=8'h80;
  CFG3 m92 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[27]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_93_0)
);
defparam m92.INIT=8'h80;
  CFG3 m86 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[26]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_87_0)
);
defparam m86.INIT=8'h80;
  CFG3 m80 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[25]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_81_0)
);
defparam m80.INIT=8'h80;
  CFG3 m68 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[23]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_69_0)
);
defparam m68.INIT=8'h80;
  CFG3 m62 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[22]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_63_0)
);
defparam m62.INIT=8'h80;
  CFG3 m50 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[20]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_51_0)
);
defparam m50.INIT=8'h80;
  CFG3 m38 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[18]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_39_0)
);
defparam m38.INIT=8'h80;
  CFG3 m5 (
	.A(un106_sysinfo_i[3]),
	.B(sysinfo_0[30]),
	.C(un1_neorv32_sysinfo_inst_0),
	.Y(N_6_0)
);
defparam m5.INIT=8'h80;
// @24:116
  CFG3 N_365_0_i (
	.A(rs1[31]),
	.B(alu_opa_mux),
	.C(curr_pc[31]),
	.Y(N_365_0_i_Z)
);
defparam N_365_0_i.INIT=8'hE2;
  CFG4 addsub_res_cry_18_RNO (
	.A(rs2[18]),
	.B(imm[18]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_869_i)
);
defparam addsub_res_cry_18_RNO.INIT=16'h35CA;
  CFG4 addsub_res_cry_11_RNO (
	.A(rs2[11]),
	.B(imm[11]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_1036_i)
);
defparam addsub_res_cry_11_RNO.INIT=16'h35CA;
  CFG4 m20_1 (
	.A(rs2[24]),
	.B(imm[24]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m20_1_Z)
);
defparam m20_1.INIT=16'hCA00;
  CFG4 addsub_res_cry_24_RNO (
	.A(rs2[24]),
	.B(imm[24]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_13_0_i)
);
defparam addsub_res_cry_24_RNO.INIT=16'h35CA;
  CFG4 m35_0 (
	.A(rs2[25]),
	.B(imm[25]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m35_0_Z)
);
defparam m35_0.INIT=16'hCA00;
  CFG4 m29_0 (
	.A(rs2[19]),
	.B(imm[19]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m29_0_Z)
);
defparam m29_0.INIT=16'hCA00;
  CFG4 addsub_res_cry_25_RNO (
	.A(rs2[25]),
	.B(imm[25]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(addsub_res_cry_25_RNO_Z)
);
defparam addsub_res_cry_25_RNO.INIT=16'h35CA;
  CFG4 addsub_res_cry_19_RNO (
	.A(rs2[19]),
	.B(imm[19]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(addsub_res_cry_19_RNO_Z)
);
defparam addsub_res_cry_19_RNO.INIT=16'h35CA;
  CFG4 \res_o_7_2_0_1_RNO[25]  (
	.A(rs2[25]),
	.B(imm[25]),
	.C(alu_opb_mux),
	.D(rs1[25]),
	.Y(res_o_6[25])
);
defparam \res_o_7_2_0_1_RNO[25] .INIT=16'h35CA;
  CFG4 \res_o_7_2_0_1_RNO[19]  (
	.A(rs2[19]),
	.B(imm[19]),
	.C(alu_opb_mux),
	.D(rs1[19]),
	.Y(res_o_6[19])
);
defparam \res_o_7_2_0_1_RNO[19] .INIT=16'h35CA;
  CFG2 m31_0 (
	.A(N_863),
	.B(alu_op[2]),
	.Y(m31_0_Z)
);
defparam m31_0.INIT=4'h4;
  CFG4 m358 (
	.A(rs2[13]),
	.B(imm[13]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m358_Z)
);
defparam m358.INIT=16'hCA00;
  CFG4 m356 (
	.A(rs2[8]),
	.B(imm[8]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m356_Z)
);
defparam m356.INIT=16'hCA00;
  CFG4 addsub_res_cry_13_RNO (
	.A(rs2[13]),
	.B(imm[13]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_215_i)
);
defparam addsub_res_cry_13_RNO.INIT=16'h35CA;
  CFG4 addsub_res_cry_8_RNO (
	.A(rs2[8]),
	.B(imm[8]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_214_i)
);
defparam addsub_res_cry_8_RNO.INIT=16'h35CA;
  CFG4 m24_0 (
	.A(rs2[11]),
	.B(imm[11]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m24_0_Z)
);
defparam m24_0.INIT=16'hCA00;
  CFG4 m22_0 (
	.A(rs2[16]),
	.B(imm[16]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m22_0_Z)
);
defparam m22_0.INIT=16'hCA00;
  CFG4 addsub_res_cry_16_RNO (
	.A(rs2[16]),
	.B(imm[16]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_1037_i)
);
defparam addsub_res_cry_16_RNO.INIT=16'h35CA;
  CFG4 m33_0 (
	.A(rs2[30]),
	.B(imm[30]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m33_0_Z)
);
defparam m33_0.INIT=16'hCA00;
  CFG4 m31_1 (
	.A(rs2[17]),
	.B(imm[17]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m31_1_Z)
);
defparam m31_1.INIT=16'hCA00;
  CFG4 addsub_res_cry_30_RNO (
	.A(rs2[30]),
	.B(imm[30]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(addsub_res_cry_30_RNO_Z)
);
defparam addsub_res_cry_30_RNO.INIT=16'h35CA;
  CFG4 addsub_res_cry_17_RNO (
	.A(rs2[17]),
	.B(imm[17]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(addsub_res_cry_17_RNO_Z)
);
defparam addsub_res_cry_17_RNO.INIT=16'h35CA;
  CFG4 \res_o_7_2_0_1_RNO[30]  (
	.A(rs2[30]),
	.B(imm[30]),
	.C(alu_opb_mux),
	.D(rs1[30]),
	.Y(res_o_6[30])
);
defparam \res_o_7_2_0_1_RNO[30] .INIT=16'h35CA;
  CFG4 \res_o_7_2_0_1_RNO[17]  (
	.A(rs2[17]),
	.B(imm[17]),
	.C(alu_opb_mux),
	.D(rs1[17]),
	.Y(res_o_6[17])
);
defparam \res_o_7_2_0_1_RNO[17] .INIT=16'h35CA;
  CFG4 m39 (
	.A(rs2[26]),
	.B(imm[26]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m39_Z)
);
defparam m39.INIT=16'hCA00;
  CFG4 m37_0 (
	.A(rs2[15]),
	.B(imm[15]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m37_0_Z)
);
defparam m37_0.INIT=16'hCA00;
  CFG4 m35 (
	.A(rs2[18]),
	.B(imm[18]),
	.C(alu_opb_mux),
	.D(alu_op[2]),
	.Y(m35_Z)
);
defparam m35.INIT=16'hCA00;
  CFG2 m33 (
	.A(N_877),
	.B(alu_op[2]),
	.Y(m33_Z)
);
defparam m33.INIT=4'h4;
  CFG4 addsub_res_cry_26_RNO (
	.A(rs2[26]),
	.B(imm[26]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_870_i)
);
defparam addsub_res_cry_26_RNO.INIT=16'h35CA;
  CFG4 addsub_res_cry_15_RNO (
	.A(rs2[15]),
	.B(imm[15]),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(N_868_i)
);
defparam addsub_res_cry_15_RNO.INIT=16'h35CA;
  CFG2 m360 (
	.A(N_212),
	.B(alu_op[2]),
	.Y(m360_Z)
);
defparam m360.INIT=4'h4;
// @28:108
  CFG3 N_916_i (
	.A(rs2[19]),
	.B(rs2[3]),
	.C(ir_funct3_i[1]),
	.Y(N_916_i_1z)
);
defparam N_916_i.INIT=8'hAC;
// @28:108
  CFG3 N_31_0_i (
	.A(rs2[18]),
	.B(rs2[2]),
	.C(ir_funct3_i[1]),
	.Y(N_31_0_i_1z)
);
defparam N_31_0_i.INIT=8'hAC;
// @28:108
  CFG3 N_915_i (
	.A(rs2[17]),
	.B(rs2[1]),
	.C(ir_funct3_i[1]),
	.Y(N_915_i_1z)
);
defparam N_915_i.INIT=8'hAC;
// @28:108
  CFG3 N_1041_i (
	.A(rs2[16]),
	.B(rs2[0]),
	.C(ir_funct3_i[1]),
	.Y(N_1041_i_1z)
);
defparam N_1041_i.INIT=8'hAC;
  CFG4 m29_1_0 (
	.A(rs2[2]),
	.B(rs2[10]),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_30_0_1)
);
defparam m29_1_0.INIT=16'h0035;
  CFG4 m21_0_1_0 (
	.A(rs2[6]),
	.B(rs2[14]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_913_1)
);
defparam m21_0_1_0.INIT=16'h0305;
  CFG4 m234_1_0 (
	.A(rs2[5]),
	.B(rs2[13]),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(N_235_1)
);
defparam m234_1_0.INIT=16'h0305;
  CFG4 m18_2_1_0 (
	.A(rs2[0]),
	.B(rs2[8]),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_1040_1)
);
defparam m18_2_1_0.INIT=16'h0035;
  CFG4 m25_1_1_0 (
	.A(rs2[1]),
	.B(rs2[9]),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_914_1)
);
defparam m25_1_1_0.INIT=16'h0035;
  CFG4 m230_1_0 (
	.A(rs2[7]),
	.B(rs2[15]),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_231_1)
);
defparam m230_1_0.INIT=16'h0035;
  CFG4 m114_2 (
	.A(data[0]),
	.B(data_0[0]),
	.C(data_1[0]),
	.D(data_2_0),
	.Y(m114_2_Z)
);
defparam m114_2.INIT=16'h0001;
  CFG3 m49_2 (
	.A(rdata_0[19]),
	.B(rden),
	.C(m49_1),
	.Y(m49_2_Z)
);
defparam m49_2.INIT=8'h70;
  CFG4 m140_2 (
	.A(data[4]),
	.B(data_0[4]),
	.C(data_1[4]),
	.D(data_2_4),
	.Y(m140_2_Z)
);
defparam m140_2.INIT=16'h0001;
  CFG4 m158_2 (
	.A(data[7]),
	.B(data_0[7]),
	.C(data_1[7]),
	.D(data_2_7),
	.Y(m158_2_Z)
);
defparam m158_2.INIT=16'h0001;
  CFG4 m146_2 (
	.A(data[5]),
	.B(data_0[5]),
	.C(data_1[5]),
	.D(data_2_5),
	.Y(m146_2_Z)
);
defparam m146_2.INIT=16'h0001;
  CFG4 m120_2 (
	.A(data[1]),
	.B(data_0[1]),
	.C(data_1[1]),
	.D(data_2_0),
	.Y(m120_2_Z)
);
defparam m120_2.INIT=16'h0001;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[24]  (
	.A(rs2[24]),
	.B(imm[24]),
	.C(alu_opb_mux),
	.D(rs1[24]),
	.Y(N_10_0_i)
);
defparam \res_o_7_2_0_1_RNO[24] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[13]  (
	.A(rs2[13]),
	.B(imm[13]),
	.C(alu_opb_mux),
	.D(rs1[13]),
	.Y(N_373_i)
);
defparam \res_o_7_2_1_0_RNO[13] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[17]  (
	.A(rs2[17]),
	.B(imm[17]),
	.C(alu_opb_mux),
	.D(rs1[17]),
	.Y(N_924_i)
);
defparam \res_o_7_2_1_0_RNO[17] .INIT=16'hFFCA;
// @24:127
  CFG2 \res_o_7_2_0_1_RNO[2]  (
	.A(N_863),
	.B(rs1[2]),
	.Y(N_864_i)
);
defparam \res_o_7_2_0_1_RNO[2] .INIT=4'h9;
// @24:127
  CFG2 \res_o_7_2_0_1_RNO[31]  (
	.A(N_212),
	.B(rs1[31]),
	.Y(N_213_i)
);
defparam \res_o_7_2_0_1_RNO[31] .INIT=4'h9;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[26]  (
	.A(rs2[26]),
	.B(imm[26]),
	.C(alu_opb_mux),
	.D(rs1[26]),
	.Y(N_16_0_i)
);
defparam \res_o_7_2_0_1_RNO[26] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[24]  (
	.A(rs2[24]),
	.B(imm[24]),
	.C(alu_opb_mux),
	.D(rs1[24]),
	.Y(N_36_0_i)
);
defparam \res_o_7_2_1_0_RNO[24] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[19]  (
	.A(rs2[19]),
	.B(imm[19]),
	.C(alu_opb_mux),
	.D(rs1[19]),
	.Y(N_923_i)
);
defparam \res_o_7_2_1_0_RNO[19] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[16]  (
	.A(rs2[16]),
	.B(imm[16]),
	.C(alu_opb_mux),
	.D(rs1[16]),
	.Y(N_1035_i)
);
defparam \res_o_7_2_0_1_RNO[16] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[18]  (
	.A(rs2[18]),
	.B(imm[18]),
	.C(alu_opb_mux),
	.D(rs1[18]),
	.Y(N_865_i)
);
defparam \res_o_7_2_0_1_RNO[18] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[15]  (
	.A(rs2[15]),
	.B(imm[15]),
	.C(alu_opb_mux),
	.D(rs1[15]),
	.Y(N_59_i)
);
defparam \res_o_7_2_1_0_RNO[15] .INIT=16'hFFCA;
// @24:127
  CFG2 \res_o_7_2_0_1_RNO[1]  (
	.A(N_877),
	.B(rs1[1]),
	.Y(N_862_i)
);
defparam \res_o_7_2_0_1_RNO[1] .INIT=4'h9;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[26]  (
	.A(rs2[26]),
	.B(imm[26]),
	.C(alu_opb_mux),
	.D(rs1[26]),
	.Y(N_57_i)
);
defparam \res_o_7_2_1_0_RNO[26] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[8]  (
	.A(rs2[8]),
	.B(imm[8]),
	.C(alu_opb_mux),
	.D(rs1[8]),
	.Y(N_205_i)
);
defparam \res_o_7_2_0_1_RNO[8] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[18]  (
	.A(rs2[18]),
	.B(imm[18]),
	.C(alu_opb_mux),
	.D(rs1[18]),
	.Y(N_58_i)
);
defparam \res_o_7_2_1_0_RNO[18] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[13]  (
	.A(rs2[13]),
	.B(imm[13]),
	.C(alu_opb_mux),
	.D(rs1[13]),
	.Y(N_209_i)
);
defparam \res_o_7_2_0_1_RNO[13] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[15]  (
	.A(rs2[15]),
	.B(imm[15]),
	.C(alu_opb_mux),
	.D(rs1[15]),
	.Y(N_8_0_i)
);
defparam \res_o_7_2_0_1_RNO[15] .INIT=16'h35CA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[11]  (
	.A(rs2[11]),
	.B(imm[11]),
	.C(alu_opb_mux),
	.D(rs1[11]),
	.Y(N_1045_i)
);
defparam \res_o_7_2_1_0_RNO[11] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[16]  (
	.A(rs2[16]),
	.B(imm[16]),
	.C(alu_opb_mux),
	.D(rs1[16]),
	.Y(N_37_0_i)
);
defparam \res_o_7_2_1_0_RNO[16] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[30]  (
	.A(rs2[30]),
	.B(imm[30]),
	.C(alu_opb_mux),
	.D(rs1[30]),
	.Y(N_921_i)
);
defparam \res_o_7_2_1_0_RNO[30] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[25]  (
	.A(rs2[25]),
	.B(imm[25]),
	.C(alu_opb_mux),
	.D(rs1[25]),
	.Y(N_922_i)
);
defparam \res_o_7_2_1_0_RNO[25] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_1_0_RNO[8]  (
	.A(rs2[8]),
	.B(imm[8]),
	.C(alu_opb_mux),
	.D(rs1[8]),
	.Y(N_374_0_i)
);
defparam \res_o_7_2_1_0_RNO[8] .INIT=16'hFFCA;
// @24:127
  CFG4 \res_o_7_2_0_1_RNO[11]  (
	.A(rs2[11]),
	.B(imm[11]),
	.C(alu_opb_mux),
	.D(rs1[11]),
	.Y(N_1033_i)
);
defparam \res_o_7_2_0_1_RNO[11] .INIT=16'h35CA;
  CFG4 m121 (
	.A(buf_adr[1]),
	.B(buf_adr[0]),
	.C(un106_sysinfo_i[3]),
	.D(un1_neorv32_sysinfo_inst_0),
	.Y(N_122)
);
defparam m121.INIT=16'h0700;
// @28:57
  CFG4 addsub_res_cry_0_RNIKD091_1 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(i186_mux_i)
);
defparam addsub_res_cry_0_RNIKD091_1.INIT=16'hECE0;
  CFG4 m96 (
	.A(rden),
	.B(m96_0_Z),
	.C(rdata_0[27]),
	.D(N_93_0),
	.Y(N_464_mux)
);
defparam m96.INIT=16'hFFB3;
  CFG4 m101 (
	.A(rden),
	.B(m101_0_Z),
	.C(rdata_0[28]),
	.D(N_98_0),
	.Y(N_465_mux)
);
defparam m101.INIT=16'hFFB3;
  CFG4 m106 (
	.A(rden),
	.B(m106_0_Z),
	.C(rdata_0[29]),
	.D(N_103_0),
	.Y(N_466_mux)
);
defparam m106.INIT=16'hFFB3;
  CFG4 m10 (
	.A(rden),
	.B(m10_1),
	.C(rdata_0[30]),
	.D(N_6_0),
	.Y(N_482_mux)
);
defparam m10.INIT=16'hFFB3;
  CFG4 m43 (
	.A(rden),
	.B(m43_1),
	.C(rdata_0[18]),
	.D(N_39_0),
	.Y(N_487_mux)
);
defparam m43.INIT=16'hFFB3;
  CFG4 m49 (
	.A(un1_neorv32_sysinfo_inst_0),
	.B(sysinfo_0[19]),
	.C(m49_2_Z),
	.D(un106_sysinfo_i[3]),
	.Y(N_488_mux)
);
defparam m49.INIT=16'h8F0F;
  CFG4 m55 (
	.A(rden),
	.B(m55_1),
	.C(rdata_0[20]),
	.D(N_51_0),
	.Y(N_489_mux)
);
defparam m55.INIT=16'hFFB3;
  CFG4 m67 (
	.A(rden),
	.B(m67_1),
	.C(rdata_0[22]),
	.D(N_63_0),
	.Y(N_491_mux)
);
defparam m67.INIT=16'hFFB3;
  CFG4 m73 (
	.A(rden),
	.B(m73_1),
	.C(rdata_0[23]),
	.D(N_69_0),
	.Y(N_492_mux)
);
defparam m73.INIT=16'hFFB3;
  CFG4 m85 (
	.A(rden),
	.B(m85_1),
	.C(rdata_0[25]),
	.D(N_81_0),
	.Y(N_494_mux)
);
defparam m85.INIT=16'hFFB3;
  CFG4 m91 (
	.A(rden),
	.B(m91_1_Z),
	.C(rdata_0[26]),
	.D(N_87_0),
	.Y(N_495_mux)
);
defparam m91.INIT=16'hFFB3;
  CFG4 m170 (
	.A(rden),
	.B(m170_1_Z),
	.C(rdata_0[9]),
	.D(N_166),
	.Y(N_505_mux)
);
defparam m170.INIT=16'hFFB3;
  CFG4 m188 (
	.A(rden),
	.B(m188_1_Z),
	.C(rdata_0[12]),
	.D(N_184),
	.Y(N_508_mux)
);
defparam m188.INIT=16'hFFB3;
  CFG4 m194 (
	.A(rden),
	.B(m194_1_Z),
	.C(rdata_0[13]),
	.D(N_190),
	.Y(N_509_mux)
);
defparam m194.INIT=16'hFFB3;
  CFG4 m200 (
	.A(rden),
	.B(m200_1_Z),
	.C(rdata_0[14]),
	.D(N_196),
	.Y(N_510_mux)
);
defparam m200.INIT=16'hFFB3;
  CFG4 m79 (
	.A(rden),
	.B(m79_1),
	.C(rdata_0[24]),
	.D(N_75_0),
	.Y(N_493_mux)
);
defparam m79.INIT=16'hFFB3;
  CFG4 m61 (
	.A(rden),
	.B(m61_1_Z),
	.C(rdata_0[21]),
	.D(N_57_0),
	.Y(N_490_mux)
);
defparam m61.INIT=16'hFFB3;
  CFG4 m16 (
	.A(rden),
	.B(m16_1),
	.C(rdata_0[31]),
	.D(N_12_0),
	.Y(N_483_mux)
);
defparam m16.INIT=16'hFFB3;
  CFG4 m20 (
	.A(sysinfo_0[15]),
	.B(buf_adr[0]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_825)
);
defparam m20.INIT=16'h5FCF;
  CFG4 m26 (
	.A(sysinfo_0[16]),
	.B(buf_adr[0]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_27_0)
);
defparam m26.INIT=16'h5FCF;
  CFG4 m32 (
	.A(sysinfo_0[17]),
	.B(buf_adr[0]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_33_0)
);
defparam m32.INIT=16'h5FCF;
  CFG4 m177 (
	.A(sysinfo_0[11]),
	.B(buf_adr[1]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_178)
);
defparam m177.INIT=16'h5FCF;
  CFG4 m171 (
	.A(sysinfo_0[10]),
	.B(buf_adr[1]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_172)
);
defparam m171.INIT=16'h5FCF;
  CFG4 m159 (
	.A(sysinfo_0[8]),
	.B(buf_adr[1]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_160)
);
defparam m159.INIT=16'h5FCF;
  CFG4 m122 (
	.A(buf_adr[1]),
	.B(buf_adr[0]),
	.C(un106_sysinfo_i[3]),
	.D(un1_neorv32_sysinfo_inst_0),
	.Y(N_123)
);
defparam m122.INIT=16'h08FF;
  CFG4 m109 (
	.A(sysinfo_0[0]),
	.B(buf_adr[1]),
	.C(un1_neorv32_sysinfo_inst_0),
	.D(un106_sysinfo_i[3]),
	.Y(N_110_0)
);
defparam m109.INIT=16'h5FCF;
// @28:108
  CFG4 addsub_res_cry_0_RNIKD091_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_227_i)
);
defparam addsub_res_cry_0_RNIKD091_0.INIT=16'hEFCC;
// @28:108
  CFG4 addsub_res_cry_0_RNIKD091_2 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_228_i)
);
defparam addsub_res_cry_0_RNIKD091_2.INIT=16'hCCFE;
// @28:108
  CFG4 addsub_res_cry_0_RNIKD091_3 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_229_i)
);
defparam addsub_res_cry_0_RNIKD091_3.INIT=16'hCCEF;
// @28:108
  CFG4 addsub_res_cry_0_RNIKD091 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(alu_add[0]),
	.D(alu_add[1]),
	.Y(N_225_i)
);
defparam addsub_res_cry_0_RNIKD091.INIT=16'hFECC;
  CFG4 m120 (
	.A(rden),
	.B(rdata[1]),
	.C(m120_2_Z),
	.D(N_116_0),
	.Y(N_497_mux)
);
defparam m120.INIT=16'hFF8F;
  CFG4 m140 (
	.A(rden),
	.B(m140_2_Z),
	.C(rdata[4]),
	.D(N_136),
	.Y(N_500_mux)
);
defparam m140.INIT=16'hFFB3;
  CFG4 m146 (
	.A(rden),
	.B(m146_2_Z),
	.C(rdata[5]),
	.D(N_142),
	.Y(N_501_mux)
);
defparam m146.INIT=16'hFFB3;
  CFG4 m152 (
	.A(un1_neorv32_sysinfo_inst_0),
	.B(sysinfo_0[6]),
	.C(m152_3_Z),
	.D(un106_sysinfo_i[3]),
	.Y(N_502_mux)
);
defparam m152.INIT=16'h8F0F;
  CFG4 m158 (
	.A(rden),
	.B(m158_2_Z),
	.C(rdata[7]),
	.D(N_154),
	.Y(N_503_mux)
);
defparam m158.INIT=16'hFFB3;
  CFG4 m114 (
	.A(rden),
	.B(rdata[0]),
	.C(m114_2_Z),
	.D(N_110_0),
	.Y(N_514_mux)
);
defparam m114.INIT=16'h8FFF;
  CFG4 m176 (
	.A(rden),
	.B(m176_1_Z),
	.C(rdata_0[10]),
	.D(N_172),
	.Y(N_518_mux)
);
defparam m176.INIT=16'hB3FF;
  CFG4 m182 (
	.A(rden),
	.B(m182_1_Z),
	.C(rdata_0[11]),
	.D(N_178),
	.Y(N_519_mux)
);
defparam m182.INIT=16'hB3FF;
  CFG4 m164 (
	.A(rden),
	.B(m164_1_Z),
	.C(rdata_0[8]),
	.D(N_160),
	.Y(N_517_mux)
);
defparam m164.INIT=16'hB3FF;
  CFG4 m37 (
	.A(rden),
	.B(m37_1),
	.C(rdata_0[17]),
	.D(N_33_0),
	.Y(N_513_mux)
);
defparam m37.INIT=16'hB3FF;
  CFG4 m31 (
	.A(rden),
	.B(m31_1_0_Z),
	.C(rdata_0[16]),
	.D(N_27_0),
	.Y(N_512_mux)
);
defparam m31.INIT=16'hB3FF;
  CFG4 m25 (
	.A(rden),
	.B(m25_1),
	.C(rdata_0[15]),
	.D(N_825),
	.Y(N_511_mux)
);
defparam m25.INIT=16'hB3FF;
// @28:108
  CFG3 N_231_i (
	.A(rs2[31]),
	.B(ir_funct3_i[1]),
	.C(N_231_1),
	.Y(N_231_i_1z)
);
defparam N_231_i.INIT=8'h0B;
// @28:108
  CFG3 N_913_i (
	.A(rs2[30]),
	.B(ir_funct3_i[1]),
	.C(N_913_1),
	.Y(N_913_i_1z)
);
defparam N_913_i.INIT=8'h0B;
// @28:108
  CFG3 N_235_i (
	.A(rs2[29]),
	.B(ir_funct3_i[1]),
	.C(N_235_1),
	.Y(N_235_i_1z)
);
defparam N_235_i.INIT=8'h0B;
// @28:108
  CFG3 N_30_0_i (
	.A(rs2[26]),
	.B(ir_funct3_i[1]),
	.C(N_30_0_1),
	.Y(N_30_0_i_1z)
);
defparam N_30_0_i.INIT=8'h0B;
// @28:108
  CFG3 N_914_i (
	.A(rs2[25]),
	.B(ir_funct3_i[1]),
	.C(N_914_1),
	.Y(N_914_i_1z)
);
defparam N_914_i.INIT=8'h0B;
// @28:108
  CFG3 N_1040_i (
	.A(rs2[24]),
	.B(ir_funct3_i[1]),
	.C(N_1040_1),
	.Y(N_1040_i_1z)
);
defparam N_1040_i.INIT=8'h0B;
  CFG3 m299 (
	.A(mar[1]),
	.B(N_505_mux),
	.C(N_494_mux),
	.Y(N_300)
);
defparam m299.INIT=8'h1B;
  CFG3 m279 (
	.A(mar[1]),
	.B(N_510_mux),
	.C(N_482_mux),
	.Y(N_280)
);
defparam m279.INIT=8'h1B;
  CFG3 m287 (
	.A(mar[1]),
	.B(N_508_mux),
	.C(N_465_mux),
	.Y(N_288)
);
defparam m287.INIT=8'h1B;
  CFG3 m283 (
	.A(mar[1]),
	.B(N_509_mux),
	.C(N_466_mux),
	.Y(N_284)
);
defparam m283.INIT=8'h1B;
  CFG4 m128 (
	.A(sysinfo_0[2]),
	.B(m128_3_Z),
	.C(N_123),
	.D(N_122),
	.Y(N_520_mux)
);
defparam m128.INIT=16'h7F3B;
  CFG4 m134 (
	.A(sysinfo_0[3]),
	.B(m134_3_Z),
	.C(N_123),
	.D(N_122),
	.Y(N_521_mux)
);
defparam m134.INIT=16'h7F3B;
  CFG3 m239 (
	.A(N_511_mux),
	.B(mar[1]),
	.C(N_483_mux),
	.Y(N_240)
);
defparam m239.INIT=8'h1D;
  CFG3 m303 (
	.A(N_517_mux),
	.B(mar[1]),
	.C(N_493_mux),
	.Y(N_304)
);
defparam m303.INIT=8'h1D;
  CFG3 m295 (
	.A(N_518_mux),
	.B(mar[1]),
	.C(N_495_mux),
	.Y(N_296)
);
defparam m295.INIT=8'h1D;
  CFG3 m238 (
	.A(mar[1]),
	.B(N_503_mux),
	.C(N_492_mux),
	.Y(N_239)
);
defparam m238.INIT=8'h1B;
  CFG3 m291 (
	.A(N_519_mux),
	.B(mar[1]),
	.C(N_464_mux),
	.Y(N_292)
);
defparam m291.INIT=8'h1D;
  CFG4 m337_1_0 (
	.A(N_522),
	.B(mar[1]),
	.C(N_513_mux),
	.D(N_497_mux),
	.Y(N_525_mux_1)
);
defparam m337_1_0.INIT=16'h0415;
  CFG4 m312_1_0 (
	.A(N_522),
	.B(mar[1]),
	.C(N_502_mux),
	.D(N_491_mux),
	.Y(N_522_mux_1)
);
defparam m312_1_0.INIT=16'h0145;
  CFG4 m342_1_0 (
	.A(mar[1]),
	.B(N_522),
	.C(N_514_mux),
	.D(N_512_mux),
	.Y(N_526_mux_1)
);
defparam m342_1_0.INIT=16'h0123;
  CFG4 m317_1_0 (
	.A(mar[1]),
	.B(N_522),
	.C(N_501_mux),
	.D(N_490_mux),
	.Y(N_523_mux_1)
);
defparam m317_1_0.INIT=16'h0123;
  CFG4 m322_1_0 (
	.A(mar[1]),
	.B(N_522),
	.C(N_500_mux),
	.D(N_489_mux),
	.Y(N_524_mux_1)
);
defparam m322_1_0.INIT=16'h0123;
  CFG3 m240 (
	.A(N_240),
	.B(mar[0]),
	.C(N_239),
	.Y(N_241)
);
defparam m240.INIT=8'hB8;
  CFG4 m327_1_0 (
	.A(N_522),
	.B(mar[1]),
	.C(N_521_mux),
	.D(N_488_mux),
	.Y(N_527_mux_1)
);
defparam m327_1_0.INIT=16'h0145;
  CFG3 m337 (
	.A(N_300),
	.B(N_525_mux_1),
	.C(N_522),
	.Y(N_525_mux)
);
defparam m337.INIT=8'hEC;
  CFG4 m332_1_0 (
	.A(N_522),
	.B(mar[1]),
	.C(N_520_mux),
	.D(N_487_mux),
	.Y(N_528_mux_1)
);
defparam m332_1_0.INIT=16'h0145;
  CFG3 m312 (
	.A(N_280),
	.B(N_522_mux_1),
	.C(N_522),
	.Y(N_522_mux)
);
defparam m312.INIT=8'hEC;
  CFG3 m317 (
	.A(N_523_mux_1),
	.B(N_284),
	.C(N_522),
	.Y(N_523_mux)
);
defparam m317.INIT=8'hEA;
  CFG3 m322 (
	.A(N_524_mux_1),
	.B(N_288),
	.C(N_522),
	.Y(N_524_mux)
);
defparam m322.INIT=8'hEA;
  CFG3 m327 (
	.A(N_527_mux_1),
	.B(N_292),
	.C(N_522),
	.Y(N_527_mux)
);
defparam m327.INIT=8'hEA;
  CFG3 m332 (
	.A(N_528_mux_1),
	.B(N_296),
	.C(N_522),
	.Y(N_528_mux)
);
defparam m332.INIT=8'hEA;
  CFG3 m342 (
	.A(N_526_mux_1),
	.B(N_304),
	.C(N_522),
	.Y(N_526_mux)
);
defparam m342.INIT=8'hEA;
  CFG4 m243 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_0),
	.C(N_240),
	.D(N_241),
	.Y(N_826)
);
defparam m243.INIT=16'hFDEC;
  CFG4 m308_1_0 (
	.A(ir_funct3_i[0]),
	.B(ir_funct3_i[1]),
	.C(N_239),
	.D(N_241),
	.Y(N_309_1)
);
defparam m308_1_0.INIT=16'h3120;
  CFG4 m277_0 (
	.A(ir_funct3_0),
	.B(ir_funct3_i[0]),
	.C(N_241),
	.D(ir_funct3_i[1]),
	.Y(m277)
);
defparam m277_0.INIT=16'h0032;
  CFG4 m339 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_525_mux),
	.D(N_497_mux),
	.Y(rdata_o_11[1])
);
defparam m339.INIT=16'h8C04;
  CFG4 m314 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_522_mux),
	.D(N_502_mux),
	.Y(rdata_o_11[6])
);
defparam m314.INIT=16'h8C04;
  CFG4 m324 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_524_mux),
	.D(N_500_mux),
	.Y(rdata_o_11[4])
);
defparam m324.INIT=16'h8C04;
  CFG4 m319 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_523_mux),
	.D(N_501_mux),
	.Y(rdata_o_11[5])
);
defparam m319.INIT=16'h8C04;
  CFG4 m269 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_488_mux),
	.Y(rdata_o_11[19])
);
defparam m269.INIT=16'h8C04;
  CFG4 m245 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_483_mux),
	.Y(rdata_o_11[31])
);
defparam m245.INIT=16'h8C04;
  CFG4 m344 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_526_mux),
	.D(N_514_mux),
	.Y(rdata_o_11[0])
);
defparam m344.INIT=16'h8C04;
  CFG4 m259 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_493_mux),
	.Y(rdata_o_11[24])
);
defparam m259.INIT=16'h8C04;
  CFG4 m334 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_528_mux),
	.D(N_520_mux),
	.Y(rdata_o_11[2])
);
defparam m334.INIT=16'h8C04;
  CFG4 m275 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_512_mux),
	.Y(rdata_o_11[16])
);
defparam m275.INIT=16'h8C04;
  CFG4 m273 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_513_mux),
	.Y(rdata_o_11[17])
);
defparam m273.INIT=16'h8C04;
  CFG4 m271 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_487_mux),
	.Y(rdata_o_11[18])
);
defparam m271.INIT=16'h8C04;
  CFG4 m267 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_489_mux),
	.Y(rdata_o_11[20])
);
defparam m267.INIT=16'h8C04;
  CFG4 m265 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_490_mux),
	.Y(rdata_o_11[21])
);
defparam m265.INIT=16'h8C04;
  CFG4 m263 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_491_mux),
	.Y(rdata_o_11[22])
);
defparam m263.INIT=16'h8C04;
  CFG4 m261 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_492_mux),
	.Y(rdata_o_11[23])
);
defparam m261.INIT=16'h8C04;
  CFG4 m257 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_494_mux),
	.Y(rdata_o_11[25])
);
defparam m257.INIT=16'h8C04;
  CFG4 m255 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_495_mux),
	.Y(rdata_o_11[26])
);
defparam m255.INIT=16'h8C04;
  CFG4 m253 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_464_mux),
	.Y(rdata_o_11[27])
);
defparam m253.INIT=16'h8C04;
  CFG4 m251 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_465_mux),
	.Y(rdata_o_11[28])
);
defparam m251.INIT=16'h8C04;
  CFG4 m249 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_466_mux),
	.Y(rdata_o_11[29])
);
defparam m249.INIT=16'h8C04;
  CFG4 m247 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_826),
	.D(N_482_mux),
	.Y(rdata_o_11[30])
);
defparam m247.INIT=16'h8C04;
  CFG4 m329 (
	.A(ir_funct3_i[1]),
	.B(arbiter_req),
	.C(N_527_mux),
	.D(N_521_mux),
	.Y(rdata_o_11[3])
);
defparam m329.INIT=16'h8C04;
// @24:167
  neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst (
	.rs1({rs1[31:30], N_4209, N_4208, N_4207, rs1[26:4], N_4206, rs1[2:0]}),
	.rs2_4(rs2[4]),
	.rs2_0(rs2[0]),
	.rs2_12(rs2[12]),
	.rs2_23(rs2[23]),
	.rs2_7(rs2[7]),
	.rs2_10(rs2[10]),
	.rs2_20(rs2[20]),
	.rs2_21(rs2[21]),
	.rs2_5(rs2[5]),
	.rs2_9(rs2[9]),
	.rs2_22(rs2[22]),
	.rs2_6(rs2[6]),
	.rs2_13(rs2[13]),
	.rs2_3(rs2[3]),
	.rs2_11(rs2[11]),
	.rs2_2(rs2[2]),
	.rs2_28(rs2[28]),
	.res_o_6_4(res_o_6[4]),
	.res_o_6_21(res_o_6[21]),
	.res_o_6_20(res_o_6[20]),
	.res_o_6_10(res_o_6[10]),
	.res_o_6_5(res_o_6[5]),
	.res_o_6_9(res_o_6[9]),
	.res_o_6_0(res_o_6[0]),
	.res_o_6_23(res_o_6[23]),
	.res_o_6_7(res_o_6[7]),
	.res_o_6_22(res_o_6[22]),
	.res_o_6_6(res_o_6[6]),
	.imm_4(imm[4]),
	.imm_0(imm[0]),
	.imm_23(imm[23]),
	.imm_7(imm[7]),
	.imm_10(imm[10]),
	.imm_20(imm[20]),
	.imm_21(imm[21]),
	.imm_5(imm[5]),
	.imm_9(imm[9]),
	.imm_22(imm[22]),
	.imm_6(imm[6]),
	.ir_funct3_0(ir_funct3_0),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.res_o_8_0(res_o_8[0]),
	.alu_op_0(alu_op[2]),
	.xcsr_addr_0(xcsr_addr_0),
	.cp_result_0_0(cp_result_0[4]),
	.sreg({sreg[31], sreg_28, sreg_27, sreg_26, sreg_25, sreg_24, sreg[25:5], sreg_2, sreg[3], sreg_0, sreg[1:0]}),
	.alu_cp_trig_0(alu_cp_trig_0),
	.N_863(N_863),
	.N_81_i_1z(N_81_i),
	.N_84_i_1z(N_84_i),
	.N_877(N_877),
	.cpu_trap(cpu_trap),
	.N_978_i_1z(N_978_i),
	.N_49_0_i_1z(N_49_0_i),
	.N_1089(N_1089),
	.N_122_mux_i_1z(N_122_mux_i),
	.N_123_mux_i_1z(N_123_mux_i),
	.N_124_mux_i_1z(N_124_mux_i),
	.m24_1z(m24),
	.m27_1z(m27),
	.m44_1z(m44),
	.m48_1z(m48),
	.N_986_i_1z(N_986_i),
	.N_101_i_1z(N_101_i),
	.N_82_i_1z(N_82_i),
	.N_100_i_1z(N_100_i),
	.N_98_i_1z(N_98_i),
	.N_979_i_1z(N_979_i),
	.N_980_i_1z(N_980_i),
	.N_845_i_1z(N_845_i),
	.N_40_0_i_1z(N_40_0_i),
	.m25_1z(m25_Z),
	.m28_1z(m28),
	.m26_1z(m26_Z),
	.m40_1z(m40),
	.m29_0_0(m29_0_0),
	.m30_1z(m30),
	.m31_1z(m31_Z),
	.m32_0_1z(m32_0),
	.m54_0_1z(m54_0),
	.m58_0_1z(m58_0),
	.m60_0_1z(m60_0),
	.m62_0_1z(m62_0),
	.N_171(N_171),
	.m28_0_1z(m28_0),
	.alu_sub(alu_sub),
	.N_842(N_842),
	.N_843(N_843),
	.N_3_0(N_3_0),
	.N_972(N_972),
	.alu_opb_mux(alu_opb_mux),
	.N_1112_i(N_1112_i),
	.N_1110_i(N_1110_i),
	.N_1109_i(N_1109_i),
	.N_103_i(N_103_i),
	.cp_done(cp_done),
	.done_ff(done_ff),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_alu */

module neorv32_cpu_lsu (
  rs2_4,
  rs2_3,
  rs2_2,
  rs2_1,
  rs2_0,
  rs2_7,
  rs2_6,
  rs2_5,
  rs2_9,
  rs2_15,
  rs2_8,
  rs2_14,
  ir_funct3_i,
  rdata_o_11,
  mem_rdata,
  ben,
  data,
  alu_add,
  addr,
  mar,
  un1_neorv32_cpu_inst_1_2,
  un1_neorv32_cpu_inst_1_0,
  lsu_wait_i,
  cpu_trap,
  N_225_i,
  N_979_i,
  N_980_i,
  N_845_i,
  N_40_0_i,
  N_1040_i,
  N_914_i,
  N_30_0_i,
  N_1096_i,
  N_978_i,
  N_235_i,
  N_913_i,
  N_231_i,
  N_229_i,
  N_228_i,
  N_227_i,
  N_122_mux_i,
  N_123_mux_i,
  N_49_0_i,
  N_124_mux_i,
  N_1041_i,
  N_915_i,
  N_31_0_i,
  N_916_i,
  i186_mux_i,
  misaligned_1z,
  arbiter_req_2,
  arbiter_req_1z,
  lsu_rw,
  lsu_mo_we,
  N_168_i,
  FCCC_C0_0_GL0,
  rstn_sys,
  arbiter_err_1z
)
;
input rs2_4 ;
input rs2_3 ;
input rs2_2 ;
input rs2_1 ;
input rs2_0 ;
input rs2_7 ;
input rs2_6 ;
input rs2_5 ;
input rs2_9 ;
input rs2_15 ;
input rs2_8 ;
input rs2_14 ;
input [1:0] ir_funct3_i ;
input [31:0] rdata_o_11 ;
output [31:0] mem_rdata ;
output [3:0] ben ;
output [31:0] data ;
input [31:0] alu_add ;
output [31:2] addr ;
output [1:0] mar ;
output un1_neorv32_cpu_inst_1_2 ;
output un1_neorv32_cpu_inst_1_0 ;
input lsu_wait_i ;
input cpu_trap ;
input N_225_i ;
input N_979_i ;
input N_980_i ;
input N_845_i ;
input N_40_0_i ;
input N_1040_i ;
input N_914_i ;
input N_30_0_i ;
input N_1096_i ;
input N_978_i ;
input N_235_i ;
input N_913_i ;
input N_231_i ;
input N_229_i ;
input N_228_i ;
input N_227_i ;
input N_122_mux_i ;
input N_123_mux_i ;
input N_49_0_i ;
input N_124_mux_i ;
input N_1041_i ;
input N_915_i ;
input N_31_0_i ;
input N_916_i ;
input i186_mux_i ;
output misaligned_1z ;
input arbiter_req_2 ;
output arbiter_req_1z ;
input lsu_rw ;
input lsu_mo_we ;
input N_168_i ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
output arbiter_err_1z ;
wire rs2_4 ;
wire rs2_3 ;
wire rs2_2 ;
wire rs2_1 ;
wire rs2_0 ;
wire rs2_7 ;
wire rs2_6 ;
wire rs2_5 ;
wire rs2_9 ;
wire rs2_15 ;
wire rs2_8 ;
wire rs2_14 ;
wire un1_neorv32_cpu_inst_1_2 ;
wire un1_neorv32_cpu_inst_1_0 ;
wire lsu_wait_i ;
wire cpu_trap ;
wire N_225_i ;
wire N_979_i ;
wire N_980_i ;
wire N_845_i ;
wire N_40_0_i ;
wire N_1040_i ;
wire N_914_i ;
wire N_30_0_i ;
wire N_1096_i ;
wire N_978_i ;
wire N_235_i ;
wire N_913_i ;
wire N_231_i ;
wire N_229_i ;
wire N_228_i ;
wire N_227_i ;
wire N_122_mux_i ;
wire N_123_mux_i ;
wire N_49_0_i ;
wire N_124_mux_i ;
wire N_1041_i ;
wire N_915_i ;
wire N_31_0_i ;
wire N_916_i ;
wire i186_mux_i ;
wire misaligned_1z ;
wire arbiter_req_2 ;
wire arbiter_req_1z ;
wire lsu_rw ;
wire lsu_mo_we ;
wire N_168_i ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire arbiter_err_1z ;
wire [15:8] data_5;
wire VCC ;
wire GND ;
wire un1_arbiter_req ;
// @28:169
  SLE arbiter_err (
	.Q(arbiter_err_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_168_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:80
  SLE \bus_req_o.priv  (
	.Q(un1_neorv32_cpu_inst_1_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:80
  SLE \bus_req_o.rw  (
	.Q(un1_neorv32_cpu_inst_1_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(lsu_rw),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:169
  SLE arbiter_req (
	.Q(arbiter_req_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(arbiter_req_2),
	.EN(un1_arbiter_req),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE misaligned (
	.Q(misaligned_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(i186_mux_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[14]  (
	.Q(addr[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[14]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[13]  (
	.Q(addr[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[13]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[12]  (
	.Q(addr[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[12]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[11]  (
	.Q(addr[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[11]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[10]  (
	.Q(addr[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[10]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[9]  (
	.Q(addr[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[9]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[8]  (
	.Q(addr[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[8]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[7]  (
	.Q(addr[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[7]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[6]  (
	.Q(addr[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[6]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[5]  (
	.Q(addr[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[5]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[4]  (
	.Q(addr[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[4]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[3]  (
	.Q(addr[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[3]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[2]  (
	.Q(addr[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[2]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar_Z[1]  (
	.Q(mar[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[1]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar_Z[0]  (
	.Q(mar[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[0]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[29]  (
	.Q(addr[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[29]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[28]  (
	.Q(addr[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[28]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[27]  (
	.Q(addr[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[27]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[26]  (
	.Q(addr[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[26]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[25]  (
	.Q(addr[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[25]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[24]  (
	.Q(addr[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[24]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[23]  (
	.Q(addr[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[23]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[22]  (
	.Q(addr[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[22]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[21]  (
	.Q(addr[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[21]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[20]  (
	.Q(addr[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[20]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[19]  (
	.Q(addr[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[19]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[18]  (
	.Q(addr[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[18]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[17]  (
	.Q(addr[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[17]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[16]  (
	.Q(addr[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[16]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[15]  (
	.Q(addr[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[15]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[4]  (
	.Q(data[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_4),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[3]  (
	.Q(data[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_3),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[2]  (
	.Q(data[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_2),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[1]  (
	.Q(data[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_1),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[0]  (
	.Q(data[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_0),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[31]  (
	.Q(addr[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[31]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:57
  SLE \mar[30]  (
	.Q(addr[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(alu_add[30]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[19]  (
	.Q(data[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_916_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[18]  (
	.Q(data[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_31_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[17]  (
	.Q(data[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_915_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[16]  (
	.Q(data[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1041_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[15]  (
	.Q(data[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_5[15]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[14]  (
	.Q(data[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_5[14]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[13]  (
	.Q(data[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_124_mux_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[12]  (
	.Q(data[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_49_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[11]  (
	.Q(data[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_123_mux_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[10]  (
	.Q(data[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_122_mux_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[9]  (
	.Q(data[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_5[9]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[8]  (
	.Q(data[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_5[8]),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[7]  (
	.Q(data[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_7),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[6]  (
	.Q(data[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_6),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[5]  (
	.Q(data[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rs2_5),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.ben[2]  (
	.Q(ben[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_227_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.ben[1]  (
	.Q(ben[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_228_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.ben[0]  (
	.Q(ben[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_229_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[31]  (
	.Q(data[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_231_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[30]  (
	.Q(data[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_913_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[29]  (
	.Q(data[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_235_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[28]  (
	.Q(data[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_978_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[27]  (
	.Q(data[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1096_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[26]  (
	.Q(data[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_30_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[25]  (
	.Q(data[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_914_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[24]  (
	.Q(data[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1040_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[23]  (
	.Q(data[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_40_0_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[22]  (
	.Q(data[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_845_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[21]  (
	.Q(data[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_980_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.data[20]  (
	.Q(data[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_979_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:108
  SLE \bus_req_o.ben[3]  (
	.Q(ben[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225_i),
	.EN(lsu_mo_we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[9]  (
	.Q(mem_rdata[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[8]  (
	.Q(mem_rdata[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[7]  (
	.Q(mem_rdata[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[6]  (
	.Q(mem_rdata[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[5]  (
	.Q(mem_rdata[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[4]  (
	.Q(mem_rdata[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[3]  (
	.Q(mem_rdata[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[2]  (
	.Q(mem_rdata[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[1]  (
	.Q(mem_rdata[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[0]  (
	.Q(mem_rdata[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[24]  (
	.Q(mem_rdata[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[23]  (
	.Q(mem_rdata[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[22]  (
	.Q(mem_rdata[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[21]  (
	.Q(mem_rdata[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[20]  (
	.Q(mem_rdata[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[19]  (
	.Q(mem_rdata[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[18]  (
	.Q(mem_rdata[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[17]  (
	.Q(mem_rdata[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[16]  (
	.Q(mem_rdata[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[15]  (
	.Q(mem_rdata[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[14]  (
	.Q(mem_rdata[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[13]  (
	.Q(mem_rdata[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[12]  (
	.Q(mem_rdata[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[11]  (
	.Q(mem_rdata[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[10]  (
	.Q(mem_rdata[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[31]  (
	.Q(mem_rdata[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[30]  (
	.Q(mem_rdata[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[29]  (
	.Q(mem_rdata[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[28]  (
	.Q(mem_rdata[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[27]  (
	.Q(mem_rdata[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[26]  (
	.Q(mem_rdata[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:134
  SLE \rdata_o[25]  (
	.Q(mem_rdata[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_o_11[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:64
  CFG4 \bus_req_o.data_RNO[9]  (
	.A(rs2_1),
	.B(rs2_9),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(data_5[9])
);
defparam \bus_req_o.data_RNO[9] .INIT=16'hCCCA;
// @28:64
  CFG4 \bus_req_o.data_RNO[15]  (
	.A(rs2_7),
	.B(rs2_15),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(data_5[15])
);
defparam \bus_req_o.data_RNO[15] .INIT=16'hCCCA;
// @28:64
  CFG4 \bus_req_o.data_RNO[8]  (
	.A(rs2_0),
	.B(rs2_8),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(data_5[8])
);
defparam \bus_req_o.data_RNO[8] .INIT=16'hCCCA;
// @28:64
  CFG4 \bus_req_o.data_RNO[14]  (
	.A(rs2_6),
	.B(rs2_14),
	.C(ir_funct3_i[1]),
	.D(ir_funct3_i[0]),
	.Y(data_5[14])
);
defparam \bus_req_o.data_RNO[14] .INIT=16'hCCCA;
// @28:176
  CFG3 \access_arbiter.un1_arbiter_req  (
	.A(arbiter_req_1z),
	.B(cpu_trap),
	.C(lsu_wait_i),
	.Y(un1_arbiter_req)
);
defparam \access_arbiter.un1_arbiter_req .INIT=8'hDF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu_lsu */

module neorv32_cpu (
  un1_neorv32_cpu_inst_1_2,
  un1_neorv32_cpu_inst_1_0,
  data_1,
  data_0,
  data_3_0,
  data_3_4,
  data_3_5,
  data_3_7,
  data_2,
  ben,
  un1_neorv32_int_imem_inst_0,
  res_o_6_11,
  res_o_6_9,
  res_o_6_24,
  res_o_6_25,
  res_o_6_26,
  res_o_6_0,
  buf_adr,
  un1_neorv32_sysinfo_inst_0,
  data,
  rdata_0,
  rdata,
  sysinfo_0,
  sreg_27,
  sreg_25,
  sreg_26,
  sreg_24,
  sreg_28,
  sreg_0,
  sreg_2,
  rs2_0,
  rs2_8,
  rs2_9,
  rs2_11,
  rs2_24,
  rs2_25,
  rs2_26,
  alu_cp_trig_0,
  ir_funct3_0,
  ir_funct3_i,
  firq,
  addr_0,
  addr,
  alu_op_0,
  imm_0,
  imm_9,
  imm_11,
  imm_24,
  imm_25,
  imm_26,
  un1_neorv32_cpu_inst_0,
  bus_rsp_i_0,
  rs1_0,
  rs1_9,
  rs1_11,
  rs1_24,
  rs1_25,
  rs1_26,
  N_168_i,
  N_1096_i,
  m30_0,
  m31_2,
  m32,
  m33_1,
  m34,
  m35_1,
  rden,
  m53,
  N_1106_i,
  m55,
  N_1107_i,
  m61,
  N_1105_i,
  m59,
  N_1104_i,
  N_1094,
  N_170,
  N_1089,
  misaligned,
  N_1112_i,
  N_1110_i,
  N_1109_i,
  N_103_i,
  rstn_sys,
  FCCC_C0_0_GL0,
  lsu_req,
  alu_sub,
  alu_opb_mux,
  mtime_irq,
  lsu_wait_i,
  N_112_mux
)
;
output un1_neorv32_cpu_inst_1_2 ;
output un1_neorv32_cpu_inst_1_0 ;
inout [31:0] data_1 /* synthesis syn_tristate = 1 */ ;
inout [31:0] data_0 /* synthesis syn_tristate = 1 */ ;
output data_3_0 ;
output data_3_4 ;
output data_3_5 ;
output data_3_7 ;
inout [7:0] data_2 /* synthesis syn_tristate = 1 */ ;
output [3:0] ben ;
input un1_neorv32_int_imem_inst_0 ;
input res_o_6_11 ;
input res_o_6_9 ;
input res_o_6_24 ;
input res_o_6_25 ;
input res_o_6_26 ;
input res_o_6_0 ;
input [1:0] buf_adr ;
input un1_neorv32_sysinfo_inst_0 ;
input [31:0] data ;
input [31:2] rdata_0 ;
input [31:0] rdata ;
input [31:0] sysinfo_0 ;
output sreg_27 ;
output sreg_25 ;
output sreg_26 ;
output sreg_24 ;
output sreg_28 ;
output sreg_0 ;
output sreg_2 ;
output rs2_0 ;
output rs2_8 ;
output rs2_9 ;
output rs2_11 ;
output rs2_24 ;
output rs2_25 ;
output rs2_26 ;
output alu_cp_trig_0 ;
output ir_funct3_0 ;
output [1:0] ir_funct3_i ;
input [2:1] firq ;
output [31:2] addr_0 ;
output [31:2] addr ;
output alu_op_0 ;
output imm_0 ;
output imm_9 ;
output imm_11 ;
output imm_24 ;
output imm_25 ;
output imm_26 ;
output un1_neorv32_cpu_inst_0 ;
input bus_rsp_i_0 ;
output rs1_0 ;
output rs1_9 ;
output rs1_11 ;
output rs1_24 ;
output rs1_25 ;
output rs1_26 ;
input N_168_i ;
input N_1096_i ;
input m30_0 ;
input m31_2 ;
input m32 ;
input m33_1 ;
input m34 ;
input m35_1 ;
input rden ;
input m53 ;
input N_1106_i ;
input m55 ;
input N_1107_i ;
input m61 ;
input N_1105_i ;
input m59 ;
input N_1104_i ;
input N_1094 ;
input N_170 ;
input N_1089 ;
output misaligned ;
input N_1112_i ;
input N_1110_i ;
input N_1109_i ;
input N_103_i ;
input rstn_sys ;
input FCCC_C0_0_GL0 ;
output lsu_req ;
output alu_sub ;
output alu_opb_mux ;
input mtime_irq ;
input lsu_wait_i ;
input N_112_mux ;
wire un1_neorv32_cpu_inst_1_2 ;
wire un1_neorv32_cpu_inst_1_0 ;
wire data_3_0 ;
wire data_3_4 ;
wire data_3_5 ;
wire data_3_7 ;
wire un1_neorv32_int_imem_inst_0 ;
wire res_o_6_11 ;
wire res_o_6_9 ;
wire res_o_6_24 ;
wire res_o_6_25 ;
wire res_o_6_26 ;
wire res_o_6_0 ;
wire un1_neorv32_sysinfo_inst_0 ;
wire sreg_27 ;
wire sreg_25 ;
wire sreg_26 ;
wire sreg_24 ;
wire sreg_28 ;
wire sreg_0 ;
wire sreg_2 ;
wire rs2_0 ;
wire rs2_8 ;
wire rs2_9 ;
wire rs2_11 ;
wire rs2_24 ;
wire rs2_25 ;
wire rs2_26 ;
wire alu_cp_trig_0 ;
wire ir_funct3_0 ;
wire alu_op_0 ;
wire imm_0 ;
wire imm_9 ;
wire imm_11 ;
wire imm_24 ;
wire imm_25 ;
wire imm_26 ;
wire un1_neorv32_cpu_inst_0 ;
wire bus_rsp_i_0 ;
wire rs1_0 ;
wire rs1_9 ;
wire rs1_11 ;
wire rs1_24 ;
wire rs1_25 ;
wire rs1_26 ;
wire N_168_i ;
wire N_1096_i ;
wire m30_0 ;
wire m31_2 ;
wire m32 ;
wire m33_1 ;
wire m34 ;
wire m35_1 ;
wire rden ;
wire m53 ;
wire N_1106_i ;
wire m55 ;
wire N_1107_i ;
wire m61 ;
wire N_1105_i ;
wire m59 ;
wire N_1104_i ;
wire N_1094 ;
wire N_170 ;
wire N_1089 ;
wire misaligned ;
wire N_1112_i ;
wire N_1110_i ;
wire N_1109_i ;
wire N_103_i ;
wire rstn_sys ;
wire FCCC_C0_0_GL0 ;
wire lsu_req ;
wire alu_sub ;
wire alu_opb_mux ;
wire mtime_irq ;
wire lsu_wait_i ;
wire N_112_mux ;
wire [1:0] alu_op;
wire [31:1] rf_wdata_1_Z;
wire [31:1] res_o_7_2;
wire [31:1] res_o_7_2_0;
wire [31:0] rf_wdata_Z;
wire [31:0] csr_rdata;
wire [3:3] state;
wire [31:1] link_pc;
wire [31:0] mem_rdata;
wire [0:0] alu_res;
wire [31:0] alu_add;
wire [31:0] rs1;
wire [15:15] un1_cmp_0_data_tmp;
wire [1:1] alu_cmp;
wire [31:0] imm;
wire [31:1] curr_pc;
wire [10:0] xcsr_addr;
wire [4:0] rf_rs1;
wire [1:0] mar;
wire [4:0] rf_rd;
wire [31:0] rs2;
wire [31:0] rdata_o_11;
wire N_512_mux ;
wire N_513_mux ;
wire N_487_mux ;
wire N_488_mux ;
wire N_489_mux ;
wire N_490_mux ;
wire N_491_mux ;
wire N_492_mux ;
wire N_493_mux ;
wire N_494_mux ;
wire N_495_mux ;
wire N_464_mux ;
wire N_465_mux ;
wire N_466_mux ;
wire N_482_mux ;
wire N_483_mux ;
wire N_514_mux ;
wire N_497_mux ;
wire N_520_mux ;
wire N_521_mux ;
wire N_500_mux ;
wire N_501_mux ;
wire N_502_mux ;
wire N_503_mux ;
wire N_517_mux ;
wire N_505_mux ;
wire N_518_mux ;
wire N_519_mux ;
wire N_508_mux ;
wire N_509_mux ;
wire N_510_mux ;
wire N_511_mux ;
wire rf_wb_en ;
wire N_351_0 ;
wire N_353_0 ;
wire cp_done ;
wire cpu_trap ;
wire lsu_mo_we ;
wire lsu_rw ;
wire alu_opa_mux ;
wire rf_zero_we ;
wire alu_unsigned ;
wire N_4210 ;
wire N_4211 ;
wire N_4212 ;
wire N_4213 ;
wire N_4214 ;
wire N_4215 ;
wire N_4216 ;
wire N_4217 ;
wire N_4218 ;
wire N_4219 ;
wire N_4220 ;
wire N_4221 ;
wire N_4222 ;
wire N_4223 ;
wire N_40_0_i ;
wire N_845_i ;
wire N_980_i ;
wire N_979_i ;
wire N_124_mux_i ;
wire N_123_mux_i ;
wire N_122_mux_i ;
wire N_49_0_i ;
wire N_978_i ;
wire N_1040_i ;
wire N_914_i ;
wire N_30_0_i ;
wire N_235_i ;
wire N_913_i ;
wire N_231_i ;
wire N_225_i ;
wire N_229_i ;
wire N_228_i ;
wire N_227_i ;
wire i186_mux_i ;
wire N_1041_i ;
wire N_915_i ;
wire N_31_0_i ;
wire N_916_i ;
wire arbiter_req_2 ;
wire arbiter_err ;
wire arbiter_req ;
wire GND ;
wire VCC ;
// @31:262
  CFG4 \rf_wdata[4]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[4]),
	.C(res_o_7_2[4]),
	.D(res_o_7_2_0[4]),
	.Y(rf_wdata_Z[4])
);
defparam \rf_wdata[4] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[4]  (
	.A(csr_rdata[4]),
	.B(state[3]),
	.C(link_pc[4]),
	.D(mem_rdata[4]),
	.Y(rf_wdata_1_Z[4])
);
defparam \rf_wdata_1[4] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[3]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[3]),
	.C(res_o_7_2[3]),
	.D(res_o_7_2_0[3]),
	.Y(rf_wdata_Z[3])
);
defparam \rf_wdata[3] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[3]  (
	.A(csr_rdata[3]),
	.B(state[3]),
	.C(link_pc[3]),
	.D(mem_rdata[3]),
	.Y(rf_wdata_1_Z[3])
);
defparam \rf_wdata_1[3] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[7]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[7]),
	.C(res_o_7_2[7]),
	.D(res_o_7_2_0[7]),
	.Y(rf_wdata_Z[7])
);
defparam \rf_wdata[7] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[7]  (
	.A(csr_rdata[7]),
	.B(state[3]),
	.C(link_pc[7]),
	.D(mem_rdata[7]),
	.Y(rf_wdata_1_Z[7])
);
defparam \rf_wdata_1[7] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[6]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[6]),
	.C(res_o_7_2[6]),
	.D(res_o_7_2_0[6]),
	.Y(rf_wdata_Z[6])
);
defparam \rf_wdata[6] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[6]  (
	.A(csr_rdata[6]),
	.B(state[3]),
	.C(link_pc[6]),
	.D(mem_rdata[6]),
	.Y(rf_wdata_1_Z[6])
);
defparam \rf_wdata_1[6] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[5]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[5]),
	.C(res_o_7_2[5]),
	.D(res_o_7_2_0[5]),
	.Y(rf_wdata_Z[5])
);
defparam \rf_wdata[5] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[5]  (
	.A(csr_rdata[5]),
	.B(state[3]),
	.C(link_pc[5]),
	.D(mem_rdata[5]),
	.Y(rf_wdata_1_Z[5])
);
defparam \rf_wdata_1[5] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[2]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[2]),
	.C(res_o_7_2[2]),
	.D(res_o_7_2_0[2]),
	.Y(rf_wdata_Z[2])
);
defparam \rf_wdata[2] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[2]  (
	.A(csr_rdata[2]),
	.B(state[3]),
	.C(link_pc[2]),
	.D(mem_rdata[2]),
	.Y(rf_wdata_1_Z[2])
);
defparam \rf_wdata_1[2] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[1]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[1]),
	.C(res_o_7_2[1]),
	.D(res_o_7_2_0[1]),
	.Y(rf_wdata_Z[1])
);
defparam \rf_wdata[1] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[1]  (
	.A(csr_rdata[1]),
	.B(state[3]),
	.C(link_pc[1]),
	.D(mem_rdata[1]),
	.Y(rf_wdata_1_Z[1])
);
defparam \rf_wdata_1[1] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[22]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[22]),
	.C(res_o_7_2[22]),
	.D(res_o_7_2_0[22]),
	.Y(rf_wdata_Z[22])
);
defparam \rf_wdata[22] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[22]  (
	.A(csr_rdata[22]),
	.B(state[3]),
	.C(link_pc[22]),
	.D(mem_rdata[22]),
	.Y(rf_wdata_1_Z[22])
);
defparam \rf_wdata_1[22] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[21]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[21]),
	.C(res_o_7_2[21]),
	.D(res_o_7_2_0[21]),
	.Y(rf_wdata_Z[21])
);
defparam \rf_wdata[21] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[21]  (
	.A(csr_rdata[21]),
	.B(state[3]),
	.C(link_pc[21]),
	.D(mem_rdata[21]),
	.Y(rf_wdata_1_Z[21])
);
defparam \rf_wdata_1[21] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[20]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[20]),
	.C(res_o_7_2[20]),
	.D(res_o_7_2_0[20]),
	.Y(rf_wdata_Z[20])
);
defparam \rf_wdata[20] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[20]  (
	.A(csr_rdata[20]),
	.B(state[3]),
	.C(link_pc[20]),
	.D(mem_rdata[20]),
	.Y(rf_wdata_1_Z[20])
);
defparam \rf_wdata_1[20] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[19]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[19]),
	.C(res_o_7_2[19]),
	.D(res_o_7_2_0[19]),
	.Y(rf_wdata_Z[19])
);
defparam \rf_wdata[19] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[19]  (
	.A(csr_rdata[19]),
	.B(state[3]),
	.C(link_pc[19]),
	.D(mem_rdata[19]),
	.Y(rf_wdata_1_Z[19])
);
defparam \rf_wdata_1[19] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[18]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[18]),
	.C(res_o_7_2[18]),
	.D(res_o_7_2_0[18]),
	.Y(rf_wdata_Z[18])
);
defparam \rf_wdata[18] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[18]  (
	.A(csr_rdata[18]),
	.B(state[3]),
	.C(link_pc[18]),
	.D(mem_rdata[18]),
	.Y(rf_wdata_1_Z[18])
);
defparam \rf_wdata_1[18] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[17]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[17]),
	.C(res_o_7_2[17]),
	.D(res_o_7_2_0[17]),
	.Y(rf_wdata_Z[17])
);
defparam \rf_wdata[17] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[17]  (
	.A(csr_rdata[17]),
	.B(state[3]),
	.C(link_pc[17]),
	.D(mem_rdata[17]),
	.Y(rf_wdata_1_Z[17])
);
defparam \rf_wdata_1[17] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[16]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[16]),
	.C(res_o_7_2[16]),
	.D(res_o_7_2_0[16]),
	.Y(rf_wdata_Z[16])
);
defparam \rf_wdata[16] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[16]  (
	.A(csr_rdata[16]),
	.B(state[3]),
	.C(link_pc[16]),
	.D(mem_rdata[16]),
	.Y(rf_wdata_1_Z[16])
);
defparam \rf_wdata_1[16] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[15]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[15]),
	.C(res_o_7_2[15]),
	.D(res_o_7_2_0[15]),
	.Y(rf_wdata_Z[15])
);
defparam \rf_wdata[15] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[15]  (
	.A(csr_rdata[15]),
	.B(state[3]),
	.C(link_pc[15]),
	.D(mem_rdata[15]),
	.Y(rf_wdata_1_Z[15])
);
defparam \rf_wdata_1[15] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[14]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[14]),
	.C(res_o_7_2[14]),
	.D(res_o_7_2_0[14]),
	.Y(rf_wdata_Z[14])
);
defparam \rf_wdata[14] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[14]  (
	.A(csr_rdata[14]),
	.B(state[3]),
	.C(link_pc[14]),
	.D(mem_rdata[14]),
	.Y(rf_wdata_1_Z[14])
);
defparam \rf_wdata_1[14] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[13]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[13]),
	.C(res_o_7_2[13]),
	.D(res_o_7_2_0[13]),
	.Y(rf_wdata_Z[13])
);
defparam \rf_wdata[13] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[13]  (
	.A(csr_rdata[13]),
	.B(state[3]),
	.C(link_pc[13]),
	.D(mem_rdata[13]),
	.Y(rf_wdata_1_Z[13])
);
defparam \rf_wdata_1[13] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[12]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[12]),
	.C(res_o_7_2[12]),
	.D(res_o_7_2_0[12]),
	.Y(rf_wdata_Z[12])
);
defparam \rf_wdata[12] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[12]  (
	.A(csr_rdata[12]),
	.B(state[3]),
	.C(link_pc[12]),
	.D(mem_rdata[12]),
	.Y(rf_wdata_1_Z[12])
);
defparam \rf_wdata_1[12] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[11]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[11]),
	.C(res_o_7_2[11]),
	.D(res_o_7_2_0[11]),
	.Y(rf_wdata_Z[11])
);
defparam \rf_wdata[11] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[11]  (
	.A(csr_rdata[11]),
	.B(state[3]),
	.C(link_pc[11]),
	.D(mem_rdata[11]),
	.Y(rf_wdata_1_Z[11])
);
defparam \rf_wdata_1[11] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[10]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[10]),
	.C(res_o_7_2[10]),
	.D(res_o_7_2_0[10]),
	.Y(rf_wdata_Z[10])
);
defparam \rf_wdata[10] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[10]  (
	.A(csr_rdata[10]),
	.B(state[3]),
	.C(link_pc[10]),
	.D(mem_rdata[10]),
	.Y(rf_wdata_1_Z[10])
);
defparam \rf_wdata_1[10] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[9]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[9]),
	.C(res_o_7_2[9]),
	.D(res_o_7_2_0[9]),
	.Y(rf_wdata_Z[9])
);
defparam \rf_wdata[9] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[9]  (
	.A(csr_rdata[9]),
	.B(state[3]),
	.C(link_pc[9]),
	.D(mem_rdata[9]),
	.Y(rf_wdata_1_Z[9])
);
defparam \rf_wdata_1[9] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[8]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[8]),
	.C(res_o_7_2[8]),
	.D(res_o_7_2_0[8]),
	.Y(rf_wdata_Z[8])
);
defparam \rf_wdata[8] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[8]  (
	.A(csr_rdata[8]),
	.B(state[3]),
	.C(link_pc[8]),
	.D(mem_rdata[8]),
	.Y(rf_wdata_1_Z[8])
);
defparam \rf_wdata_1[8] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[31]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[31]),
	.C(res_o_7_2[31]),
	.D(res_o_7_2_0[31]),
	.Y(rf_wdata_Z[31])
);
defparam \rf_wdata[31] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[31]  (
	.A(csr_rdata[31]),
	.B(state[3]),
	.C(link_pc[31]),
	.D(mem_rdata[31]),
	.Y(rf_wdata_1_Z[31])
);
defparam \rf_wdata_1[31] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[30]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[30]),
	.C(res_o_7_2[30]),
	.D(res_o_7_2_0[30]),
	.Y(rf_wdata_Z[30])
);
defparam \rf_wdata[30] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[30]  (
	.A(csr_rdata[30]),
	.B(state[3]),
	.C(link_pc[30]),
	.D(mem_rdata[30]),
	.Y(rf_wdata_1_Z[30])
);
defparam \rf_wdata_1[30] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[29]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[29]),
	.C(res_o_7_2[29]),
	.D(res_o_7_2_0[29]),
	.Y(rf_wdata_Z[29])
);
defparam \rf_wdata[29] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[29]  (
	.A(csr_rdata[29]),
	.B(state[3]),
	.C(link_pc[29]),
	.D(mem_rdata[29]),
	.Y(rf_wdata_1_Z[29])
);
defparam \rf_wdata_1[29] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[28]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[28]),
	.C(res_o_7_2[28]),
	.D(res_o_7_2_0[28]),
	.Y(rf_wdata_Z[28])
);
defparam \rf_wdata[28] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[28]  (
	.A(csr_rdata[28]),
	.B(state[3]),
	.C(link_pc[28]),
	.D(mem_rdata[28]),
	.Y(rf_wdata_1_Z[28])
);
defparam \rf_wdata_1[28] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[27]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[27]),
	.C(res_o_7_2[27]),
	.D(res_o_7_2_0[27]),
	.Y(rf_wdata_Z[27])
);
defparam \rf_wdata[27] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[27]  (
	.A(csr_rdata[27]),
	.B(state[3]),
	.C(link_pc[27]),
	.D(mem_rdata[27]),
	.Y(rf_wdata_1_Z[27])
);
defparam \rf_wdata_1[27] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[26]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[26]),
	.C(res_o_7_2[26]),
	.D(res_o_7_2_0[26]),
	.Y(rf_wdata_Z[26])
);
defparam \rf_wdata[26] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[26]  (
	.A(csr_rdata[26]),
	.B(state[3]),
	.C(link_pc[26]),
	.D(mem_rdata[26]),
	.Y(rf_wdata_1_Z[26])
);
defparam \rf_wdata_1[26] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[25]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[25]),
	.C(res_o_7_2[25]),
	.D(res_o_7_2_0[25]),
	.Y(rf_wdata_Z[25])
);
defparam \rf_wdata[25] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[25]  (
	.A(csr_rdata[25]),
	.B(state[3]),
	.C(link_pc[25]),
	.D(mem_rdata[25]),
	.Y(rf_wdata_1_Z[25])
);
defparam \rf_wdata_1[25] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[24]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[24]),
	.C(res_o_7_2[24]),
	.D(res_o_7_2_0[24]),
	.Y(rf_wdata_Z[24])
);
defparam \rf_wdata[24] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[24]  (
	.A(csr_rdata[24]),
	.B(state[3]),
	.C(link_pc[24]),
	.D(mem_rdata[24]),
	.Y(rf_wdata_1_Z[24])
);
defparam \rf_wdata_1[24] .INIT=16'h0015;
// @31:262
  CFG4 \rf_wdata[23]  (
	.A(alu_op[0]),
	.B(rf_wdata_1_Z[23]),
	.C(res_o_7_2[23]),
	.D(res_o_7_2_0[23]),
	.Y(rf_wdata_Z[23])
);
defparam \rf_wdata[23] .INIT=16'hFB73;
// @31:262
  CFG4 \rf_wdata_1[23]  (
	.A(csr_rdata[23]),
	.B(state[3]),
	.C(link_pc[23]),
	.D(mem_rdata[23]),
	.Y(rf_wdata_1_Z[23])
);
defparam \rf_wdata_1[23] .INIT=16'h0015;
// @31:262
  CFG3 \rf_wdata[0]  (
	.A(mem_rdata[0]),
	.B(csr_rdata[0]),
	.C(alu_res[0]),
	.Y(rf_wdata_Z[0])
);
defparam \rf_wdata[0] .INIT=8'hFE;
// @31:159
  neorv32_cpu_control neorv32_cpu_control_inst (
	.alu_add(alu_add[31:1]),
	.rs1({rs1[31:30], rs1_26, rs1_25, rs1_24, rs1[26:15], rs1_11, rs1[13], rs1_9, rs1[11:4], rs1_0, rs1[2:0]}),
	.un1_cmp_0_data_tmp_0(un1_cmp_0_data_tmp[15]),
	.alu_cmp_0(alu_cmp[1]),
	.bus_rsp_i_0(bus_rsp_i_0),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst_0),
	.imm({imm[31:30], imm_26, imm_25, imm_24, imm[26:15], imm_11, imm[13], imm_9, imm[11:4], imm_0, imm[2:0]}),
	.alu_op({alu_op_0, alu_op[1:0]}),
	.csr_rdata(csr_rdata[31:0]),
	.addr_0(addr[31:2]),
	.curr_pc(curr_pc[31:1]),
	.link_pc(link_pc[31:1]),
	.xcsr_addr_4(xcsr_addr[4]),
	.xcsr_addr_3(xcsr_addr[3]),
	.xcsr_addr_2(xcsr_addr[2]),
	.xcsr_addr_1(xcsr_addr[1]),
	.xcsr_addr_0(xcsr_addr[0]),
	.xcsr_addr_10(xcsr_addr[10]),
	.rf_rs1(rf_rs1[4:0]),
	.addr(addr_0[31:2]),
	.mar(mar[1:0]),
	.firq(firq[2:1]),
	.rf_rd(rf_rd[4:0]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.ir_funct3_0(ir_funct3_0),
	.alu_cp_trig_0(alu_cp_trig_0),
	.state_0(state[3]),
	.N_512_mux(N_512_mux),
	.N_513_mux(N_513_mux),
	.N_487_mux(N_487_mux),
	.N_488_mux(N_488_mux),
	.N_489_mux(N_489_mux),
	.N_490_mux(N_490_mux),
	.N_491_mux(N_491_mux),
	.N_492_mux(N_492_mux),
	.N_493_mux(N_493_mux),
	.N_494_mux(N_494_mux),
	.N_495_mux(N_495_mux),
	.N_464_mux(N_464_mux),
	.N_465_mux(N_465_mux),
	.N_466_mux(N_466_mux),
	.N_482_mux(N_482_mux),
	.N_483_mux(N_483_mux),
	.N_514_mux(N_514_mux),
	.N_497_mux(N_497_mux),
	.N_520_mux(N_520_mux),
	.N_521_mux(N_521_mux),
	.N_500_mux(N_500_mux),
	.N_501_mux(N_501_mux),
	.N_502_mux(N_502_mux),
	.N_503_mux(N_503_mux),
	.N_517_mux(N_517_mux),
	.N_505_mux(N_505_mux),
	.N_518_mux(N_518_mux),
	.N_519_mux(N_519_mux),
	.N_508_mux(N_508_mux),
	.N_509_mux(N_509_mux),
	.N_510_mux(N_510_mux),
	.N_511_mux(N_511_mux),
	.rf_wb_en_0(rf_wb_en),
	.N_351_0(N_351_0),
	.N_353_0(N_353_0),
	.cp_done(cp_done),
	.N_112_mux(N_112_mux),
	.cpu_trap(cpu_trap),
	.lsu_wait_i(lsu_wait_i),
	.mtime_irq(mtime_irq),
	.lsu_mo_we(lsu_mo_we),
	.lsu_rw(lsu_rw),
	.alu_opa_mux(alu_opa_mux),
	.alu_opb_mux(alu_opb_mux),
	.alu_sub(alu_sub),
	.rf_zero_we(rf_zero_we),
	.alu_unsigned(alu_unsigned),
	.lsu_req(lsu_req),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys)
);
// @31:241
  neorv32_cpu_regfile neorv32_cpu_regfile_inst (
	.rf_rs1(rf_rs1[4:0]),
	.rf_rd(rf_rd[4:0]),
	.rf_wdata(rf_wdata_Z[31:0]),
	.rs1({rs1[31:30], rs1_26, rs1_25, rs1_24, rs1[26:15], rs1_11, rs1[13], rs1_9, rs1[11:4], rs1_0, rs1[2:0]}),
	.rs2({rs2[31:30], rs2_26, rs2_25, rs2_24, rs2[26:15], rs2_11, rs2[13], rs2_9, rs2_8, rs2[10:4], rs2_0, rs2[2:0]}),
	.xcsr_addr(xcsr_addr[4:0]),
	.rf_wb_en(rf_wb_en),
	.rf_zero_we(rf_zero_we),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:267
  neorv32_cpu_alu neorv32_cpu_alu_inst (
	.alu_cp_trig_0(alu_cp_trig_0),
	.sreg_27(sreg_27),
	.sreg_25(sreg_25),
	.sreg_26(sreg_26),
	.sreg_24(sreg_24),
	.sreg_28(sreg_28),
	.sreg_0(sreg_0),
	.sreg_2(sreg_2),
	.xcsr_addr_0(xcsr_addr[10]),
	.imm({imm[31:30], N_4215, N_4214, N_4213, imm[26:15], N_4212, imm[13], N_4211, imm[11:4], N_4210, imm[2:0]}),
	.rdata_o_11(rdata_o_11[31:0]),
	.ir_funct3_0(ir_funct3_0),
	.sysinfo_0(sysinfo_0[31:0]),
	.mar(mar[1:0]),
	.rdata_0({rdata[31:8], N_4218, rdata[6], N_4217, N_4216, rdata[3:2]}),
	.rdata({rdata_0[31:8], rdata[7], rdata_0[6], rdata[5:4], rdata_0[3:2], rdata[1:0]}),
	.data_1(data[7:0]),
	.data_0({data[31:30], N_4223, N_4222, N_4221, data[26:21], N_4220, data[19:18], N_4219, data[16:8], data_0[7:0]}),
	.data({data_0[31:30], data[29:27], data_0[26:21], data[20], data_0[19:18], data[17], data_0[16:8], data_1[7:0]}),
	.data_2_0(data_2[0]),
	.data_2_4(data_2[4]),
	.data_2_7(data_2[7]),
	.data_2_5(data_2[5]),
	.curr_pc(curr_pc[31:1]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst_0),
	.buf_adr(buf_adr[1:0]),
	.alu_res_0(alu_res[0]),
	.alu_op({alu_op_0, alu_op[1:0]}),
	.res_o_7_2_0(res_o_7_2_0[31:1]),
	.res_o_7_2(res_o_7_2[31:1]),
	.res_o_6_11(res_o_6_11),
	.res_o_6_9(res_o_6_9),
	.res_o_6_24(res_o_6_24),
	.res_o_6_25(res_o_6_25),
	.res_o_6_26(res_o_6_26),
	.res_o_6_0(res_o_6_0),
	.un1_neorv32_int_imem_inst_0(un1_neorv32_int_imem_inst_0),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.alu_add(alu_add[31:0]),
	.un1_cmp_0_data_tmp_0(un1_cmp_0_data_tmp[15]),
	.alu_cmp_0(alu_cmp[1]),
	.rs2({rs2[31:30], rs2_26, rs2_25, rs2_24, rs2[26:15], rs2_11, rs2[13], rs2_9, rs2_8, rs2[10:4], rs2_0, rs2[2:0]}),
	.rs1({rs1[31:30], rs1_26, rs1_25, rs1_24, rs1[26:15], rs1_11, rs1[13], rs1_9, rs1[11:4], rs1_0, rs1[2:0]}),
	.rstn_sys(rstn_sys),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.cp_done(cp_done),
	.N_103_i(N_103_i),
	.N_1109_i(N_1109_i),
	.N_1110_i(N_1110_i),
	.N_1112_i(N_1112_i),
	.N_40_0_i(N_40_0_i),
	.N_845_i(N_845_i),
	.N_980_i(N_980_i),
	.N_979_i(N_979_i),
	.N_124_mux_i(N_124_mux_i),
	.N_123_mux_i(N_123_mux_i),
	.N_122_mux_i(N_122_mux_i),
	.N_49_0_i(N_49_0_i),
	.N_978_i(N_978_i),
	.cpu_trap(cpu_trap),
	.N_521_mux(N_521_mux),
	.N_520_mux(N_520_mux),
	.N_1040_i_1z(N_1040_i),
	.N_914_i_1z(N_914_i),
	.N_30_0_i_1z(N_30_0_i),
	.N_235_i_1z(N_235_i),
	.N_913_i_1z(N_913_i),
	.N_231_i_1z(N_231_i),
	.N_512_mux(N_512_mux),
	.N_513_mux(N_513_mux),
	.N_514_mux(N_514_mux),
	.N_502_mux(N_502_mux),
	.N_501_mux(N_501_mux),
	.N_500_mux(N_500_mux),
	.N_497_mux(N_497_mux),
	.N_225_i(N_225_i),
	.N_229_i(N_229_i),
	.N_228_i(N_228_i),
	.N_227_i(N_227_i),
	.N_483_mux(N_483_mux),
	.N_490_mux(N_490_mux),
	.N_493_mux(N_493_mux),
	.N_495_mux(N_495_mux),
	.N_494_mux(N_494_mux),
	.N_492_mux(N_492_mux),
	.N_491_mux(N_491_mux),
	.N_489_mux(N_489_mux),
	.N_488_mux(N_488_mux),
	.N_487_mux(N_487_mux),
	.N_482_mux(N_482_mux),
	.N_466_mux(N_466_mux),
	.N_465_mux(N_465_mux),
	.N_464_mux(N_464_mux),
	.i186_mux_i(i186_mux_i),
	.N_1041_i_1z(N_1041_i),
	.N_915_i_1z(N_915_i),
	.N_31_0_i_1z(N_31_0_i),
	.N_916_i_1z(N_916_i),
	.alu_opb_mux(alu_opb_mux),
	.arbiter_req_2(arbiter_req_2),
	.lsu_req(lsu_req),
	.N_351_0(N_351_0),
	.arbiter_err(arbiter_err),
	.N_353_0(N_353_0),
	.misaligned(misaligned),
	.N_503_mux(N_503_mux),
	.N_1089(N_1089),
	.N_170(N_170),
	.N_1094(N_1094),
	.N_1104_i(N_1104_i),
	.m59(m59),
	.N_1105_i(N_1105_i),
	.m61_1z(m61),
	.N_1107_i(N_1107_i),
	.m55_1z(m55),
	.N_1106_i(N_1106_i),
	.m53(m53),
	.rden(rden),
	.N_511_mux(N_511_mux),
	.N_508_mux(N_508_mux),
	.N_517_mux(N_517_mux),
	.N_510_mux(N_510_mux),
	.N_518_mux(N_518_mux),
	.N_505_mux(N_505_mux),
	.N_519_mux(N_519_mux),
	.N_509_mux(N_509_mux),
	.arbiter_req(arbiter_req),
	.m35_1(m35_1),
	.m34(m34),
	.m33_1(m33_1),
	.m32_1z(m32),
	.m31_2(m31_2),
	.m30_0(m30_0),
	.alu_opa_mux(alu_opa_mux),
	.alu_sub(alu_sub),
	.alu_unsigned(alu_unsigned)
);
// @31:308
  neorv32_cpu_lsu neorv32_cpu_lsu_inst (
	.rs2_4(rs2[4]),
	.rs2_3(rs2_0),
	.rs2_2(rs2[2]),
	.rs2_1(rs2[1]),
	.rs2_0(rs2[0]),
	.rs2_7(rs2[7]),
	.rs2_6(rs2[6]),
	.rs2_5(rs2[5]),
	.rs2_9(rs2[9]),
	.rs2_15(rs2[15]),
	.rs2_8(rs2[8]),
	.rs2_14(rs2_11),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.rdata_o_11(rdata_o_11[31:0]),
	.mem_rdata(mem_rdata[31:0]),
	.ben(ben[3:0]),
	.data({data_1[31:30], data_0[29:27], data_1[26:21], data_0[20], data_1[19:18], data_0[17], data_1[16:8], data_3_7, data_2[6], data_3_5, data_3_4, data_2[3:1], data_3_0}),
	.alu_add(alu_add[31:0]),
	.addr(addr_0[31:2]),
	.mar(mar[1:0]),
	.un1_neorv32_cpu_inst_1_2(un1_neorv32_cpu_inst_1_2),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1_0),
	.lsu_wait_i(lsu_wait_i),
	.cpu_trap(cpu_trap),
	.N_225_i(N_225_i),
	.N_979_i(N_979_i),
	.N_980_i(N_980_i),
	.N_845_i(N_845_i),
	.N_40_0_i(N_40_0_i),
	.N_1040_i(N_1040_i),
	.N_914_i(N_914_i),
	.N_30_0_i(N_30_0_i),
	.N_1096_i(N_1096_i),
	.N_978_i(N_978_i),
	.N_235_i(N_235_i),
	.N_913_i(N_913_i),
	.N_231_i(N_231_i),
	.N_229_i(N_229_i),
	.N_228_i(N_228_i),
	.N_227_i(N_227_i),
	.N_122_mux_i(N_122_mux_i),
	.N_123_mux_i(N_123_mux_i),
	.N_49_0_i(N_49_0_i),
	.N_124_mux_i(N_124_mux_i),
	.N_1041_i(N_1041_i),
	.N_915_i(N_915_i),
	.N_31_0_i(N_31_0_i),
	.N_916_i(N_916_i),
	.i186_mux_i(i186_mux_i),
	.misaligned_1z(misaligned),
	.arbiter_req_2(arbiter_req_2),
	.arbiter_req_1z(arbiter_req),
	.lsu_rw(lsu_rw),
	.lsu_mo_we(lsu_mo_we),
	.N_168_i(N_168_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys),
	.arbiter_err_1z(arbiter_err)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_cpu */

module neorv32_bus_switch (
  un1_neorv32_bus_io_switch_inst_4_0,
  un1_neorv32_bus_io_switch_inst_12_0,
  un1_neorv32_bus_io_switch_inst_2_0,
  un1_neorv32_bus_io_switch_inst_11_0,
  addr_0,
  addr,
  addr_1,
  bus_rsp_i_0,
  un1_neorv32_cpu_inst_1_2,
  un1_neorv32_cpu_inst_1_0,
  res_o_6_0,
  res_o_6_26,
  res_o_6_24,
  res_o_6_11,
  res_o_6_9,
  res_o_6_25,
  rs1_0,
  rs1_26,
  rs1_24,
  rs1_11,
  rs1_9,
  rs1_25,
  imm_0,
  imm_26,
  imm_24,
  imm_9,
  imm_11,
  imm_25,
  rs2_0,
  rs2_26,
  rs2_24,
  rs2_9,
  rs2_11,
  rs2_8,
  rs2_25,
  sreg_26,
  sreg_24,
  sreg_27,
  sreg_25,
  sreg_28,
  sreg_2,
  sreg_0,
  ir_funct3_0,
  alu_cp_trig_0,
  ir_funct3_i,
  alu_op_0,
  x_rsp_i_0,
  un1_neorv32_cpu_inst_0,
  N_26_mux,
  N_835,
  N_168_i,
  N_112_mux,
  N_1112_i_1z,
  N_1110_i_1z,
  N_1109_i_1z,
  N_103_i_1z,
  N_1096_i_1z,
  lsu_wait_i,
  rw,
  N_1104_i_1z,
  m34_1z,
  m59_1z,
  N_1106_i_1z,
  N_1107_i_1z,
  N_1105_i_1z,
  N_160,
  m31_2,
  m32_1z,
  m53_1z,
  m55_1z,
  m33_1,
  m35_1,
  m61_1z,
  N_170,
  m30_0,
  alu_sub,
  misaligned,
  lsu_req,
  N_1094,
  N_1089,
  alu_opb_mux,
  ack,
  sel,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
output un1_neorv32_bus_io_switch_inst_4_0 ;
output un1_neorv32_bus_io_switch_inst_12_0 ;
output un1_neorv32_bus_io_switch_inst_2_0 ;
output un1_neorv32_bus_io_switch_inst_11_0 ;
input [31:2] addr_0 ;
input [31:2] addr ;
output [31:2] addr_1 ;
output bus_rsp_i_0 ;
input un1_neorv32_cpu_inst_1_2 ;
input un1_neorv32_cpu_inst_1_0 ;
output res_o_6_0 ;
output res_o_6_26 ;
output res_o_6_24 ;
output res_o_6_11 ;
output res_o_6_9 ;
output res_o_6_25 ;
input rs1_0 ;
input rs1_26 ;
input rs1_24 ;
input rs1_11 ;
input rs1_9 ;
input rs1_25 ;
input imm_0 ;
input imm_26 ;
input imm_24 ;
input imm_9 ;
input imm_11 ;
input imm_25 ;
input rs2_0 ;
input rs2_26 ;
input rs2_24 ;
input rs2_9 ;
input rs2_11 ;
input rs2_8 ;
input rs2_25 ;
input sreg_26 ;
input sreg_24 ;
input sreg_27 ;
input sreg_25 ;
input sreg_28 ;
input sreg_2 ;
input sreg_0 ;
input ir_funct3_0 ;
input alu_cp_trig_0 ;
input [1:0] ir_funct3_i ;
input alu_op_0 ;
input x_rsp_i_0 ;
input un1_neorv32_cpu_inst_0 ;
output N_26_mux ;
output N_835 ;
output N_168_i ;
output N_112_mux ;
output N_1112_i_1z ;
output N_1110_i_1z ;
output N_1109_i_1z ;
output N_103_i_1z ;
output N_1096_i_1z ;
output lsu_wait_i ;
output rw ;
output N_1104_i_1z ;
output m34_1z ;
output m59_1z ;
output N_1106_i_1z ;
output N_1107_i_1z ;
output N_1105_i_1z ;
output N_160 ;
output m31_2 ;
output m32_1z ;
output m53_1z ;
output m55_1z ;
output m33_1 ;
output m35_1 ;
output m61_1z ;
output N_170 ;
output m30_0 ;
input alu_sub ;
input misaligned ;
input lsu_req ;
output N_1094 ;
output N_1089 ;
input alu_opb_mux ;
input ack ;
output sel ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire un1_neorv32_bus_io_switch_inst_4_0 ;
wire un1_neorv32_bus_io_switch_inst_12_0 ;
wire un1_neorv32_bus_io_switch_inst_2_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire bus_rsp_i_0 ;
wire un1_neorv32_cpu_inst_1_2 ;
wire un1_neorv32_cpu_inst_1_0 ;
wire res_o_6_0 ;
wire res_o_6_26 ;
wire res_o_6_24 ;
wire res_o_6_11 ;
wire res_o_6_9 ;
wire res_o_6_25 ;
wire rs1_0 ;
wire rs1_26 ;
wire rs1_24 ;
wire rs1_11 ;
wire rs1_9 ;
wire rs1_25 ;
wire imm_0 ;
wire imm_26 ;
wire imm_24 ;
wire imm_9 ;
wire imm_11 ;
wire imm_25 ;
wire rs2_0 ;
wire rs2_26 ;
wire rs2_24 ;
wire rs2_9 ;
wire rs2_11 ;
wire rs2_8 ;
wire rs2_25 ;
wire sreg_26 ;
wire sreg_24 ;
wire sreg_27 ;
wire sreg_25 ;
wire sreg_28 ;
wire sreg_2 ;
wire sreg_0 ;
wire ir_funct3_0 ;
wire alu_cp_trig_0 ;
wire alu_op_0 ;
wire x_rsp_i_0 ;
wire un1_neorv32_cpu_inst_0 ;
wire N_26_mux ;
wire N_835 ;
wire N_168_i ;
wire N_112_mux ;
wire N_1112_i_1z ;
wire N_1110_i_1z ;
wire N_1109_i_1z ;
wire N_103_i_1z ;
wire N_1096_i_1z ;
wire lsu_wait_i ;
wire rw ;
wire N_1104_i_1z ;
wire m34_1z ;
wire m59_1z ;
wire N_1106_i_1z ;
wire N_1107_i_1z ;
wire N_1105_i_1z ;
wire N_160 ;
wire m31_2 ;
wire m32_1z ;
wire m53_1z ;
wire m55_1z ;
wire m33_1 ;
wire m35_1 ;
wire m61_1z ;
wire N_170 ;
wire m30_0 ;
wire alu_sub ;
wire misaligned ;
wire lsu_req ;
wire N_1094 ;
wire N_1089 ;
wire alu_opb_mux ;
wire ack ;
wire sel ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [1:0] state;
wire [1:0] state_ns;
wire b_req ;
wire VCC ;
wire N_157_i ;
wire GND ;
wire a_req ;
wire a_req_2 ;
wire m5_e_19 ;
wire m5_e_18 ;
wire N_13 ;
wire sel2 ;
wire N_173 ;
wire N_171 ;
wire N_11_mux ;
wire N_1096_1 ;
wire N_1112_1 ;
wire N_1110_1 ;
wire N_1109_1 ;
wire N_103_1 ;
wire m5_e_10 ;
wire m5_e_6 ;
wire m5_e_15 ;
wire m5_e_13 ;
wire m5_e_12 ;
wire m5_e_11 ;
wire N_127 ;
wire N_126 ;
wire N_125 ;
// @18:59
  SLE \arbiter.b_req  (
	.Q(b_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_157_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:59
  SLE \arbiter.a_req  (
	.Q(a_req),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(a_req_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:59
  SLE \arbiter.state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:59
  SLE \arbiter.state[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \arbiter.sel_0_o3_RNI8L37B  (
	.A(sel),
	.B(un1_neorv32_cpu_inst_1_2),
	.C(m5_e_19),
	.D(m5_e_18),
	.Y(N_13)
);
defparam \arbiter.sel_0_o3_RNI8L37B .INIT=16'h1FFF;
// @18:138
  CFG3 \b_rsp_o.ack_i_o3_0  (
	.A(un1_neorv32_cpu_inst_0),
	.B(b_req),
	.C(sel2),
	.Y(N_173)
);
defparam \b_rsp_o.ack_i_o3_0 .INIT=8'hF1;
// @18:66
  CFG2 \arbiter_sync.arbiter.b_req_1_i_o3  (
	.A(un1_neorv32_cpu_inst_0),
	.B(b_req),
	.Y(N_171)
);
defparam \arbiter_sync.arbiter.b_req_1_i_o3 .INIT=4'hE;
  CFG2 m2 (
	.A(ack),
	.B(x_rsp_i_0),
	.Y(N_11_mux)
);
defparam m2.INIT=4'h1;
// @18:65
  CFG2 \arbiter_sync.arbiter.a_req_2_0_a3  (
	.A(sel2),
	.B(state[0]),
	.Y(a_req_2)
);
defparam \arbiter_sync.arbiter.a_req_2_0_a3 .INIT=4'h2;
  CFG3 m7 (
	.A(rs2_0),
	.B(alu_opb_mux),
	.C(imm_0),
	.Y(N_1089)
);
defparam m7.INIT=8'h1D;
  CFG3 m28 (
	.A(rs2_26),
	.B(alu_opb_mux),
	.C(imm_26),
	.Y(N_1094)
);
defparam m28.INIT=8'h1D;
// @18:97
  CFG3 \arbiter_sync.arbiter.sel2  (
	.A(lsu_req),
	.B(a_req),
	.C(misaligned),
	.Y(sel2)
);
defparam \arbiter_sync.arbiter.sel2 .INIT=8'hCE;
  CFG2 m8 (
	.A(N_1089),
	.B(rs1_0),
	.Y(res_o_6_0)
);
defparam m8.INIT=4'h9;
  CFG2 m30 (
	.A(N_1089),
	.B(alu_sub),
	.Y(m30_0)
);
defparam m30.INIT=4'h9;
  CFG2 m51 (
	.A(N_1089),
	.B(alu_op_0),
	.Y(N_170)
);
defparam m51.INIT=4'h4;
  CFG4 m61 (
	.A(rs2_24),
	.B(imm_24),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m61_1z)
);
defparam m61.INIT=16'hCA00;
  CFG2 m35 (
	.A(N_1094),
	.B(alu_sub),
	.Y(m35_1)
);
defparam m35.INIT=4'h9;
  CFG4 m33 (
	.A(rs2_24),
	.B(imm_24),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m33_1)
);
defparam m33.INIT=16'h35CA;
  CFG2 m29 (
	.A(N_1094),
	.B(rs1_26),
	.Y(res_o_6_26)
);
defparam m29.INIT=4'h9;
  CFG4 m20_0 (
	.A(rs2_24),
	.B(imm_24),
	.C(alu_opb_mux),
	.D(rs1_24),
	.Y(res_o_6_24)
);
defparam m20_0.INIT=16'h35CA;
  CFG4 m55 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m55_1z)
);
defparam m55.INIT=16'hCA00;
  CFG4 m53 (
	.A(rs2_11),
	.B(imm_11),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m53_1z)
);
defparam m53.INIT=16'hCA00;
  CFG4 m32 (
	.A(rs2_11),
	.B(imm_11),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m32_1z)
);
defparam m32.INIT=16'h35CA;
  CFG4 m31 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m31_2)
);
defparam m31.INIT=16'h35CA;
  CFG4 m16_0 (
	.A(rs2_11),
	.B(imm_11),
	.C(alu_opb_mux),
	.D(rs1_11),
	.Y(res_o_6_11)
);
defparam m16_0.INIT=16'h35CA;
  CFG4 m12_0 (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(rs1_9),
	.Y(res_o_6_9)
);
defparam m12_0.INIT=16'h35CA;
  CFG4 m40_1_0 (
	.A(rs2_0),
	.B(rs2_8),
	.C(ir_funct3_i[0]),
	.D(ir_funct3_i[1]),
	.Y(N_1096_1)
);
defparam m40_1_0.INIT=16'h0035;
  CFG4 m100_1_0 (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_26),
	.D(sreg_24),
	.Y(N_1112_1)
);
defparam m100_1_0.INIT=16'h0415;
  CFG4 m97_1_0 (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_27),
	.D(sreg_25),
	.Y(N_1110_1)
);
defparam m97_1_0.INIT=16'h0415;
  CFG4 m95_1_0 (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_28),
	.D(sreg_26),
	.Y(N_1109_1)
);
defparam m95_1_0.INIT=16'h0415;
  CFG4 m102_1_0 (
	.A(alu_cp_trig_0),
	.B(ir_funct3_0),
	.C(sreg_2),
	.D(sreg_0),
	.Y(N_103_1)
);
defparam m102_1_0.INIT=16'h0415;
// @18:79
  CFG4 \arbiter.stb_i  (
	.A(sel2),
	.B(N_171),
	.C(state[1]),
	.D(state[0]),
	.Y(N_160)
);
defparam \arbiter.stb_i .INIT=16'hFFF1;
// @18:59
  CFG2 \arbiter.b_req_RNO  (
	.A(N_171),
	.B(state[1]),
	.Y(N_157_i)
);
defparam \arbiter.b_req_RNO .INIT=4'h2;
// @24:127
  CFG4 N_1105_i (
	.A(rs2_24),
	.B(imm_24),
	.C(alu_opb_mux),
	.D(rs1_24),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=16'hFFCA;
// @24:127
  CFG4 N_1107_i (
	.A(rs2_9),
	.B(imm_9),
	.C(alu_opb_mux),
	.D(rs1_9),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=16'hFFCA;
// @24:127
  CFG4 N_1106_i (
	.A(rs2_11),
	.B(imm_11),
	.C(alu_opb_mux),
	.D(rs1_11),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=16'hFFCA;
// @18:59
  CFG4 \arbiter.state_ns_1_0_.m5  (
	.A(state[1]),
	.B(state[0]),
	.C(sel2),
	.D(N_11_mux),
	.Y(state_ns[0])
);
defparam \arbiter.state_ns_1_0_.m5 .INIT=16'h5410;
  CFG4 m59 (
	.A(rs2_25),
	.B(imm_25),
	.C(alu_opb_mux),
	.D(alu_op_0),
	.Y(m59_1z)
);
defparam m59.INIT=16'hCA00;
  CFG4 m34 (
	.A(rs2_25),
	.B(imm_25),
	.C(alu_opb_mux),
	.D(alu_sub),
	.Y(m34_1z)
);
defparam m34.INIT=16'h35CA;
  CFG4 m25 (
	.A(rs2_25),
	.B(imm_25),
	.C(alu_opb_mux),
	.D(rs1_25),
	.Y(res_o_6_25)
);
defparam m25.INIT=16'h35CA;
// @18:79
  CFG3 \arbiter.sel_0_o3  (
	.A(state[1]),
	.B(state[0]),
	.C(N_173),
	.Y(sel)
);
defparam \arbiter.sel_0_o3 .INIT=8'hAB;
// @24:127
  CFG4 N_1104_i (
	.A(rs2_25),
	.B(imm_25),
	.C(alu_opb_mux),
	.D(rs1_25),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=16'hFFCA;
  CFG4 \arbiter.state_RNO[1]  (
	.A(N_11_mux),
	.B(N_173),
	.C(state[1]),
	.D(state[0]),
	.Y(state_ns[1])
);
defparam \arbiter.state_RNO[1] .INIT=16'h00A3;
  CFG2 \arbiter.sel_0_o3_RNIICJF  (
	.A(sel),
	.B(un1_neorv32_cpu_inst_1_0),
	.Y(rw)
);
defparam \arbiter.sel_0_o3_RNIICJF .INIT=4'h4;
// @18:134
  CFG2 \a_rsp_o.ack_i  (
	.A(sel),
	.B(ack),
	.Y(lsu_wait_i)
);
defparam \a_rsp_o.ack_i .INIT=4'hB;
// @28:108
  CFG3 N_1096_i (
	.A(rs2_24),
	.B(ir_funct3_i[1]),
	.C(N_1096_1),
	.Y(N_1096_i_1z)
);
defparam N_1096_i.INIT=8'h0B;
// @19:69
  CFG3 N_103_i (
	.A(rs1_0),
	.B(alu_cp_trig_0),
	.C(N_103_1),
	.Y(N_103_i_1z)
);
defparam N_103_i.INIT=8'h0B;
// @19:69
  CFG3 N_1109_i (
	.A(rs1_26),
	.B(alu_cp_trig_0),
	.C(N_1109_1),
	.Y(N_1109_i_1z)
);
defparam N_1109_i.INIT=8'h0B;
// @19:69
  CFG3 N_1110_i (
	.A(rs1_25),
	.B(alu_cp_trig_0),
	.C(N_1110_1),
	.Y(N_1110_i_1z)
);
defparam N_1110_i.INIT=8'h0B;
// @19:69
  CFG3 N_1112_i (
	.A(rs1_24),
	.B(alu_cp_trig_0),
	.C(N_1112_1),
	.Y(N_1112_i_1z)
);
defparam N_1112_i.INIT=8'h0B;
  CFG4 \b_rsp_o.ack_i_o3_0_RNI7I2A1  (
	.A(ack),
	.B(N_173),
	.C(state[1]),
	.D(state[0]),
	.Y(bus_rsp_i_0)
);
defparam \b_rsp_o.ack_i_o3_0_RNI7I2A1 .INIT=16'h00A2;
  CFG4 \b_rsp_o.ack_i_o3_0_RNI7UMH1  (
	.A(x_rsp_i_0),
	.B(state[1]),
	.C(state[0]),
	.D(N_173),
	.Y(N_112_mux)
);
defparam \b_rsp_o.ack_i_o3_0_RNI7UMH1 .INIT=16'h080A;
// @18:113
  CFG3 \x_req_o.addr[31]  (
	.A(addr[31]),
	.B(addr_0[31]),
	.C(sel),
	.Y(addr_1[31])
);
defparam \x_req_o.addr[31] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[30]  (
	.A(addr[30]),
	.B(addr_0[30]),
	.C(sel),
	.Y(addr_1[30])
);
defparam \x_req_o.addr[30] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[29]  (
	.A(addr[29]),
	.B(addr_0[29]),
	.C(sel),
	.Y(addr_1[29])
);
defparam \x_req_o.addr[29] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[28]  (
	.A(addr[28]),
	.B(addr_0[28]),
	.C(sel),
	.Y(addr_1[28])
);
defparam \x_req_o.addr[28] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[27]  (
	.A(addr[27]),
	.B(addr_0[27]),
	.C(sel),
	.Y(addr_1[27])
);
defparam \x_req_o.addr[27] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[26]  (
	.A(addr[26]),
	.B(addr_0[26]),
	.C(sel),
	.Y(addr_1[26])
);
defparam \x_req_o.addr[26] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[24]  (
	.A(addr[24]),
	.B(addr_0[24]),
	.C(sel),
	.Y(addr_1[24])
);
defparam \x_req_o.addr[24] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[23]  (
	.A(addr[23]),
	.B(addr_0[23]),
	.C(sel),
	.Y(addr_1[23])
);
defparam \x_req_o.addr[23] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[22]  (
	.A(addr[22]),
	.B(addr_0[22]),
	.C(sel),
	.Y(addr_1[22])
);
defparam \x_req_o.addr[22] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[21]  (
	.A(addr[21]),
	.B(addr_0[21]),
	.C(sel),
	.Y(addr_1[21])
);
defparam \x_req_o.addr[21] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[20]  (
	.A(addr[20]),
	.B(addr_0[20]),
	.C(sel),
	.Y(addr_1[20])
);
defparam \x_req_o.addr[20] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[19]  (
	.A(addr[19]),
	.B(addr_0[19]),
	.C(sel),
	.Y(addr_1[19])
);
defparam \x_req_o.addr[19] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[18]  (
	.A(addr[18]),
	.B(addr_0[18]),
	.C(sel),
	.Y(addr_1[18])
);
defparam \x_req_o.addr[18] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[17]  (
	.A(addr[17]),
	.B(addr_0[17]),
	.C(sel),
	.Y(addr_1[17])
);
defparam \x_req_o.addr[17] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[16]  (
	.A(addr[16]),
	.B(addr_0[16]),
	.C(sel),
	.Y(addr_1[16])
);
defparam \x_req_o.addr[16] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[15]  (
	.A(addr[15]),
	.B(addr_0[15]),
	.C(sel),
	.Y(addr_1[15])
);
defparam \x_req_o.addr[15] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[14]  (
	.A(addr[14]),
	.B(addr_0[14]),
	.C(sel),
	.Y(addr_1[14])
);
defparam \x_req_o.addr[14] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[13]  (
	.A(addr[13]),
	.B(addr_0[13]),
	.C(sel),
	.Y(addr_1[13])
);
defparam \x_req_o.addr[13] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[11]  (
	.A(addr[11]),
	.B(addr_0[11]),
	.C(sel),
	.Y(addr_1[11])
);
defparam \x_req_o.addr[11] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[9]  (
	.A(addr[9]),
	.B(addr_0[9]),
	.C(sel),
	.Y(addr_1[9])
);
defparam \x_req_o.addr[9] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[8]  (
	.A(addr[8]),
	.B(addr_0[8]),
	.C(sel),
	.Y(addr_1[8])
);
defparam \x_req_o.addr[8] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[3]  (
	.A(addr[3]),
	.B(addr_0[3]),
	.C(sel),
	.Y(addr_1[3])
);
defparam \x_req_o.addr[3] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[2]  (
	.A(addr[2]),
	.B(addr_0[2]),
	.C(sel),
	.Y(addr_1[2])
);
defparam \x_req_o.addr[2] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[12]  (
	.A(addr[12]),
	.B(addr_0[12]),
	.C(sel),
	.Y(addr_1[12])
);
defparam \x_req_o.addr[12] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[10]  (
	.A(addr[10]),
	.B(addr_0[10]),
	.C(sel),
	.Y(addr_1[10])
);
defparam \x_req_o.addr[10] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[7]  (
	.A(addr[7]),
	.B(addr_0[7]),
	.C(sel),
	.Y(addr_1[7])
);
defparam \x_req_o.addr[7] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[6]  (
	.A(addr[6]),
	.B(addr_0[6]),
	.C(sel),
	.Y(addr_1[6])
);
defparam \x_req_o.addr[6] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[5]  (
	.A(addr[5]),
	.B(addr_0[5]),
	.C(sel),
	.Y(addr_1[5])
);
defparam \x_req_o.addr[5] .INIT=8'hAC;
// @18:113
  CFG3 \x_req_o.addr[4]  (
	.A(addr[4]),
	.B(addr_0[4]),
	.C(sel),
	.Y(addr_1[4])
);
defparam \x_req_o.addr[4] .INIT=8'hAC;
// @28:169
  CFG2 \arbiter.sel_0_o3_RNI0BKL  (
	.A(sel),
	.B(x_rsp_i_0),
	.Y(N_168_i)
);
defparam \arbiter.sel_0_o3_RNI0BKL .INIT=4'h4;
  CFG2 \x_req_o.addr_RNIOK3V[12]  (
	.A(addr_1[10]),
	.B(addr_1[12]),
	.Y(m5_e_10)
);
defparam \x_req_o.addr_RNIOK3V[12] .INIT=4'h8;
  CFG4 \x_req_o.addr_RNICK741[24]  (
	.A(sel),
	.B(addr_1[24]),
	.C(addr[25]),
	.D(addr_0[25]),
	.Y(m5_e_6)
);
defparam \x_req_o.addr_RNICK741[24] .INIT=16'hC480;
  CFG2 \x_req_o.addr_RNI53JC[9]  (
	.A(addr_1[8]),
	.B(addr_1[9]),
	.Y(N_835)
);
defparam \x_req_o.addr_RNI53JC[9] .INIT=4'h2;
  CFG4 \x_req_o.addr_RNI44EU1[28]  (
	.A(addr_1[30]),
	.B(addr_1[29]),
	.C(addr_1[28]),
	.D(addr_1[31]),
	.Y(m5_e_15)
);
defparam \x_req_o.addr_RNI44EU1[28] .INIT=16'h8000;
  CFG4 \x_req_o.addr_RNIMJBU1[20]  (
	.A(addr_1[23]),
	.B(addr_1[22]),
	.C(addr_1[21]),
	.D(addr_1[20]),
	.Y(m5_e_13)
);
defparam \x_req_o.addr_RNIMJBU1[20] .INIT=16'h8000;
  CFG4 \x_req_o.addr_RNIA48U1[16]  (
	.A(addr_1[19]),
	.B(addr_1[18]),
	.C(addr_1[17]),
	.D(addr_1[16]),
	.Y(m5_e_12)
);
defparam \x_req_o.addr_RNIA48U1[16] .INIT=16'h8000;
  CFG4 \x_req_o.addr_RNIH9RJ1[13]  (
	.A(addr_1[14]),
	.B(addr_1[13]),
	.C(N_160),
	.D(addr_1[15]),
	.Y(m5_e_11)
);
defparam \x_req_o.addr_RNIH9RJ1[13] .INIT=16'h0800;
  CFG4 \x_req_o.addr_RNILSR14[27]  (
	.A(addr_1[26]),
	.B(addr_1[27]),
	.C(m5_e_15),
	.D(m5_e_6),
	.Y(m5_e_18)
);
defparam \x_req_o.addr_RNILSR14[27] .INIT=16'h8000;
  CFG4 \x_req_o.addr_RNI9MIF6[12]  (
	.A(m5_e_13),
	.B(m5_e_12),
	.C(m5_e_11),
	.D(m5_e_10),
	.Y(m5_e_19)
);
defparam \x_req_o.addr_RNI9MIF6[12] .INIT=16'h8000;
  CFG2 \x_req_o.addr_RNIUIEHA[27]  (
	.A(m5_e_19),
	.B(m5_e_18),
	.Y(N_26_mux)
);
defparam \x_req_o.addr_RNIUIEHA[27] .INIT=4'h8;
  CFG3 \x_req_o.addr_RNIPI83C_2[11]  (
	.A(addr_1[11]),
	.B(N_835),
	.C(N_13),
	.Y(un1_neorv32_bus_io_switch_inst_11_0)
);
defparam \x_req_o.addr_RNIPI83C_2[11] .INIT=8'h04;
  CFG4 \x_req_o.addr_RNIPI83C[11]  (
	.A(addr_1[11]),
	.B(addr_1[9]),
	.C(addr_1[8]),
	.D(N_13),
	.Y(un1_neorv32_bus_io_switch_inst_2_0)
);
defparam \x_req_o.addr_RNIPI83C[11] .INIT=16'h0008;
  CFG4 \x_req_o.addr_RNIPI83C_1[11]  (
	.A(addr_1[11]),
	.B(addr_1[9]),
	.C(addr_1[8]),
	.D(N_13),
	.Y(un1_neorv32_bus_io_switch_inst_12_0)
);
defparam \x_req_o.addr_RNIPI83C_1[11] .INIT=16'h0001;
  CFG4 \x_req_o.addr_RNIPI83C_0[11]  (
	.A(addr_1[11]),
	.B(addr_1[9]),
	.C(addr_1[8]),
	.D(N_13),
	.Y(un1_neorv32_bus_io_switch_inst_4_0)
);
defparam \x_req_o.addr_RNIPI83C_0[11] .INIT=16'h0002;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_bus_switch */

module neorv32_bus_gateway (
  addr,
  addr_0_0,
  un1_neorv32_int_imem_inst_0,
  un1_neorv32_int_dmem_inst_0,
  un1_neorv32_uart0_inst_0,
  un1_neorv32_mtime_inst_0,
  un1_neorv32_sysinfo_inst_0,
  un1_neorv32_gpio_inst_0,
  x_rsp_i_0,
  stb,
  stb_9,
  sel,
  ack,
  N_160,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [31:13] addr ;
input addr_0_0 ;
input un1_neorv32_int_imem_inst_0 ;
input un1_neorv32_int_dmem_inst_0 ;
input un1_neorv32_uart0_inst_0 ;
input un1_neorv32_mtime_inst_0 ;
input un1_neorv32_sysinfo_inst_0 ;
input un1_neorv32_gpio_inst_0 ;
output x_rsp_i_0 ;
output stb ;
output stb_9 ;
input sel ;
output ack ;
input N_160 ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire addr_0_0 ;
wire un1_neorv32_int_imem_inst_0 ;
wire un1_neorv32_int_dmem_inst_0 ;
wire un1_neorv32_uart0_inst_0 ;
wire un1_neorv32_mtime_inst_0 ;
wire un1_neorv32_sysinfo_inst_0 ;
wire un1_neorv32_gpio_inst_0 ;
wire x_rsp_i_0 ;
wire stb ;
wire stb_9 ;
wire sel ;
wire ack ;
wire N_160 ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [4:0] cnt;
wire VCC ;
wire err_3 ;
wire GND ;
wire busy ;
wire busy_3 ;
wire busy_1_sqmuxa_i ;
wire cnt_n0 ;
wire N_675_i ;
wire N_674_i ;
wire N_677_i ;
wire N_676_i ;
wire stb_14_1_0 ;
wire stb_14_1 ;
wire stb_14 ;
wire stb_15_1_0 ;
wire stb_7 ;
wire stb_15 ;
wire cnt_c1 ;
wire ack_1_2 ;
wire cnt_c2 ;
wire tmp_v ;
wire stb_8 ;
// @18:332
  SLE \keeper.err  (
	.Q(x_rsp_i_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(err_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.busy  (
	.Q(busy),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(busy_3),
	.EN(busy_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.cnt[0]  (
	.Q(cnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cnt_n0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.cnt[2]  (
	.Q(cnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_675_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.cnt[1]  (
	.Q(cnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_674_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.cnt[4]  (
	.Q(cnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_677_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:332
  SLE \keeper.cnt[3]  (
	.Q(cnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_676_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:301
  CFG4 \port_req_1.stb_14  (
	.A(addr[14]),
	.B(addr[18]),
	.C(stb_14_1_0),
	.D(stb_14_1),
	.Y(stb_14)
);
defparam \port_req_1.stb_14 .INIT=16'h1000;
// @18:301
  CFG3 \port_req_1.stb_14_1_0  (
	.A(addr[17]),
	.B(addr[16]),
	.C(addr[15]),
	.Y(stb_14_1_0)
);
defparam \port_req_1.stb_14_1_0 .INIT=8'h01;
// @18:301
  CFG3 \port_req_1.stb_14_1  (
	.A(addr[13]),
	.B(N_160),
	.C(addr[31]),
	.Y(stb_14_1)
);
defparam \port_req_1.stb_14_1 .INIT=8'h10;
// @18:301
  CFG4 \port_req_1.stb_15  (
	.A(addr[21]),
	.B(addr[22]),
	.C(stb_15_1_0),
	.D(stb_7),
	.Y(stb_15)
);
defparam \port_req_1.stb_15 .INIT=16'h1000;
// @18:301
  CFG4 \port_req_1.stb_15_1_0  (
	.A(addr[24]),
	.B(addr[23]),
	.C(addr[20]),
	.D(addr[19]),
	.Y(stb_15_1_0)
);
defparam \port_req_1.stb_15_1_0 .INIT=16'h0001;
// @12:1019
  CFG2 \bus_monitor.or_reduce_f.tmp_v_1  (
	.A(cnt[0]),
	.B(cnt[1]),
	.Y(cnt_c1)
);
defparam \bus_monitor.or_reduce_f.tmp_v_1 .INIT=4'hE;
// @18:315
  CFG3 \tmp_v.ack_1_2  (
	.A(un1_neorv32_gpio_inst_0),
	.B(un1_neorv32_sysinfo_inst_0),
	.C(un1_neorv32_mtime_inst_0),
	.Y(ack_1_2)
);
defparam \tmp_v.ack_1_2 .INIT=8'hFE;
// @18:332
  CFG2 \keeper.cnt_RNI5T0D[2]  (
	.A(cnt_c1),
	.B(cnt[2]),
	.Y(cnt_c2)
);
defparam \keeper.cnt_RNI5T0D[2] .INIT=4'hE;
// @18:332
  CFG2 \keeper.cnt_RNO[0]  (
	.A(busy),
	.B(cnt[0]),
	.Y(cnt_n0)
);
defparam \keeper.cnt_RNO[0] .INIT=4'h7;
// @18:315
  CFG4 \tmp_v.ack_1  (
	.A(un1_neorv32_uart0_inst_0),
	.B(un1_neorv32_int_dmem_inst_0),
	.C(ack_1_2),
	.D(un1_neorv32_int_imem_inst_0),
	.Y(ack)
);
defparam \tmp_v.ack_1 .INIT=16'hFFFE;
// @12:1019
  CFG4 \bus_monitor.or_reduce_f.tmp_v  (
	.A(cnt[2]),
	.B(cnt_c1),
	.C(cnt[4]),
	.D(cnt[3]),
	.Y(tmp_v)
);
defparam \bus_monitor.or_reduce_f.tmp_v .INIT=16'hFFFE;
// @18:332
  CFG3 \keeper.cnt_RNO[1]  (
	.A(cnt[1]),
	.B(cnt[0]),
	.C(busy),
	.Y(N_674_i)
);
defparam \keeper.cnt_RNO[1] .INIT=8'h9F;
// @18:340
  CFG2 \bus_monitor.keeper.err_3  (
	.A(tmp_v),
	.B(busy),
	.Y(err_3)
);
defparam \bus_monitor.keeper.err_3 .INIT=4'h4;
// @18:340
  CFG2 \bus_monitor.keeper.busy_3  (
	.A(N_160),
	.B(busy),
	.Y(busy_3)
);
defparam \bus_monitor.keeper.busy_3 .INIT=4'h1;
// @18:332
  CFG3 \keeper.cnt_RNO[2]  (
	.A(busy),
	.B(cnt_c1),
	.C(cnt[2]),
	.Y(N_675_i)
);
defparam \keeper.cnt_RNO[2] .INIT=8'hD7;
// @18:332
  CFG4 \keeper.cnt_RNO[4]  (
	.A(busy),
	.B(cnt_c2),
	.C(cnt[4]),
	.D(cnt[3]),
	.Y(N_677_i)
);
defparam \keeper.cnt_RNO[4] .INIT=16'hA082;
// @18:332
  CFG3 \keeper.cnt_RNO[3]  (
	.A(busy),
	.B(cnt_c2),
	.C(cnt[3]),
	.Y(N_676_i)
);
defparam \keeper.cnt_RNO[3] .INIT=8'hD7;
// @18:332
  CFG3 \keeper.busy_RNO  (
	.A(busy),
	.B(tmp_v),
	.C(ack),
	.Y(busy_1_sqmuxa_i)
);
defparam \keeper.busy_RNO .INIT=8'hF7;
// @18:301
  CFG2 \port_req_1.stb_8  (
	.A(addr[29]),
	.B(addr[30]),
	.Y(stb_8)
);
defparam \port_req_1.stb_8 .INIT=4'h1;
// @18:301
  CFG4 \port_req_1.stb_7  (
	.A(sel),
	.B(addr[26]),
	.C(addr[25]),
	.D(addr_0_0),
	.Y(stb_7)
);
defparam \port_req_1.stb_7 .INIT=16'h0213;
// @18:301
  CFG2 \port_req_1.stb_9  (
	.A(addr[27]),
	.B(addr[28]),
	.Y(stb_9)
);
defparam \port_req_1.stb_9 .INIT=4'h1;
// @18:301
  CFG4 \port_req_1.stb  (
	.A(stb_8),
	.B(stb_9),
	.C(stb_15),
	.D(stb_14),
	.Y(stb)
);
defparam \port_req_1.stb .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_bus_gateway */

module neorv32_imem (
  addr,
  addr_0_0,
  addr_0_13,
  data_7,
  data_5,
  data_4,
  data_0,
  rdata,
  un1_neorv32_int_imem_inst_0,
  stb_9,
  N_1968,
  rw,
  N_160,
  N_835,
  dout8,
  sel,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [31:2] addr ;
input addr_0_0 ;
input addr_0_13 ;
output data_7 ;
output data_5 ;
output data_4 ;
output data_0 ;
output [31:2] rdata ;
output un1_neorv32_int_imem_inst_0 ;
input stb_9 ;
input N_1968 ;
input rw ;
input N_160 ;
input N_835 ;
input dout8 ;
input sel ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire addr_0_0 ;
wire addr_0_13 ;
wire data_7 ;
wire data_5 ;
wire data_4 ;
wire data_0 ;
wire un1_neorv32_int_imem_inst_0 ;
wire stb_9 ;
wire N_1968 ;
wire rw ;
wire N_160 ;
wire N_835 ;
wire dout8 ;
wire sel ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [31:2] rdata_1;
wire [0:0] rdata_Z;
wire [5:5] rdata_1_0_0_a3_10;
wire [26:2] rdata_1_0_10;
wire [5:5] rdata_1_0_a2_5_i_o2;
wire [8:8] rdata_1_0_a2_7_0_a2;
wire [18:18] rdata_1_i_o16;
wire [30:2] rdata_1_0_1;
wire [5:5] rdata_1_0_a2_3;
wire [30:2] rdata_1_0_2;
wire [27:27] rdata_1_0_a2_4_1;
wire [29:20] rdata_1_0_o2_1;
wire [16:15] rdata_1_0_0_a26_1_1;
wire [26:26] rdata_1_0_1_0;
wire [30:2] rdata_1_0_11;
wire [27:14] rdata_1_0_9;
wire [25:2] rdata_1_0_6;
wire [30:2] rdata_1_0_17;
wire [27:27] rdata_1_0_a16_4_0_a2;
wire [31:31] rdata_1_0_0_o3_0_1_1_0;
wire [31:31] rdata_1_0_0_o3_0_1_1;
wire [13:13] rdata_1_0_0_25_1;
wire [22:6] rdata_1_0_0_15;
wire [22:6] rdata_1_0_0_17;
wire [13:13] rdata_1_0_0_25;
wire [13:13] rdata_1_0_0_a30_8_0;
wire [13:13] rdata_1_0_0_a30_0_0;
wire [21:21] rdata_1_0_13_1;
wire [30:11] rdata_1_0_13;
wire [25:25] rdata_1_0_12_1;
wire [30:14] rdata_1_0_12;
wire [30:2] rdata_1_0_8;
wire [20:20] rdata_1_0_0_27_21_1;
wire [20:20] rdata_1_0_0_27_21;
wire [20:20] rdata_1_0_0_27_15;
wire [10:10] rdata_1_i_i_0_o2_1;
wire [9:9] rdata_1_0_0_7_1;
wire [16:6] rdata_1_0_0_7;
wire [12:12] rdata_1_0_0_23_9_1;
wire [12:12] rdata_1_0_0_23_9;
wire [12:12] rdata_1_0_0_23_5;
wire [7:7] rdata_1_i_i_0_10;
wire [7:7] rdata_1_i_i_0_18_1;
wire [10:7] rdata_1_i_i_0_18;
wire [10:10] rdata_1_i_i_0_11_1;
wire [10:7] rdata_1_i_i_0_11;
wire [10:10] rdata_1_i_i_0_a2_0_0;
wire [22:22] rdata_1_0_0_3_1;
wire [23:6] rdata_1_0_0_3;
wire [15:15] rdata_1_0_0_11_1;
wire [23:6] rdata_1_0_0_11;
wire [15:15] rdata_1_0_0_a26_1_1_0;
wire [23:6] rdata_1_0_0_1;
wire [29:2] rdata_1_0_0;
wire [15:15] rdata_1_0_0_0_1;
wire [15:15] rdata_1_0_0_a26_18_2;
wire [31:9] rdata_1_0_0_0;
wire [5:5] rdata_1_0_0_a2_0_a2;
wire [5:5] rdata_1_0_0_a29_11_1_i_o2;
wire [31:31] rdata_1_0_0_o2_1;
wire [31:31] rdata_1_0_0_o3_0_4;
wire [16:16] rdata_1_0_0_a26_15_1;
wire [15:15] rdata_1_0_0_a26_6_0;
wire [18:18] rdata_1_i_0_a30_5_0;
wire [16:16] rdata_1_0_0_a26_14_1_0_o2;
wire [12:8] rdata_1_0_0_a2_9_0;
wire [26:19] rdata_1_0_a16_2_0;
wire [4:4] rdata_1_i_i_a30_26_0;
wire [4:4] rdata_1_i_i_a30_9_1;
wire [26:26] rdata_1_0_a16_9_0;
wire [14:2] rdata_1_0_a2_0_0;
wire [16:16] rdata_1_0_0_a26_19_0;
wire [16:16] rdata_1_0_0_a26_2_0;
wire [15:15] rdata_1_0_0_a26_20_0;
wire [10:10] rdata_1_i_i_0_a2_12_0;
wire [26:21] rdata_1_0_a16_0_0;
wire [9:9] rdata_1_0_0_a31_16_0;
wire [13:13] rdata_1_0_0_a30_17_0;
wire [13:13] rdata_1_0_0_a30_19_1;
wire [16:16] rdata_1_0_0_a26_3_1;
wire [22:22] rdata_1_0_0_a21_11_1;
wire [15:15] rdata_1_0_0_a26_14_0;
wire [5:5] rdata_1_0_0_a2_34_0;
wire [23:23] rdata_1_0_0_a21_9_0;
wire [15:15] rdata_1_0_0_a26_10_0;
wire [13:13] rdata_1_0_0_a30_5_0;
wire [4:4] rdata_1_i_i_a30_12_0;
wire [7:7] rdata_1_i_i_0_a2_16_0;
wire [10:10] rdata_1_i_i_0_a2_8_0;
wire [17:17] rdata_1_0_0_a20_10_0;
wire [15:15] rdata_1_0_0_a26_22_0;
wire [13:13] rdata_1_0_0_a30_27_1;
wire [13:13] rdata_1_0_0_a30_18_1;
wire [6:6] rdata_1_0_0_a25_9_0;
wire [18:18] rdata_1_i_0_a30_23_0;
wire [18:18] rdata_1_i_0_a30_25_1;
wire [18:18] rdata_1_i_0_a30_12_0;
wire [5:5] rdata_1_0_0_a2_41_0;
wire [8:8] rdata_1_0_0_a2_28_0;
wire [30:3] rdata_1_0_a16_0;
wire [4:4] rdata_1_i_i_a30_7_0;
wire [13:13] rdata_1_0_0_a30_23_0;
wire [30:29] rdata_1_0_a16_1_0;
wire [20:20] rdata_1_0_0_a2_25_0;
wire [8:8] rdata_1_0_0_a2_19_0;
wire [20:20] rdata_1_0_0_a2_12_0;
wire [13:13] rdata_1_0_0_a30_12_0;
wire [17:17] rdata_1_0_0_a20_3_0;
wire [7:7] rdata_1_i_a2_5_RNI7UDD;
wire [6:6] rdata_1_0_0_a25_3_0;
wire [12:12] rdata_1_0_0_23_a2_0;
wire [23:22] rdata_1_0_0_a21_7_2;
wire [9:9] rdata_1_0_0_a31_5_0;
wire [9:9] rdata_1_0_0_a31_1_1;
wire [30:30] rdata_1_0_o16_0_0_a2_1;
wire [24:2] rdata_1_0_a16_1_1;
wire [20:8] rdata_1_0_0_a2_3_1;
wire [20:20] rdata_1_0_0_a2_25_0_0;
wire [21:21] rdata_1_0_a16_5_0;
wire [20:5] rdata_1_0_0_a2_1_1;
wire [15:15] rdata_1_0_0_a26_19_1;
wire [7:7] rdata_1_i_i_0_a2_23_0;
wire [16:16] rdata_1_0_0_a26_10_1;
wire [16:16] rdata_1_0_0_a26_23_1;
wire [23:23] rdata_1_0_0_a21_16_1;
wire [17:17] rdata_1_0_0_a20_4_1;
wire [17:17] rdata_1_0_0_a20_7_1;
wire [4:4] rdata_1_i_i_a30_6_1;
wire [4:4] rdata_1_i_i_a30_1;
wire [4:4] rdata_1_i_i_a30_10_1;
wire [13:13] rdata_1_0_0_a30_1_0;
wire [23:22] rdata_1_0_0_a21_8_1;
wire [23:23] rdata_1_0_0_a21_5_2;
wire [23:23] rdata_1_0_0_a21_4_2;
wire [6:6] rdata_1_0_0_a25_15_2;
wire [6:6] rdata_1_0_0_a25_5_2;
wire [23:23] rdata_1_0_0_a21_0_2;
wire [17:17] rdata_1_0_0_a20_8_2;
wire [6:6] rdata_1_0_0_a25_16_1;
wire [23:23] rdata_1_0_0_a21_10_1;
wire [6:6] rdata_1_0_0_a25_14_1;
wire [17:17] rdata_1_0_0_a20_6_1;
wire [2:2] rdata_1_0_a16_2_1;
wire [5:5] rdata_1_0_0_a2_18_1;
wire [25:25] rdata_1_0_a16_3_1;
wire [5:5] rdata_1_0_0_a2_29_1;
wire [15:15] rdata_1_0_0_a26_21_1;
wire [11:11] rdata_1_0_a16_1;
wire [7:7] rdata_1_i_i_0_a2_11_0;
wire [13:13] rdata_1_0_0_a30_20_0;
wire [20:20] rdata_1_0_0_a2_4_1;
wire [13:13] rdata_1_0_0_a30_2_1;
wire [4:4] rdata_1_i_i_a30_1_0;
wire [10:10] rdata_1_i_i_0_a2_13_0;
wire [17:17] rdata_1_0_0_a20_17_1;
wire [10:10] rdata_1_i_i_0_a2_9_1;
wire [0:0] rdata_1_i_o16_0;
wire [6:6] rdata_1_0_0_a25_10_1;
wire [16:16] rdata_1_0_0_a26_4_2;
wire [27:27] rdata_1_0_o2_3_0;
wire [6:6] rdata_1_0_0_a25_22_1;
wire [13:13] rdata_1_0_0_a30_10_1;
wire [4:4] rdata_1_i_i_a30_2_1;
wire [18:18] rdata_1_i_0_a30_0_1;
wire [22:22] rdata_1_0_0_a21_17_1;
wire [22:22] rdata_1_0_0_a21_9_1;
wire [22:22] rdata_1_0_0_a21_4_1;
wire [8:8] rdata_1_0_0_a2_36_0;
wire [7:7] rdata_1_i_i_0_a2_29_0;
wire [20:20] rdata_1_0_0_a2_20_0;
wire [11:11] rdata_1_0_a16_6_0;
wire [5:5] rdata_1_0_0_a2_44_0;
wire [6:6] rdata_1_0_0_a25_1_2;
wire [8:8] rdata_1_0_0_21_a3;
wire [12:12] rdata_1_0_a2_8_0_a2;
wire [20:20] rdata_1_0_0_27_a2_0;
wire [17:17] rdata_1_0_0_a20_2_0;
wire [31:31] rdata_1_0_0_o3_0_0;
wire [18:18] rdata_1_i_0_14;
wire [18:18] rdata_1_i_0_12;
wire [18:18] rdata_1_i_0_10;
wire [18:18] rdata_1_i_0_7;
wire [18:18] rdata_1_i_0_6;
wire [18:18] rdata_1_i_0_5;
wire [18:18] rdata_1_i_0_3;
wire [18:18] rdata_1_i_0_1;
wire [8:8] rdata_1_0_0_a2_1_0;
wire [10:10] rdata_1_i_i_0_a2_5_0;
wire [12:12] rdata_1_0_0_a2_18_0;
wire [23:23] rdata_1_0_0_a21_1_0;
wire [22:22] rdata_1_0_0_a21_1_1;
wire [22:22] rdata_1_0_0_a21_2_1;
wire [23:23] rdata_1_0_0_a21_0;
wire [17:17] rdata_1_0_0_a20_0_0;
wire [22:22] rdata_1_0_0_7_tz;
wire [6:6] rdata_1_0_0_a2_17;
wire [8:8] rdata_1_0_0_21_1;
wire [8:8] rdata_1_0_0_21_0;
wire [20:20] rdata_1_0_0_27_1;
wire [10:10] rdata_1_i_i_0_5;
wire [10:7] rdata_1_i_i_0_3;
wire [10:7] rdata_1_i_i_0_1;
wire [7:7] rdata_1_i_i_0_2;
wire [7:7] rdata_1_i_i_0_0;
wire [5:5] rdata_1_0_0_26_5;
wire [5:5] rdata_1_0_0_26_4;
wire [5:5] rdata_1_0_0_26_3;
wire [5:5] rdata_1_0_0_26_2;
wire [17:6] rdata_1_0_0_6;
wire [31:6] rdata_1_0_0_5;
wire [12:12] rdata_1_0_0_23_1;
wire [12:12] rdata_1_0_0_23_0;
wire [31:15] rdata_1_0_0_4;
wire [4:4] rdata_1_i_i_5;
wire [4:4] rdata_1_i_i_3;
wire [4:4] rdata_1_i_i_1;
wire [4:4] rdata_1_i_i_0;
wire [18:18] rdata_1_i_0_20;
wire [18:18] rdata_1_i_0_17;
wire [18:18] rdata_1_i_0_16;
wire [18:18] rdata_1_i_0_15;
wire [18:18] rdata_1_i_0_13;
wire [27:27] rdata_1_0_o2_0;
wire [30:30] rdata_1_0_1_RNO;
wire [8:8] rdata_1_0_0_21_11;
wire [8:8] rdata_1_0_0_21_9;
wire [8:8] rdata_1_0_0_21_8;
wire [8:8] rdata_1_0_0_21_6;
wire [8:8] rdata_1_0_0_21_5;
wire [8:8] rdata_1_0_0_21_4;
wire [20:20] rdata_1_0_0_27_9;
wire [20:20] rdata_1_0_0_27_8;
wire [20:20] rdata_1_0_0_27_7;
wire [20:20] rdata_1_0_0_27_6;
wire [20:20] rdata_1_0_0_27_4;
wire [20:20] rdata_1_0_0_27_3;
wire [20:20] rdata_1_0_0_27_2;
wire [10:7] rdata_1_i_i_0_17;
wire [10:10] rdata_1_i_i_0_15;
wire [10:10] rdata_1_i_i_0_14;
wire [10:10] rdata_1_i_i_0_9;
wire [10:7] rdata_1_i_i_0_7;
wire [26:2] rdata_1_0_4;
wire [7:7] rdata_1_i_i_0_13;
wire [10:7] rdata_1_i_i_0_12;
wire [7:7] rdata_1_i_i_0_4;
wire [5:5] rdata_1_0_0_26_13;
wire [5:5] rdata_1_0_0_26_12;
wire [5:5] rdata_1_0_0_26_9;
wire [5:5] rdata_1_0_0_26_6;
wire [23:6] rdata_1_0_0_13;
wire [23:9] rdata_1_0_0_12;
wire [23:9] rdata_1_0_0_10;
wire [29:11] rdata_1_0_3;
wire [12:12] rdata_1_0_0_23_6;
wire [12:12] rdata_1_0_0_23_2;
wire [29:2] rdata_1_0_5;
wire [23:9] rdata_1_0_0_14;
wire [23:9] rdata_1_0_0_8;
wire [4:4] rdata_1_i_i_15;
wire [4:4] rdata_1_i_i_14;
wire [4:4] rdata_1_i_i_13;
wire [4:4] rdata_1_i_i_11;
wire [4:4] rdata_1_i_i_10;
wire [4:4] rdata_1_i_i_7;
wire [4:4] rdata_1_i_i_4;
wire [22:13] rdata_1_0_0_9;
wire [31:31] rdata_1_0_0_o3_0_2;
wire [18:18] rdata_1_i_0_24;
wire [18:18] rdata_1_i_0_23;
wire [4:4] rdata_1_i_i_12;
wire [8:8] rdata_1_0_0_21_19;
wire [8:8] rdata_1_0_0_21_16;
wire [8:8] rdata_1_0_0_21_12;
wire [8:8] rdata_1_0_0_21_10;
wire [20:20] rdata_1_0_0_27_16;
wire [20:20] rdata_1_0_0_27_13;
wire [7:7] rdata_1_i_i_0_24;
wire [10:7] rdata_1_i_i_0_23;
wire [10:7] rdata_1_i_i_0_21;
wire [7:7] rdata_1_i_i_0_16;
wire [5:5] rdata_1_0_0_26_22;
wire [5:5] rdata_1_0_0_26_19;
wire [5:5] rdata_1_0_0_26_16;
wire [5:5] rdata_1_0_0_26_10;
wire [12:12] rdata_1_0_0_23_15;
wire [12:12] rdata_1_0_0_23_14;
wire [12:12] rdata_1_0_0_23_11;
wire [23:6] rdata_1_0_0_16;
wire [15:6] rdata_1_0_0_18;
wire [30:21] rdata_1_0_7;
wire [4:4] rdata_1_i_i_22;
wire [4:4] rdata_1_i_i_18;
wire [28:28] rdata_1_0_o16_2;
wire [18:18] rdata_1_i_0_25;
wire [13:13] rdata_1_0_0_19;
wire [8:8] rdata_1_0_0_21_23;
wire [8:8] rdata_1_0_0_21_13;
wire [20:20] rdata_1_0_0_27_22;
wire [20:20] rdata_1_0_0_27_18;
wire [10:10] rdata_1_i_i_0_19;
wire [14:14] rdata_1_0_16;
wire [10:7] rdata_1_i_i_0_27;
wire [10:7] rdata_1_i_i_0_22;
wire [5:5] rdata_1_0_0_26_27;
wire [5:5] rdata_1_0_0_26_25;
wire [5:5] rdata_1_0_0_26_20;
wire [25:2] rdata_1_0_14;
wire [12:12] rdata_1_0_0_23_21;
wire [12:12] rdata_1_0_0_23_19;
wire [12:12] rdata_1_0_0_23_18;
wire [12:12] rdata_1_0_0_23_17;
wire [13:9] rdata_1_0_0_23;
wire [9:9] rdata_1_0_0_22;
wire [16:9] rdata_1_0_0_21;
wire [4:4] rdata_1_i_i_21;
wire [16:9] rdata_1_0_0_20;
wire [4:4] rdata_1_i_i_24;
wire [8:8] rdata_1_0_0_21_21;
wire [8:8] rdata_1_0_0_21_20;
wire [20:20] rdata_1_0_0_27_24;
wire [20:20] rdata_1_0_0_27_19;
wire [25:11] rdata_1_0_15;
wire [7:7] rdata_1_i_i_0_29;
wire [5:5] rdata_1_0_0_26_26;
wire [5:5] rdata_1_0_0_26_24;
wire [12:12] rdata_1_0_0_23_23;
wire [4:4] rdata_1_i_i_23;
wire [8:8] rdata_1_0_0_21_25;
wire [10:10] rdata_1_i_i_0_26;
wire [14:14] rdata_1_0_18;
wire [7:7] rdata_1_i_i_0_30;
wire [28:28] rdata_1_0_o16_4;
wire [14:14] rdata_1_0_20;
wire VCC ;
wire rden_2 ;
wire GND ;
wire N_241_i ;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire rdata_1_0 ;
wire rdata_1_i_i ;
wire N_2465_i_0_o2_Z ;
wire N_137_i ;
wire N_139 ;
wire N_1011 ;
wire N_153 ;
wire N_1759_1 ;
wire N_2734_2 ;
wire N_990 ;
wire N_1060 ;
wire N_203 ;
wire N_1689_1 ;
wire N_1059 ;
wire N_340 ;
wire N_2497_2 ;
wire N_1062 ;
wire N_506 ;
wire N_1067 ;
wire N_1190 ;
wire N_1189 ;
wire N_1232 ;
wire N_770 ;
wire N_2041_1 ;
wire N_2477 ;
wire N_1192 ;
wire N_1090 ;
wire N_714 ;
wire N_258 ;
wire N_2254_1 ;
wire N_650 ;
wire N_1613_1_i_0 ;
wire N_670 ;
wire N_538 ;
wire N_263 ;
wire N_543 ;
wire N_255 ;
wire N_3377 ;
wire N_531 ;
wire N_732 ;
wire N_584 ;
wire N_334 ;
wire N_991 ;
wire N_158 ;
wire N_354 ;
wire N_916 ;
wire N_510 ;
wire N_2220_i ;
wire N_2478_i ;
wire N_704 ;
wire N_1231 ;
wire N_286 ;
wire N_1188 ;
wire N_2664_i_0 ;
wire N_1036 ;
wire N_987 ;
wire N_988 ;
wire N_1304_i_i ;
wire N_1128 ;
wire N_773 ;
wire N_2154_1 ;
wire N_2584_i_0_o2_Z ;
wire N_2504 ;
wire N_1318_i ;
wire N_2510 ;
wire N_3375 ;
wire N_684 ;
wire N_1345_1 ;
wire N_2517_3 ;
wire N_668 ;
wire N_677 ;
wire N_549 ;
wire N_1428_1 ;
wire N_645 ;
wire N_3338 ;
wire N_661 ;
wire N_2044_1_i ;
wire N_1018_2 ;
wire N_1430_1 ;
wire N_3352 ;
wire N_618 ;
wire N_633 ;
wire N_284 ;
wire N_578 ;
wire N_3372 ;
wire N_692 ;
wire N_289 ;
wire N_274 ;
wire N_572 ;
wire N_388 ;
wire N_765 ;
wire N_2501_2 ;
wire N_1069 ;
wire N_997 ;
wire N_150 ;
wire N_306 ;
wire N_2164_1 ;
wire N_1211 ;
wire N_1204 ;
wire N_691 ;
wire N_261 ;
wire N_275 ;
wire N_515 ;
wire N_387 ;
wire N_1814_i_0_o2_Z ;
wire N_1207 ;
wire N_1107 ;
wire N_1135 ;
wire N_1606_1 ;
wire N_303 ;
wire N_789_1 ;
wire N_1164 ;
wire N_1938 ;
wire N_1981 ;
wire N_1342_1 ;
wire N_1084 ;
wire N_1080 ;
wire N_1103 ;
wire N_1184 ;
wire N_1227 ;
wire N_1423_1_i_0 ;
wire N_724 ;
wire N_279_i ;
wire N_2694 ;
wire N_3384 ;
wire N_83 ;
wire N_202 ;
wire N_1518_1 ;
wire N_720 ;
wire N_332 ;
wire N_3390 ;
wire N_1111 ;
wire N_2229 ;
wire N_321 ;
wire N_2272 ;
wire N_2281 ;
wire N_731 ;
wire N_752 ;
wire N_722 ;
wire N_2025 ;
wire N_316 ;
wire N_266 ;
wire N_3388 ;
wire N_2151_2 ;
wire N_1422 ;
wire N_1417_1 ;
wire N_1508_1 ;
wire N_1507_1 ;
wire N_1821 ;
wire N_611_1 ;
wire N_2243_1 ;
wire N_2631 ;
wire N_1843 ;
wire N_2434_1_i_i ;
wire N_1061 ;
wire N_1209 ;
wire N_1827 ;
wire N_1502_i ;
wire rden_2_16_1_0 ;
wire rden_2_6 ;
wire rden_2_16 ;
wire N_789 ;
wire N_1811_i ;
wire N_1855 ;
wire rden_2_4 ;
wire N_1431_1 ;
wire N_1682_1 ;
wire N_1422_1 ;
wire N_2249_1 ;
wire N_356 ;
wire N_2422_1 ;
wire N_2151_1 ;
wire N_1352_1 ;
wire N_1390 ;
wire N_2145_1 ;
wire N_1728_i ;
wire N_739 ;
wire N_295_i ;
wire N_298 ;
wire N_315 ;
wire N_336 ;
wire N_340_i ;
wire N_317 ;
wire N_307 ;
wire N_389 ;
wire N_1731 ;
wire N_337 ;
wire N_2727_1 ;
wire N_355 ;
wire N_280 ;
wire N_2141_1 ;
wire N_1683_1 ;
wire N_1961_2 ;
wire N_1688_1 ;
wire N_1614_1 ;
wire N_1926_i ;
wire N_1398_i ;
wire N_1347_1 ;
wire N_2509_1 ;
wire N_2476_i ;
wire N_2218_i ;
wire N_151_i ;
wire N_1820_i ;
wire N_236_i ;
wire N_1422_2 ;
wire N_1652 ;
wire N_2431_1 ;
wire N_1621_1_i_0 ;
wire N_3325 ;
wire N_2361_i_0 ;
wire N_2467_i_0_i ;
wire N_2133_1_i_0 ;
wire N_86 ;
wire N_145 ;
wire N_2146_1 ;
wire N_404 ;
wire N_343 ;
wire N_1831 ;
wire rden_2_10 ;
wire rden_2_9 ;
wire N_1616 ;
wire N_733 ;
wire N_1595 ;
wire N_1374 ;
wire N_1137 ;
wire N_1797 ;
wire N_1985 ;
wire N_1449 ;
wire N_1610_2 ;
wire N_1136 ;
wire N_1214 ;
wire N_208 ;
wire N_628_1 ;
wire N_785 ;
wire N_680 ;
wire N_1348_1 ;
wire N_659 ;
wire N_1844_1 ;
wire N_1336_2 ;
wire N_696 ;
wire N_3369 ;
wire N_737 ;
wire N_3378 ;
wire N_755 ;
wire N_758 ;
wire N_3379 ;
wire N_3382 ;
wire N_269 ;
wire N_312 ;
wire N_257 ;
wire N_1078 ;
wire N_1317 ;
wire N_1986 ;
wire N_1463 ;
wire N_1452 ;
wire N_1256 ;
wire N_1100 ;
wire N_1095 ;
wire N_1081 ;
wire N_1079 ;
wire N_1681_2 ;
wire N_1686_1 ;
wire N_2752 ;
wire N_2271 ;
wire N_1729 ;
wire N_1722 ;
wire N_1643 ;
wire N_226 ;
wire N_215 ;
wire N_3324 ;
wire N_1931 ;
wire N_1320 ;
wire N_427 ;
wire rden_2_15 ;
wire N_1375 ;
wire N_1607 ;
wire N_1138 ;
wire N_1714 ;
wire N_1602 ;
wire N_1620 ;
wire N_1614 ;
wire N_1613 ;
wire N_1609 ;
wire N_1606 ;
wire N_1605 ;
wire N_1629 ;
wire N_1627 ;
wire N_1624 ;
wire N_1608 ;
wire N_1408 ;
wire N_278 ;
wire N_623_1 ;
wire N_1171 ;
wire N_787 ;
wire N_719 ;
wire N_3335 ;
wire N_329 ;
wire N_390 ;
wire N_637_1 ;
wire N_1958_1 ;
wire N_1420_1 ;
wire N_1517_1 ;
wire N_1353_1 ;
wire N_1756_1 ;
wire N_1950_1 ;
wire N_1927 ;
wire N_1389 ;
wire N_320 ;
wire N_1264 ;
wire N_1174 ;
wire N_1172 ;
wire N_1092 ;
wire N_1422_3 ;
wire N_2487 ;
wire N_1833 ;
wire N_1737 ;
wire N_1335_1 ;
wire N_2705 ;
wire N_1840 ;
wire rdata_1_0_0_645_tz_0 ;
wire N_1761 ;
wire N_2506 ;
wire N_2507 ;
wire N_2515 ;
wire N_2498 ;
wire N_2251 ;
wire N_2231 ;
wire N_2234 ;
wire N_2235 ;
wire N_1857 ;
wire N_1864 ;
wire N_1779 ;
wire N_1769 ;
wire N_1770 ;
wire N_1771 ;
wire N_1775 ;
wire N_1777 ;
wire N_1763 ;
wire N_1764 ;
wire N_1695 ;
wire N_1961 ;
wire N_705 ;
wire N_1005 ;
wire N_2729 ;
wire N_2713 ;
wire N_2715 ;
wire N_1950 ;
wire N_1952 ;
wire N_1956 ;
wire N_1958 ;
wire N_1959 ;
wire N_1933 ;
wire N_1939 ;
wire N_1429 ;
wire N_1431 ;
wire N_1433 ;
wire N_474 ;
wire N_483 ;
wire N_485 ;
wire N_517 ;
wire N_519 ;
wire N_551 ;
wire N_571 ;
wire N_590 ;
wire N_605 ;
wire N_610 ;
wire N_3344 ;
wire N_3348 ;
wire N_528 ;
wire N_598 ;
wire N_599 ;
wire N_609 ;
wire N_616 ;
wire N_635 ;
wire N_638 ;
wire N_649 ;
wire N_710 ;
wire N_2728 ;
wire N_1945 ;
wire N_1037 ;
wire N_1010 ;
wire N_1338 ;
wire N_1350 ;
wire N_1347 ;
wire N_1345 ;
wire N_982 ;
wire N_1353 ;
wire N_1115 ;
wire N_481 ;
wire N_1420 ;
wire N_2714 ;
wire N_2737 ;
wire N_2477_tz ;
wire N_2043_tz ;
wire N_2023_tz ;
wire N_1462 ;
wire N_2744 ;
wire N_2756 ;
wire N_1326 ;
wire N_2517_2 ;
wire N_477_1 ;
wire N_1183 ;
wire N_698_1 ;
wire N_1423_4 ;
wire N_723 ;
wire N_1694_2 ;
wire N_559_1 ;
wire N_572_2 ;
wire N_915 ;
wire N_1767_1 ;
wire N_1354_1 ;
wire N_199 ;
wire N_1235 ;
wire N_774 ;
wire N_1854_1 ;
wire N_2745 ;
wire N_2278 ;
wire N_2269 ;
wire N_2268 ;
wire N_1973 ;
wire N_1670 ;
wire N_1665 ;
wire N_1447 ;
wire N_1372 ;
wire N_1038_2 ;
wire N_1941 ;
wire N_980 ;
wire N_2706 ;
wire N_2077_tz ;
wire N_1846 ;
wire N_1848 ;
wire N_2509 ;
wire N_2496 ;
wire N_2499 ;
wire N_2501 ;
wire N_2503 ;
wire N_2255 ;
wire N_2233 ;
wire N_1854 ;
wire N_1858 ;
wire N_1859 ;
wire N_1842 ;
wire N_1847 ;
wire N_1849 ;
wire N_1851 ;
wire N_1756 ;
wire N_1685 ;
wire N_1689 ;
wire N_1692 ;
wire N_1694 ;
wire N_1696 ;
wire N_1681 ;
wire N_1008 ;
wire N_2719 ;
wire N_2727 ;
wire N_2734 ;
wire N_1960 ;
wire N_1949 ;
wire N_1943 ;
wire N_1435 ;
wire N_1416 ;
wire N_1423 ;
wire N_909 ;
wire N_873 ;
wire N_874 ;
wire N_875 ;
wire N_477 ;
wire N_544 ;
wire N_550 ;
wire N_559 ;
wire N_565 ;
wire N_3363 ;
wire N_569 ;
wire N_577 ;
wire N_632 ;
wire N_448 ;
wire N_482 ;
wire N_3341 ;
wire N_489 ;
wire N_536 ;
wire N_583 ;
wire N_602 ;
wire N_617 ;
wire N_641 ;
wire N_644 ;
wire N_778 ;
wire N_713 ;
wire N_1014 ;
wire N_1093 ;
wire N_1047 ;
wire N_1029 ;
wire N_1030 ;
wire N_968 ;
wire N_901 ;
wire N_504 ;
wire N_918 ;
wire N_913 ;
wire N_476 ;
wire N_3371 ;
wire N_1348 ;
wire N_1342 ;
wire N_1112 ;
wire N_1032 ;
wire N_1002 ;
wire N_1043 ;
wire N_971 ;
wire N_1354 ;
wire N_1160 ;
wire N_1132 ;
wire N_526 ;
wire N_1077 ;
wire N_1098 ;
wire N_1222 ;
wire N_1278 ;
wire N_734 ;
wire N_727 ;
wire N_1187 ;
wire N_521 ;
wire N_3368 ;
wire N_725 ;
wire N_736 ;
wire N_3385 ;
wire N_3386 ;
wire N_3387 ;
wire N_3389 ;
wire N_786 ;
wire N_642 ;
wire N_3340_1 ;
wire N_1351_2 ;
wire N_1281 ;
wire N_1225 ;
wire N_1182 ;
wire N_1141 ;
wire N_1140 ;
wire N_1113 ;
wire N_1076 ;
wire N_1048 ;
wire N_767 ;
wire N_505 ;
wire N_492 ;
wire N_1766_2 ;
wire N_2227 ;
wire N_1108 ;
wire N_1085 ;
wire N_1841 ;
wire N_1762 ;
wire N_1853 ;
wire N_507 ;
wire N_1027 ;
wire N_473 ;
wire N_516 ;
wire N_3358 ;
wire N_537 ;
wire N_540 ;
wire N_541 ;
wire N_567 ;
wire N_630 ;
wire N_1007 ;
wire N_1017 ;
wire N_769 ;
wire N_502 ;
wire N_2226 ;
wire N_908 ;
wire N_1024 ;
wire N_3339 ;
wire N_491 ;
wire N_310 ;
wire N_484 ;
wire N_299 ;
wire N_256 ;
wire N_245 ;
wire N_207 ;
wire N_1748 ;
wire N_176 ;
wire N_594 ;
wire N_395 ;
wire N_701 ;
wire N_1233 ;
wire N_260 ;
wire N_264 ;
wire N_247 ;
wire N_335 ;
wire N_1013 ;
// @36:104
  SLE rden (
	.Q(un1_neorv32_int_imem_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rden_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[2]  (
	.Q(rdata[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata[0]  (
	.Q(rdata_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_241_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[17]  (
	.Q(rdata[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[16]  (
	.Q(rdata[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[15]  (
	.Q(rdata[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[14]  (
	.Q(rdata[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[13]  (
	.Q(rdata[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[12]  (
	.Q(rdata[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[11]  (
	.Q(rdata[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[10]  (
	.Q(rdata[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[9]  (
	.Q(rdata[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[8]  (
	.Q(rdata[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[7]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[6]  (
	.Q(rdata[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[5]  (
	.Q(NN_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[4]  (
	.Q(NN_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[3]  (
	.Q(rdata[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[31]  (
	.Q(rdata[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[30]  (
	.Q(rdata[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[29]  (
	.Q(rdata[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[28]  (
	.Q(rdata[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[27]  (
	.Q(rdata[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[26]  (
	.Q(rdata[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[25]  (
	.Q(rdata[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[24]  (
	.Q(rdata[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[23]  (
	.Q(rdata[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[22]  (
	.Q(rdata[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[21]  (
	.Q(rdata[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[20]  (
	.Q(rdata[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[19]  (
	.Q(rdata[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:60
  SLE \rdata_Z[18]  (
	.Q(rdata[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(rdata_1_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_3[27]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_137_i),
	.C(rdata_1_0_0_a3_10[5]),
	.D(N_139),
	.Y(N_1011)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3[27] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_9[25]  (
	.A(addr[8]),
	.B(N_153),
	.C(N_1759_1),
	.D(N_2734_2),
	.Y(N_990)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[25] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16[26]  (
	.A(N_1060),
	.B(N_203),
	.C(N_1689_1),
	.D(N_1059),
	.Y(N_340)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[26] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_13[2]  (
	.A(N_2497_2),
	.B(N_1062),
	.C(addr[8]),
	.D(N_2465_i_0_o2_Z),
	.Y(N_506)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_13[2] .INIT=16'h0080;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2[27]  (
	.A(N_139),
	.B(rdata_1_0_0_a3_10[5]),
	.C(N_1059),
	.Y(N_1067)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[27] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_6[12]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_137_i),
	.C(N_2465_i_0_o2_Z),
	.Y(N_1190)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_6[12] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_2[13]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(addr[8]),
	.C(N_2465_i_0_o2_Z),
	.Y(N_1189)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[13] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_2[24]  (
	.A(N_2734_2),
	.B(N_1759_1),
	.C(N_137_i),
	.Y(N_1232)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[24] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_10[14]  (
	.A(N_2734_2),
	.B(N_770),
	.C(N_2041_1),
	.D(N_137_i),
	.Y(rdata_1_0_10[14])
);
defparam \imem_rom.mem_access.rdata_1_0_10[14] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_1[24]  (
	.A(N_137_i),
	.B(addr[2]),
	.C(N_2477),
	.D(N_2734_2),
	.Y(N_1192)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1[24] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_13[11]  (
	.A(N_153),
	.B(N_2734_2),
	.C(N_1090),
	.Y(N_714)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_13[11] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_35[8]  (
	.A(N_258),
	.B(N_2497_2),
	.C(addr[5]),
	.D(N_2254_1),
	.Y(N_650)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_35[8] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_4[12]  (
	.A(addr[7]),
	.B(N_1613_1_i_0),
	.C(N_137_i),
	.D(N_670),
	.Y(N_538)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_4[12] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_12[12]  (
	.A(N_137_i),
	.B(addr[3]),
	.C(N_263),
	.D(N_670),
	.Y(N_543)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12[12] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_24[20]  (
	.A(N_255),
	.B(addr[4]),
	.C(N_3377),
	.D(N_2497_2),
	.Y(N_531)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_24[20] .INIT=16'h1000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_25[7]  (
	.A(addr[4]),
	.B(N_2497_2),
	.C(N_732),
	.Y(N_584)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_25[7] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_5[14]  (
	.A(N_137_i),
	.B(N_334),
	.C(N_2477),
	.D(N_2497_2),
	.Y(N_770)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_5[14] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_10[25]  (
	.A(N_153),
	.B(N_1689_1),
	.C(N_1060),
	.Y(N_991)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_10[25] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_11[21]  (
	.A(addr[4]),
	.B(N_158),
	.C(N_354),
	.D(N_1689_1),
	.Y(N_916)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_11[21] .INIT=16'h0200;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2[3]  (
	.A(N_1059),
	.B(N_1060),
	.C(N_1689_1),
	.Y(N_510)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[3] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_3[11]  (
	.A(N_2220_i),
	.B(N_1689_1),
	.C(addr[8]),
	.D(N_2478_i),
	.Y(N_704)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3[11] .INIT=16'h8000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_20[2]  (
	.A(N_2734_2),
	.B(addr[8]),
	.C(N_1759_1),
	.Y(N_1231)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_20[2] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_14[5]  (
	.A(N_2734_2),
	.B(addr[8]),
	.C(N_286),
	.Y(N_1188)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_14[5] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_9[30]  (
	.A(N_1759_1),
	.B(N_2497_2),
	.C(addr[6]),
	.D(N_2664_i_0),
	.Y(N_1036)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[30] .INIT=16'h0008;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_6[25]  (
	.A(N_2497_2),
	.B(N_263),
	.C(addr[6]),
	.D(N_2220_i),
	.Y(N_987)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_6[25] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_7[25]  (
	.A(addr[8]),
	.B(N_354),
	.C(N_2497_2),
	.D(N_1060),
	.Y(N_988)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_7[25] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2[2]  (
	.A(N_354),
	.B(N_2497_2),
	.C(addr[8]),
	.D(N_1304_i_i),
	.Y(N_1128)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[2] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_8[14]  (
	.A(N_2497_2),
	.B(addr[8]),
	.C(N_263),
	.D(N_1060),
	.Y(N_773)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_8[14] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_7[6]  (
	.A(N_2154_1),
	.B(N_2477),
	.C(N_2584_i_0_o2_Z),
	.D(N_1304_i_i),
	.Y(N_2504)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_7[6] .INIT=16'h0008;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_13[6]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_2154_1),
	.C(N_1318_i),
	.D(N_2584_i_0_o2_Z),
	.Y(N_2510)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_13[6] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_0_0_a2[29]  (
	.A(N_1304_i_i),
	.B(N_2584_i_0_o2_Z),
	.C(N_2154_1),
	.D(N_258),
	.Y(N_3375)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_0_a2[29] .INIT=16'h0010;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_0_a3[27]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_2154_1),
	.C(N_2584_i_0_o2_Z),
	.D(N_1304_i_i),
	.Y(N_684)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_a3[27] .INIT=16'h0004;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a25_20_3[6]  (
	.A(N_1345_1),
	.B(addr[8]),
	.C(N_354),
	.Y(N_2517_3)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_20_3[6] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_20[12]  (
	.A(N_668),
	.B(addr[3]),
	.C(N_677),
	.D(N_1345_1),
	.Y(N_549)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_20[12] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_30[8]  (
	.A(N_334),
	.B(N_1345_1),
	.C(N_668),
	.D(N_1428_1),
	.Y(N_645)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_30[8] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_4[26]  (
	.A(N_2154_1),
	.B(N_3338),
	.C(N_1060),
	.Y(N_661)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4[26] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_46[5]  (
	.A(N_2044_1_i),
	.B(N_1345_1),
	.C(N_1018_2),
	.D(N_1430_1),
	.Y(N_3352)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_46[5] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_23[10]  (
	.A(rdata_1_0_a2_5_i_o2[5]),
	.B(N_1345_1),
	.C(addr[2]),
	.D(N_1430_1),
	.Y(N_618)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_23[10] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_18[8]  (
	.A(N_255),
	.B(addr[2]),
	.C(N_677),
	.D(N_2154_1),
	.Y(N_633)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_18[8] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_19[7]  (
	.A(N_255),
	.B(N_2154_1),
	.C(addr[4]),
	.D(N_284),
	.Y(N_578)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_19[7] .INIT=16'h0004;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a3_13[5]  (
	.A(N_2154_1),
	.B(addr[4]),
	.C(addr[3]),
	.Y(N_3372)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_13[5] .INIT=8'h02;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a3_7[5]  (
	.A(N_2154_1),
	.B(addr[4]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_692)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_7[5] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_13[7]  (
	.A(N_289),
	.B(addr[5]),
	.C(N_274),
	.D(N_1345_1),
	.Y(N_572)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_13[7] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0[14]  (
	.A(N_1059),
	.B(rdata_1_0_a2_7_0_a2[8]),
	.C(N_388),
	.D(N_1759_1),
	.Y(N_765)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[14] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_0_2[6]  (
	.A(addr[10]),
	.B(addr[9]),
	.C(addr[7]),
	.D(rdata_1_i_o16[18]),
	.Y(N_2497_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_0_2[6] .INIT=16'h0010;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a3_10[5]  (
	.A(addr[10]),
	.B(addr[9]),
	.C(addr[7]),
	.D(rdata_1_i_o16[18]),
	.Y(rdata_1_0_0_a3_10[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_10[5] .INIT=16'h0001;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_a3[5]  (
	.A(addr[10]),
	.B(addr[9]),
	.C(addr[4]),
	.D(rdata_1_i_o16[18]),
	.Y(N_670)
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_a3[5] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a3_2[12]  (
	.A(addr[10]),
	.B(addr[9]),
	.C(addr[7]),
	.D(rdata_1_i_o16[18]),
	.Y(N_1689_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_2[12] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_4[2]  (
	.A(addr[10]),
	.B(addr[9]),
	.C(addr[7]),
	.D(rdata_1_i_o16[18]),
	.Y(N_2734_2)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_4[2] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a3_0[20]  (
	.A(addr[9]),
	.B(addr[10]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.D(rdata_1_i_o16[18]),
	.Y(N_2501_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_0[20] .INIT=16'h0002;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[26]  (
	.A(N_1069),
	.B(N_997),
	.C(N_150),
	.D(N_2154_1),
	.Y(rdata_1_0_1[26])
);
defparam \imem_rom.mem_access.rdata_1_0_1[26] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[30]  (
	.A(N_306),
	.B(N_2164_1),
	.C(rdata_1_0_a2_3[5]),
	.D(N_258),
	.Y(rdata_1_0_2[30])
);
defparam \imem_rom.mem_access.rdata_1_0_2[30] .INIT=16'hC0E0;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2[23]  (
	.A(N_354),
	.B(N_139),
	.C(N_158),
	.Y(N_1211)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[23] .INIT=8'h01;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_0[21]  (
	.A(rdata_1_0_a2_5_i_o2[5]),
	.B(N_139),
	.C(addr[5]),
	.D(addr[2]),
	.Y(N_1204)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0[21] .INIT=16'h0001;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a3_6[5]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[10]),
	.C(addr[9]),
	.Y(N_691)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_6[5] .INIT=8'h04;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_8[20]  (
	.A(N_261),
	.B(N_275),
	.C(addr[4]),
	.D(N_1430_1),
	.Y(N_515)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8[20] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_4_1[27]  (
	.A(N_387),
	.B(addr[6]),
	.C(N_1613_1_i_0),
	.D(N_1814_i_0_o2_Z),
	.Y(rdata_1_0_a2_4_1[27])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_4_1[27] .INIT=16'h040C;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a29_15_1_0_a2[5]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[10]),
	.C(addr[9]),
	.Y(N_2154_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a29_15_1_0_a2[5] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_6_2_0_a2[22]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[10]),
	.C(addr[9]),
	.Y(N_1345_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_6_2_0_a2[22] .INIT=8'h01;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2[19]  (
	.A(N_2220_i),
	.B(N_137_i),
	.C(N_153),
	.Y(N_1207)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[19] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_1[20]  (
	.A(addr[4]),
	.B(addr[5]),
	.C(N_2220_i),
	.D(addr[3]),
	.Y(rdata_1_0_o2_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_o2_1[20] .INIT=16'hC0E2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_2[9]  (
	.A(addr[5]),
	.B(addr[4]),
	.C(addr[3]),
	.Y(N_1107)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[9] .INIT=8'h04;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_a2_1[10]  (
	.A(addr[2]),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(addr[5]),
	.Y(N_1135)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_1[10] .INIT=8'h01;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_o16[18]  (
	.A(sel),
	.B(addr[11]),
	.C(addr[12]),
	.D(addr_0_0),
	.Y(rdata_1_i_o16[18])
);
defparam \imem_rom.mem_access.rdata_1_i_o16[18] .INIT=16'hFEDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_1_1[16]  (
	.A(N_1428_1),
	.B(N_354),
	.C(addr[7]),
	.D(N_1606_1),
	.Y(rdata_1_0_0_a26_1_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1_1[16] .INIT=16'h2300;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[26]  (
	.A(rdata_1_0_1_0[26]),
	.B(rdata_1_0_11[26]),
	.C(N_340),
	.D(rdata_1_0_10[26]),
	.Y(rdata_1[26])
);
defparam \imem_rom.mem_access.rdata_1_0[26] .INIT=16'hFFFD;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1_0[26]  (
	.A(N_150),
	.B(N_990),
	.C(N_1189),
	.D(rdata_1_0_9[26]),
	.Y(rdata_1_0_1_0[26])
);
defparam \imem_rom.mem_access.rdata_1_0_1_0[26] .INIT=16'h0023;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[2]  (
	.A(rdata_1_0_6[2]),
	.B(rdata_1_0_11[2]),
	.C(rdata_1_0_1[2]),
	.D(rdata_1_0_17[2]),
	.Y(rdata_1[2])
);
defparam \imem_rom.mem_access.rdata_1_0[2] .INIT=16'hFFEF;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[2]  (
	.A(N_510),
	.B(N_303),
	.C(N_1231),
	.D(N_263),
	.Y(rdata_1_0_1[2])
);
defparam \imem_rom.mem_access.rdata_1_0_1[2] .INIT=16'h0111;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_0_1[31]  (
	.A(N_684),
	.B(N_3375),
	.C(rdata_1_0_a16_4_0_a2[27]),
	.D(rdata_1_0_0_o3_0_1_1_0[31]),
	.Y(N_789_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_1[31] .INIT=16'hFEFF;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o3_0_1_1_0[31]  (
	.A(rdata_1_0_a2_3[5]),
	.B(rdata_1_0_0_o3_0_1_1[31]),
	.C(N_1164),
	.Y(rdata_1_0_0_o3_0_1_1_0[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_1_1_0[31] .INIT=8'h13;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_25[13]  (
	.A(rdata_1_0_0_25_1[13]),
	.B(rdata_1_0_0_15[13]),
	.C(N_1938),
	.D(rdata_1_0_0_17[13]),
	.Y(rdata_1_0_0_25[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_25[13] .INIT=16'hFFFD;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_25_1[13]  (
	.A(rdata_1_0_0_a30_8_0[13]),
	.B(rdata_1_0_0_a30_0_0[13]),
	.C(N_1981),
	.D(N_1342_1),
	.Y(rdata_1_0_0_25_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_25_1[13] .INIT=16'h135F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13[21]  (
	.A(dout8),
	.B(N_306),
	.C(rdata_1_0_13_1[21]),
	.D(N_1084),
	.Y(rdata_1_0_13[21])
);
defparam \imem_rom.mem_access.rdata_1_0_13[21] .INIT=16'h8F0F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13_1[21]  (
	.A(N_1080),
	.B(N_1062),
	.C(N_1103),
	.D(N_1189),
	.Y(rdata_1_0_13_1[21])
);
defparam \imem_rom.mem_access.rdata_1_0_13_1[21] .INIT=16'h135F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_12[25]  (
	.A(N_1184),
	.B(rdata_1_0_12_1[25]),
	.C(N_2254_1),
	.D(N_2220_i),
	.Y(rdata_1_0_12[25])
);
defparam \imem_rom.mem_access.rdata_1_0_12[25] .INIT=16'h3B33;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_12_1[25]  (
	.A(N_1227),
	.B(rdata_1_0_8[25]),
	.C(N_1759_1),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_12_1[25])
);
defparam \imem_rom.mem_access.rdata_1_0_12_1[25] .INIT=16'h3331;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_21[20]  (
	.A(addr[3]),
	.B(N_1423_1_i_0),
	.C(N_724),
	.D(rdata_1_0_0_27_21_1[20]),
	.Y(rdata_1_0_0_27_21[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_21[20] .INIT=16'h10FF;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_21_1[20]  (
	.A(N_279_i),
	.B(N_2694),
	.C(N_3384),
	.D(rdata_1_0_0_27_15[20]),
	.Y(rdata_1_0_0_27_21_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_21_1[20] .INIT=16'h00EF;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2[29]  (
	.A(N_2664_i_0),
	.B(rdata_1_0_o2_1[29]),
	.C(N_83),
	.D(rdata_1_0_a2_7_0_a2[8]),
	.Y(N_202)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[29] .INIT=16'hCD05;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o2_1[29]  (
	.A(N_153),
	.B(N_1759_1),
	.C(N_1518_1),
	.Y(rdata_1_0_o2_1[29])
);
defparam \imem_rom.mem_access.rdata_1_0_o2_1[29] .INIT=8'h54;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_o2[10]  (
	.A(addr[5]),
	.B(N_261),
	.C(N_720),
	.D(rdata_1_i_i_0_o2_1[10]),
	.Y(N_332)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_o2[10] .INIT=16'h20FF;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_o2_1_0[10]  (
	.A(N_668),
	.B(N_354),
	.C(N_3390),
	.D(N_692),
	.Y(rdata_1_i_i_0_o2_1[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_o2_1_0[10] .INIT=16'h4C5F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_7[9]  (
	.A(rdata_1_0_0_7_1[9]),
	.B(N_1111),
	.C(N_2154_1),
	.D(N_2229),
	.Y(rdata_1_0_0_7[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_7[9] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_7_1[9]  (
	.A(addr[5]),
	.B(N_321),
	.C(N_2272),
	.D(N_2281),
	.Y(rdata_1_0_0_7_1[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_7_1[9] .INIT=16'h7530;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_9[12]  (
	.A(N_731),
	.B(rdata_1_0_0_23_9_1[12]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.D(N_752),
	.Y(rdata_1_0_0_23_9[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_9[12] .INIT=16'h3B33;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_9_1[12]  (
	.A(N_722),
	.B(rdata_1_0_0_23_5[12]),
	.C(N_2025),
	.D(N_2694),
	.Y(rdata_1_0_0_23_9_1[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_9_1[12] .INIT=16'h3313;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_18[7]  (
	.A(rdata_1_i_i_0_10[7]),
	.B(rdata_1_i_i_0_18_1[7]),
	.C(N_720),
	.Y(rdata_1_i_i_0_18[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_18[7] .INIT=8'hBA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_18_1[7]  (
	.A(N_316),
	.B(addr[2]),
	.C(dout8),
	.D(N_668),
	.Y(rdata_1_i_i_0_18_1[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_18_1[7] .INIT=16'h4C5F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_11[10]  (
	.A(N_266),
	.B(N_2254_1),
	.C(rdata_1_i_i_0_11_1[10]),
	.D(N_2154_1),
	.Y(rdata_1_i_i_0_11[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_11[10] .INIT=16'h4F0F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_11_1[10]  (
	.A(N_1345_1),
	.B(addr[2]),
	.C(N_3388),
	.D(rdata_1_i_i_0_a2_0_0[10]),
	.Y(rdata_1_i_i_0_11_1[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_11_1[10] .INIT=16'h153F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[22]  (
	.A(N_2151_2),
	.B(N_1422),
	.C(N_1417_1),
	.D(rdata_1_0_0_3_1[22]),
	.Y(rdata_1_0_0_3[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[22] .INIT=16'hCCEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3_1[22]  (
	.A(N_835),
	.B(addr[3]),
	.C(N_1508_1),
	.D(N_1507_1),
	.Y(rdata_1_0_0_3_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3_1[22] .INIT=16'h5D7F;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_11[15]  (
	.A(N_1821),
	.B(N_611_1),
	.C(N_2243_1),
	.D(rdata_1_0_0_11_1[15]),
	.Y(rdata_1_0_0_11[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_11[15] .INIT=16'hE000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_11_1[15]  (
	.A(addr[2]),
	.B(addr[4]),
	.C(N_1821),
	.D(N_284),
	.Y(rdata_1_0_0_11_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_11_1[15] .INIT=16'h05C5;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_1[15]  (
	.A(N_2631),
	.B(rdata_1_0_0_a26_1_1_0[15]),
	.C(rdata_1_0_0_a26_1_1[15]),
	.Y(N_1843)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1[15] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_1_1_0[15]  (
	.A(N_284),
	.B(N_2434_1_i_i),
	.C(N_274),
	.D(N_258),
	.Y(rdata_1_0_0_a26_1_1_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1_1_0[15] .INIT=16'h32FA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[21]  (
	.A(N_1060),
	.B(rdata_1_0_0_1[21]),
	.C(N_2154_1),
	.D(N_1061),
	.Y(rdata_1_0_0[21])
);
defparam \imem_rom.mem_access.rdata_1_0_0[21] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[21]  (
	.A(N_139),
	.B(N_1209),
	.C(addr[6]),
	.D(N_2664_i_0),
	.Y(rdata_1_0_0_1[21])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[21] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_0[15]  (
	.A(N_1814_i_0_o2_Z),
	.B(N_2631),
	.C(rdata_1_0_0_0_1[15]),
	.D(rdata_1_0_0_a26_18_2[15]),
	.Y(rdata_1_0_0_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_0[15] .INIT=16'h5450;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_0_1[15]  (
	.A(N_284),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(N_1827),
	.D(N_1502_i),
	.Y(rdata_1_0_0_0_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_0_1[15] .INIT=16'h4000;
// @36:108
  CFG4 \bus_feedback.rden_2_16  (
	.A(addr[26]),
	.B(addr[29]),
	.C(rden_2_16_1_0),
	.D(rden_2_6),
	.Y(rden_2_16)
);
defparam \bus_feedback.rden_2_16 .INIT=16'h1000;
// @36:108
  CFG4 \bus_feedback.rden_2_16_1_0  (
	.A(addr[31]),
	.B(addr[30]),
	.C(addr[23]),
	.D(addr[22]),
	.Y(rden_2_16_1_0)
);
defparam \bus_feedback.rden_2_16_1_0 .INIT=16'h0001;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o3_0[31]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(rdata_1_0_0_o2_1[31]),
	.C(rdata_1_0_0_o3_0_4[31]),
	.Y(N_789)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0[31] .INIT=8'hF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_13[15]  (
	.A(N_1508_1),
	.B(N_1811_i),
	.C(N_2154_1),
	.D(N_1613_1_i_0),
	.Y(N_1855)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_13[15] .INIT=16'h0080;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_15_1[16]  (
	.A(addr[2]),
	.B(N_316),
	.C(N_1814_i_0_o2_Z),
	.Y(rdata_1_0_0_a26_15_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_15_1[16] .INIT=8'h02;
// @36:117
  CFG2 \bus_rsp_o.data[7]  (
	.A(un1_neorv32_int_imem_inst_0),
	.B(NN_1),
	.Y(data_7)
);
defparam \bus_rsp_o.data[7] .INIT=4'h8;
// @36:117
  CFG2 \bus_rsp_o.data[5]  (
	.A(un1_neorv32_int_imem_inst_0),
	.B(NN_2),
	.Y(data_5)
);
defparam \bus_rsp_o.data[5] .INIT=4'h8;
// @36:117
  CFG2 \bus_rsp_o.data[4]  (
	.A(un1_neorv32_int_imem_inst_0),
	.B(NN_3),
	.Y(data_4)
);
defparam \bus_rsp_o.data[4] .INIT=4'h8;
// @36:117
  CFG2 \bus_rsp_o.data[0]  (
	.A(un1_neorv32_int_imem_inst_0),
	.B(rdata_Z[0]),
	.Y(data_0)
);
defparam \bus_rsp_o.data[0] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_6_0[15]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(rdata_1_0_0_a26_6_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_6_0[15] .INIT=4'h4;
// @36:108
  CFG4 \bus_feedback.rden_2_6  (
	.A(sel),
	.B(addr[24]),
	.C(addr[25]),
	.D(addr_0_13),
	.Y(rden_2_6)
);
defparam \bus_feedback.rden_2_6 .INIT=16'h0213;
// @36:108
  CFG2 \bus_feedback.rden_2_4  (
	.A(addr[20]),
	.B(addr[21]),
	.Y(rden_2_4)
);
defparam \bus_feedback.rden_2_4 .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_a30_5_0[18]  (
	.A(addr[2]),
	.B(addr[7]),
	.Y(rdata_1_i_0_a30_5_0[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_5_0[18] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_3_0[14]  (
	.A(addr[4]),
	.B(addr[6]),
	.Y(N_1431_1)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3_0[14] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_0_1[30]  (
	.A(addr[2]),
	.B(addr[6]),
	.Y(N_1682_1)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_1[30] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_22_0[6]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(N_1422_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_22_0[6] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10_0[23]  (
	.A(addr[3]),
	.B(addr[4]),
	.Y(N_1759_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10_0[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10_0[15]  (
	.A(addr[5]),
	.B(addr[8]),
	.Y(N_2434_1_i_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10_0[15] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0_0[14]  (
	.A(addr[2]),
	.B(addr[4]),
	.Y(N_2249_1)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0_0[14] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_o30_5_0[18]  (
	.A(addr[8]),
	.B(addr[9]),
	.Y(N_356)
);
defparam \imem_rom.mem_access.rdata_1_i_0_o30_5_0[18] .INIT=4'hE;
// @36:61
  CFG2 N_2586_i_0_a2 (
	.A(addr[3]),
	.B(addr[8]),
	.Y(N_1018_2)
);
defparam N_2586_i_0_a2.INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_15_0_a2[8]  (
	.A(addr[3]),
	.B(addr[8]),
	.Y(N_1518_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_15_0_a2[8] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o29_0[5]  (
	.A(addr[2]),
	.B(addr[4]),
	.Y(N_2044_1_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o29_0[5] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_13_0_o2[12]  (
	.A(addr[6]),
	.B(addr[7]),
	.Y(N_316)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_13_0_o2[12] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_5_0_a2[23]  (
	.A(addr[3]),
	.B(addr[6]),
	.Y(N_2422_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_5_0_a2[23] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_0_1_0_a2[22]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(N_1417_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_0_1_0_a2[22] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o30_3_i_a2[20]  (
	.A(addr[3]),
	.B(addr[6]),
	.Y(N_1502_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o30_3_i_a2[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_13_1_i_o2[23]  (
	.A(addr[4]),
	.B(addr[5]),
	.Y(N_387)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_13_1_i_o2[23] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_22_0_a2[23]  (
	.A(addr[3]),
	.B(addr[7]),
	.Y(N_2151_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_22_0_a2[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_16_1[23]  (
	.A(addr[4]),
	.B(addr[8]),
	.Y(N_1352_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_16_1[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o21_0[22]  (
	.A(addr[3]),
	.B(addr[8]),
	.Y(N_1390)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21_0[22] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o21_3_i_a2[23]  (
	.A(addr[5]),
	.B(addr[8]),
	.Y(N_2145_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21_3_i_a2[23] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2_0_i_o2[19]  (
	.A(addr[5]),
	.B(addr[6]),
	.Y(N_321)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_0_i_o2[19] .INIT=4'hE;
// @36:61
  CFG2 N_2584_i_0_o2 (
	.A(addr[8]),
	.B(addr[7]),
	.Y(N_2584_i_0_o2_Z)
);
defparam N_2584_i_0_o2.INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_o2[10]  (
	.A(addr[6]),
	.B(addr[8]),
	.Y(N_158)
);
defparam \imem_rom.mem_access.rdata_1_i_o2[10] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_5_i_o2[5]  (
	.A(addr[6]),
	.B(addr[8]),
	.Y(rdata_1_0_a2_5_i_o2[5])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_5_i_o2[5] .INIT=4'h7;
// @36:61
  CFG2 N_2465_i_0_o2 (
	.A(addr[2]),
	.B(addr[5]),
	.Y(N_2465_i_0_o2_Z)
);
defparam N_2465_i_0_o2.INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_3_i_o2[3]  (
	.A(addr[3]),
	.B(addr[4]),
	.Y(N_139)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3_i_o2[3] .INIT=4'h7;
// @36:61
  CFG2 N_137_i_0_a2 (
	.A(addr[6]),
	.B(addr[8]),
	.Y(N_137_i)
);
defparam N_137_i_0_a2.INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_26_i_o2[5]  (
	.A(addr[5]),
	.B(addr[8]),
	.Y(N_2664_i_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_26_i_o2[5] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2_3[6]  (
	.A(addr[5]),
	.B(addr[6]),
	.Y(N_2478_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2_3[6] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o25_0[6]  (
	.A(addr[2]),
	.B(addr[5]),
	.Y(N_286)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o25_0[6] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_o2_3[10]  (
	.A(addr[4]),
	.B(addr[6]),
	.Y(N_1304_i_i)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_o2_3[10] .INIT=4'hB;
// @36:61
  CFG2 N_1728_i_0_a2 (
	.A(addr[3]),
	.B(addr[5]),
	.Y(N_1728_i)
);
defparam N_1728_i_0_a2.INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a3[7]  (
	.A(addr[5]),
	.B(addr[7]),
	.Y(N_668)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a3[7] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_0[5]  (
	.A(addr[5]),
	.B(addr[7]),
	.Y(N_1430_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_0[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_1_1_0_a2[16]  (
	.A(addr[3]),
	.B(addr[4]),
	.Y(N_1606_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1_1_0_a2[16] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_19[5]  (
	.A(addr[2]),
	.B(addr[8]),
	.Y(N_739)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_19[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2_0_0_x3[8]  (
	.A(addr[3]),
	.B(addr[9]),
	.Y(N_295_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2_0_0_x3[8] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o2_0[5]  (
	.A(addr[3]),
	.B(addr[5]),
	.Y(N_298)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_0[5] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_o2_1[10]  (
	.A(addr[2]),
	.B(addr[6]),
	.Y(N_315)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_o2_1[10] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o29_5_i_o2[5]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(N_336)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o29_5_i_o2[5] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2_1_0_x3[9]  (
	.A(addr[5]),
	.B(addr[10]),
	.Y(N_340_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2_1_0_x3[9] .INIT=4'h6;
// @36:61
  CFG2 N_179_i_0_o2 (
	.A(addr[4]),
	.B(addr[6]),
	.Y(N_317)
);
defparam N_179_i_0_o2.INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_x2_2[4]  (
	.A(addr[3]),
	.B(addr[5]),
	.Y(N_279_i)
);
defparam \imem_rom.mem_access.rdata_1_i_i_x2_2[4] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_20_1_0_o2[16]  (
	.A(addr[3]),
	.B(addr[8]),
	.Y(N_307)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_20_1_0_o2[16] .INIT=4'hE;
// @36:61
  CFG2 N_1814_i_0_o2 (
	.A(addr[4]),
	.B(addr[5]),
	.Y(N_1814_i_0_o2_Z)
);
defparam N_1814_i_0_o2.INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a24_11_1_i_o2[8]  (
	.A(addr[2]),
	.B(addr[5]),
	.Y(N_354)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a24_11_1_i_o2[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a29_11_1_i_o2[5]  (
	.A(addr[4]),
	.B(addr[8]),
	.Y(rdata_1_0_0_a29_11_1_i_o2[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a29_11_1_i_o2[5] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_12_0_o2[6]  (
	.A(addr[2]),
	.B(addr[8]),
	.Y(N_284)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12_0_o2[6] .INIT=4'hD;
// @36:61
  CFG2 N_1613_1_i_0_o2 (
	.A(addr[3]),
	.B(addr[2]),
	.Y(N_1613_1_i_0)
);
defparam N_1613_1_i_0_o2.INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2_0[5]  (
	.A(addr[4]),
	.B(addr[6]),
	.Y(N_389)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_0[5] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_12_i_o2[9]  (
	.A(addr[3]),
	.B(addr[7]),
	.Y(N_266)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12_i_o2[9] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_2[16]  (
	.A(addr[3]),
	.B(addr[7]),
	.Y(N_1731)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_2[16] .INIT=4'hE;
// @36:61
  CFG2 N_1399_i_0_o2 (
	.A(addr[2]),
	.B(addr[8]),
	.Y(N_289)
);
defparam N_1399_i_0_o2.INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_o30[4]  (
	.A(addr[2]),
	.B(addr[6]),
	.Y(N_2694)
);
defparam \imem_rom.mem_access.rdata_1_i_i_o30[4] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o2[17]  (
	.A(addr[3]),
	.B(addr[5]),
	.Y(N_337)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2[17] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_5[7]  (
	.A(addr[3]),
	.B(addr[9]),
	.Y(N_2727_1)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_5[7] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o21_3_i_o2[23]  (
	.A(addr[3]),
	.B(addr[5]),
	.Y(N_255)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21_3_i_o2[23] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o2_0_i_o2[15]  (
	.A(addr[3]),
	.B(addr[2]),
	.Y(N_258)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_0_i_o2[15] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_14_1_0_o2[16]  (
	.A(addr[3]),
	.B(addr[7]),
	.Y(rdata_1_0_0_a26_14_1_0_o2[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_14_1_0_o2[16] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_6_1_i_o2[22]  (
	.A(addr[5]),
	.B(addr[7]),
	.Y(N_1423_1_i_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_6_1_i_o2[22] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_6_0_o2[13]  (
	.A(addr[3]),
	.B(addr[2]),
	.Y(N_261)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_6_0_o2[13] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_15_1_i_o2[23]  (
	.A(addr[8]),
	.B(addr[7]),
	.Y(N_355)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_15_1_i_o2[23] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_4_1_i_o2[23]  (
	.A(addr[2]),
	.B(addr[4]),
	.Y(N_334)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_4_1_i_o2[23] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_2_i_o2[12]  (
	.A(addr[4]),
	.B(addr[5]),
	.Y(N_306)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_2_i_o2[12] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_2_0_o2[22]  (
	.A(addr[3]),
	.B(addr[9]),
	.Y(N_280)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_2_0_o2[22] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_17_1_0_a2[6]  (
	.A(addr[5]),
	.B(addr[7]),
	.Y(N_2141_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_17_1_0_a2[6] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_3_1_0_a2[17]  (
	.A(addr[2]),
	.B(addr[5]),
	.Y(N_1683_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_3_1_0_a2[17] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_8_0_a2[6]  (
	.A(addr[6]),
	.B(addr[8]),
	.Y(N_2254_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8_0_a2[6] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_11_1_0_a2[22]  (
	.A(addr[6]),
	.B(addr[8]),
	.Y(N_1428_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_11_1_0_a2[22] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_1_0[17]  (
	.A(addr[4]),
	.B(addr[8]),
	.Y(N_611_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_1_0[17] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_22_1_0_a2[12]  (
	.A(addr[2]),
	.B(addr[7]),
	.Y(N_1961_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_22_1_0_a2[12] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_0_1[6]  (
	.A(addr[3]),
	.B(addr[4]),
	.Y(N_2220_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_0_1[6] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_8_1_0_a2[17]  (
	.A(addr[2]),
	.B(addr[7]),
	.Y(N_1688_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_8_1_0_a2[17] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_4[22]  (
	.A(addr[5]),
	.B(addr[6]),
	.Y(N_1508_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_4[22] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_10_1[15]  (
	.A(addr[2]),
	.B(addr[9]),
	.Y(N_1614_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_10_1[15] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_x2[4]  (
	.A(addr[3]),
	.B(addr[6]),
	.Y(N_1926_i)
);
defparam \imem_rom.mem_access.rdata_1_i_i_x2[4] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_x2_1[4]  (
	.A(addr[2]),
	.B(addr[9]),
	.Y(N_1398_i)
);
defparam \imem_rom.mem_access.rdata_1_i_i_x2_1[4] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2_0[20]  (
	.A(addr[2]),
	.B(addr[5]),
	.Y(N_153)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_0[20] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2[20]  (
	.A(addr[3]),
	.B(addr[4]),
	.Y(N_150)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[20] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_11_1[23]  (
	.A(addr[3]),
	.B(addr[6]),
	.Y(N_1347_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_11_1[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_12_1[6]  (
	.A(addr[2]),
	.B(addr[8]),
	.Y(N_2509_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_12_1[6] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2_1[6]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(N_2476_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2_1[6] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2[6]  (
	.A(addr[4]),
	.B(addr[6]),
	.Y(N_1318_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2[6] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2_0[9]  (
	.A(addr[3]),
	.B(addr[2]),
	.Y(N_2218_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2_0[9] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2[9]  (
	.A(addr[6]),
	.B(addr[7]),
	.Y(N_151_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2[9] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x4_0[15]  (
	.A(addr[5]),
	.B(addr[7]),
	.Y(N_1820_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x4_0[15] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2[15]  (
	.A(addr[4]),
	.B(addr[8]),
	.Y(N_1811_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2[15] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_x2[23]  (
	.A(addr[3]),
	.B(addr[7]),
	.Y(N_236_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_x2[23] .INIT=4'h6;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_5_2[22]  (
	.A(addr[3]),
	.B(addr[6]),
	.Y(N_1422_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_5_2[22] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_5[15]  (
	.A(addr[7]),
	.B(addr[9]),
	.Y(N_1827)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_5[15] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o20[17]  (
	.A(addr[6]),
	.B(addr[7]),
	.Y(N_1652)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o20[17] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_3[17]  (
	.A(addr[8]),
	.B(addr[7]),
	.Y(N_2431_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_3[17] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2_1[14]  (
	.A(addr[6]),
	.B(addr[9]),
	.Y(N_388)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_1[14] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_13_i[8]  (
	.A(addr[2]),
	.B(addr[9]),
	.Y(N_1621_1_i_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_13_i[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_4_i[8]  (
	.A(addr[8]),
	.B(addr[9]),
	.Y(N_3325)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_4_i[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_5_i[8]  (
	.A(addr[4]),
	.B(addr[9]),
	.Y(N_2361_i_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_5_i[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_0_1_i[16]  (
	.A(addr[4]),
	.B(addr[7]),
	.Y(N_2467_i_0_i)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_0_1_i[16] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_3_i[22]  (
	.A(addr[5]),
	.B(addr[9]),
	.Y(N_2133_1_i_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_3_i[22] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a24_20_1_i[8]  (
	.A(addr[2]),
	.B(addr[8]),
	.Y(N_86)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a24_20_1_i[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_6_i[27]  (
	.A(addr[6]),
	.B(addr[7]),
	.Y(N_145)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_6_i[27] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_6_1_0_a2[12]  (
	.A(addr[2]),
	.B(addr[4]),
	.Y(N_2041_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_6_1_0_a2[12] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_3_0_a2[5]  (
	.A(addr[6]),
	.B(addr[9]),
	.Y(N_2631)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_3_0_a2[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_11_0_a2[5]  (
	.A(addr[4]),
	.B(addr[5]),
	.Y(N_2164_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_11_0_a2[5] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_7_i_a2[12]  (
	.A(addr[7]),
	.B(addr[9]),
	.Y(N_2146_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_7_i_a2[12] .INIT=4'h1;
// @61:806
  CFG2 N_2391_i_0_a2 (
	.A(addr[5]),
	.B(addr[6]),
	.Y(N_1507_1)
);
defparam N_2391_i_0_a2.INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_26_m3[5]  (
	.A(addr[8]),
	.B(addr[5]),
	.C(addr[3]),
	.Y(N_404)
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_m3[5] .INIT=8'h8D;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_m2[22]  (
	.A(addr[7]),
	.B(addr[5]),
	.C(addr[2]),
	.Y(N_343)
);
defparam \imem_rom.mem_access.rdata_1_0_m2[22] .INIT=8'h8D;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_m26[15]  (
	.A(addr[9]),
	.B(addr[5]),
	.C(addr[3]),
	.Y(N_1831)
);
defparam \imem_rom.mem_access.rdata_1_0_0_m26[15] .INIT=8'hA3;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_9_0[8]  (
	.A(addr[2]),
	.B(rdata_1_0_0_a29_11_1_i_o2[5]),
	.C(addr[6]),
	.Y(rdata_1_0_0_a2_9_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_9_0[8] .INIT=8'h13;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2_0[19]  (
	.A(addr[2]),
	.B(N_2220_i),
	.C(addr[6]),
	.Y(rdata_1_0_a16_2_0[19])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2_0[19] .INIT=8'h48;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_26_0[4]  (
	.A(addr[9]),
	.B(addr[6]),
	.C(addr[5]),
	.Y(rdata_1_i_i_a30_26_0[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_26_0[4] .INIT=8'h80;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a30_9_1[4]  (
	.A(N_354),
	.B(N_1621_1_i_0),
	.Y(rdata_1_i_i_a30_9_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_9_1[4] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a31_15_0[9]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_137_i),
	.Y(rdata_1_0_a16_9_0[26])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_15_0[9] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0_1[14]  (
	.A(N_2218_i),
	.B(addr[4]),
	.Y(rdata_1_0_a2_0_0[14])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0_1[14] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_19_0[16]  (
	.A(N_289),
	.B(N_1814_i_0_o2_Z),
	.Y(rdata_1_0_0_a26_19_0[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_19_0[16] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_2_0[16]  (
	.A(N_354),
	.B(N_2141_1),
	.Y(rdata_1_0_0_a26_2_0[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_2_0[16] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_20_0[15]  (
	.A(N_1606_1),
	.B(addr[7]),
	.Y(rdata_1_0_0_a26_20_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_20_0[15] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0_0[2]  (
	.A(N_1318_i),
	.B(addr[3]),
	.Y(rdata_1_0_a2_0_0[2])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0_0[2] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_12_0[10]  (
	.A(N_279_i),
	.B(N_1688_1),
	.Y(rdata_1_i_i_0_a2_12_0[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_12_0[10] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_0_0[24]  (
	.A(N_1926_i),
	.B(addr[4]),
	.Y(rdata_1_0_a16_0_0[24])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_0[24] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a31_16_0[9]  (
	.A(N_1683_1),
	.B(N_1606_1),
	.Y(rdata_1_0_0_a31_16_0[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_16_0[9] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_17_0[13]  (
	.A(N_2044_1_i),
	.B(N_1507_1),
	.Y(rdata_1_0_0_a30_17_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_17_0[13] .INIT=4'h4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_19_1[13]  (
	.A(addr[9]),
	.B(addr[6]),
	.C(addr[5]),
	.D(addr[4]),
	.Y(rdata_1_0_0_a30_19_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_19_1[13] .INIT=16'h0040;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_1_1[15]  (
	.A(addr[7]),
	.B(rdata_1_i_o16[18]),
	.C(addr[10]),
	.Y(rdata_1_0_0_a26_1_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1_1[15] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_3_1[16]  (
	.A(addr[2]),
	.B(N_1318_i),
	.C(addr[7]),
	.Y(rdata_1_0_0_a26_3_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_3_1[16] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_11_1[22]  (
	.A(addr[3]),
	.B(N_1428_1),
	.C(addr[9]),
	.Y(rdata_1_0_0_a21_11_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_11_1[22] .INIT=8'h40;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_14_0[15]  (
	.A(N_307),
	.B(N_2467_i_0_i),
	.Y(rdata_1_0_0_a26_14_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_14_0[15] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_34_0[5]  (
	.A(N_2141_1),
	.B(addr[6]),
	.Y(rdata_1_0_0_a2_34_0[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_34_0[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_9_0[23]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(N_1430_1),
	.Y(rdata_1_0_0_a21_9_0[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_9_0[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_9_0[12]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_266),
	.Y(rdata_1_0_0_a2_9_0[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_9_0[12] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_10_0[15]  (
	.A(addr[3]),
	.B(N_1614_1),
	.C(addr[8]),
	.Y(rdata_1_0_0_a26_10_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_10_0[15] .INIT=8'h48;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_5_0[13]  (
	.A(addr[9]),
	.B(addr[8]),
	.C(addr[5]),
	.Y(rdata_1_0_0_a30_5_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_5_0[13] .INIT=8'h48;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a30_12_0[4]  (
	.A(N_388),
	.B(addr[3]),
	.Y(rdata_1_i_i_a30_12_0[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_12_0[4] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_16_0[7]  (
	.A(N_139),
	.B(N_1428_1),
	.Y(rdata_1_i_i_0_a2_16_0[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_16_0[7] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_8_0[10]  (
	.A(addr[4]),
	.B(N_1428_1),
	.C(addr[9]),
	.Y(rdata_1_i_i_0_a2_8_0[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_8_0[10] .INIT=8'h8C;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_10_0[17]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_1652),
	.Y(rdata_1_0_0_a20_10_0[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_10_0[17] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_22_0[15]  (
	.A(N_86),
	.B(addr[7]),
	.Y(rdata_1_0_0_a26_22_0[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_22_0[15] .INIT=4'h1;
// @36:108
  CFG4 \bus_feedback.rden_2_10  (
	.A(addr[17]),
	.B(addr[16]),
	.C(addr[15]),
	.D(addr[14]),
	.Y(rden_2_10)
);
defparam \bus_feedback.rden_2_10 .INIT=16'h0001;
// @36:108
  CFG3 \bus_feedback.rden_2_9  (
	.A(N_160),
	.B(addr[13]),
	.C(rw),
	.Y(rden_2_9)
);
defparam \bus_feedback.rden_2_9 .INIT=8'h01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_27_1[13]  (
	.A(N_2220_i),
	.B(N_1507_1),
	.Y(rdata_1_0_0_a30_27_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_27_1[13] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_18_1[13]  (
	.A(N_1431_1),
	.B(N_1430_1),
	.Y(rdata_1_0_0_a30_18_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_18_1[13] .INIT=4'h8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a25_9_0[6]  (
	.A(addr[8]),
	.B(addr[10]),
	.C(addr[7]),
	.Y(rdata_1_0_0_a25_9_0[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_9_0[6] .INIT=8'h14;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_a30_23_0[18]  (
	.A(N_388),
	.B(N_2434_1_i_i),
	.Y(rdata_1_i_0_a30_23_0[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_23_0[18] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_0_a30_25_1[18]  (
	.A(addr[3]),
	.B(addr[10]),
	.C(addr[2]),
	.Y(rdata_1_i_0_a30_25_1[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_25_1[18] .INIT=8'h01;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_0_a30_12_0[18]  (
	.A(addr[4]),
	.B(N_321),
	.C(addr[9]),
	.Y(rdata_1_i_0_a30_12_0[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_12_0[18] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_0_a30_13[18]  (
	.A(addr[9]),
	.B(N_2584_i_0_o2_Z),
	.C(addr[10]),
	.Y(N_1616)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_13[18] .INIT=8'h01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_41_0[5]  (
	.A(N_2249_1),
	.B(addr[8]),
	.Y(rdata_1_0_0_a2_41_0[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_41_0[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_28_0[8]  (
	.A(N_1423_1_i_0),
	.B(addr[3]),
	.Y(rdata_1_0_0_a2_28_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_28_0[8] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_0_0[3]  (
	.A(N_2220_i),
	.B(addr[6]),
	.Y(rdata_1_0_a16_0[3])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_0[3] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a30_7_0[4]  (
	.A(N_2478_i),
	.B(addr[9]),
	.Y(rdata_1_i_i_a30_7_0[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_7_0[4] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_23_0[13]  (
	.A(addr[5]),
	.B(N_3325),
	.C(addr[6]),
	.Y(rdata_1_0_0_a30_23_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_23_0[13] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_8_0[13]  (
	.A(addr[6]),
	.B(addr[5]),
	.C(N_835),
	.Y(rdata_1_0_0_a30_8_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_8_0[13] .INIT=8'h70;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_4_1[15]  (
	.A(N_258),
	.B(N_306),
	.Y(rdata_1_0_a16_1_0[30])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_4_1[15] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_17_0_a2_0[6]  (
	.A(N_137_i),
	.B(N_2141_1),
	.Y(rdata_1_0_0_a2_25_0[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_17_0_a2_0[6] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_7_0[15]  (
	.A(N_266),
	.B(addr[4]),
	.Y(N_2281)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_7_0[15] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_19_0[8]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(addr[2]),
	.Y(rdata_1_0_0_a2_19_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_19_0[8] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_22_0[16]  (
	.A(N_137_i),
	.B(N_255),
	.Y(N_733)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_22_0[16] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_12_0[20]  (
	.A(N_1428_1),
	.B(addr[2]),
	.Y(rdata_1_0_0_a2_12_0[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12_0[20] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_12_0[13]  (
	.A(N_1968),
	.B(addr[3]),
	.Y(rdata_1_0_0_a30_12_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_12_0[13] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_o30_5[18]  (
	.A(N_1652),
	.B(N_356),
	.Y(N_1595)
);
defparam \imem_rom.mem_access.rdata_1_i_0_o30_5[18] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10[23]  (
	.A(N_286),
	.B(N_1759_1),
	.Y(N_1374)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10[23] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2[14]  (
	.A(N_2249_1),
	.B(N_1728_i),
	.Y(N_1137)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[14] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_12[16]  (
	.A(N_1814_i_0_o2_Z),
	.B(N_2509_1),
	.Y(N_1797)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12[16] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_3_0[17]  (
	.A(N_1683_1),
	.B(N_236_i),
	.Y(rdata_1_0_0_a20_3_0[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_3_0[17] .INIT=4'h8;
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_5_RNI7UDD[7]  (
	.A(N_280),
	.B(N_2727_1),
	.Y(rdata_1_i_a2_5_RNI7UDD[7])
);
defparam \imem_rom.mem_access.rdata_1_i_a2_5_RNI7UDD[7] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_22[13]  (
	.A(N_2044_1_i),
	.B(N_1508_1),
	.Y(N_1985)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_22[13] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_14[9]  (
	.A(N_1417_1),
	.B(addr[3]),
	.Y(N_2272)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_14[9] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_7[22]  (
	.A(addr[9]),
	.B(addr[5]),
	.C(addr[4]),
	.Y(N_1449)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_7[22] .INIT=8'h01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_a30_7_2[18]  (
	.A(N_2584_i_0_o2_Z),
	.B(N_355),
	.Y(N_1610_2)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_7_2[18] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_4[4]  (
	.A(N_1759_1),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_1080)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_4[4] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2[7]  (
	.A(N_139),
	.B(N_158),
	.Y(N_1090)
);
defparam \imem_rom.mem_access.rdata_1_i_a2[7] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_2[10]  (
	.A(N_139),
	.B(addr[6]),
	.Y(N_1136)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_2[10] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0[22]  (
	.A(N_158),
	.B(addr[3]),
	.Y(N_1214)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0[22] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2[11]  (
	.A(N_139),
	.B(addr[2]),
	.Y(N_208)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[11] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a24_11_1_i_o2_RNINV3I[8]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_354),
	.Y(N_263)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a24_11_1_i_o2_RNINV3I[8] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10_1[8]  (
	.A(N_137_i),
	.B(addr[5]),
	.Y(N_628_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10_1[8] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_14[20]  (
	.A(rdata_1_0_a2_5_i_o2[5]),
	.B(addr[4]),
	.Y(N_785)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_14[20] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o16_0_a3[31]  (
	.A(N_137_i),
	.B(addr[2]),
	.Y(N_680)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_a3[31] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_8_0_a2[2]  (
	.A(N_1304_i_i),
	.B(addr[3]),
	.Y(N_1062)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_8_0_a2[2] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0[3]  (
	.A(N_1304_i_i),
	.B(addr[3]),
	.Y(N_1060)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0[3] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_12_1[23]  (
	.A(N_1304_i_i),
	.B(addr[3]),
	.Y(N_1348_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_12_1[23] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_9_i_o2[6]  (
	.A(N_286),
	.B(addr[8]),
	.Y(N_3338)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_9_i_o2[6] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0_0_a2[31]  (
	.A(N_2249_1),
	.B(addr[5]),
	.Y(N_1164)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0_0_a2[31] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_5[31]  (
	.A(N_137_i),
	.B(N_1814_i_0_o2_Z),
	.Y(N_659)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_5[31] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_2[5]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(addr[6]),
	.Y(N_677)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_2[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_3[5]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(addr[6]),
	.Y(N_1844_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_3[5] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_4[5]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[9]),
	.Y(N_1336_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_4[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_9[5]  (
	.A(N_137_i),
	.B(N_1430_1),
	.Y(N_696)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_9[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_12[5]  (
	.A(N_137_i),
	.B(N_668),
	.Y(N_3369)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_12[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_1[20]  (
	.A(N_1428_1),
	.B(addr[2]),
	.Y(N_3377)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_1[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_5[20]  (
	.A(N_261),
	.B(N_1428_1),
	.Y(N_732)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_5[20] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a3_4[10]  (
	.A(N_255),
	.B(addr[8]),
	.Y(N_737)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a3_4[10] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_0[12]  (
	.A(N_2249_1),
	.B(addr[3]),
	.Y(N_752)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_0[12] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_1[12]  (
	.A(N_2254_1),
	.B(addr[4]),
	.Y(N_3378)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_1[12] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_20[5]  (
	.A(N_2254_1),
	.B(addr[2]),
	.Y(N_755)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_20[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a3_1[10]  (
	.A(N_2249_1),
	.B(N_2254_1),
	.Y(N_758)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a3_1[10] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_21[5]  (
	.A(N_261),
	.B(N_1430_1),
	.Y(N_3379)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_21[5] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_23[5]  (
	.A(N_2044_1_i),
	.B(addr[5]),
	.Y(N_3382)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_23[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_23_o3[12]  (
	.A(N_258),
	.B(N_1613_1_i_0),
	.Y(N_269)
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_o3[12] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_0_i_o2[12]  (
	.A(N_289),
	.B(N_739),
	.Y(N_312)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_0_i_o2[12] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o4[15]  (
	.A(N_139),
	.B(N_1606_1),
	.Y(N_274)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o4[15] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_o2[7]  (
	.A(N_1814_i_0_o2_Z),
	.B(N_387),
	.Y(N_257)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_o2[7] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_0_a2[5]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[10]),
	.Y(rdata_1_0_0_a2_0_a2[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_0_a2[5] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0_0_a2[8]  (
	.A(N_137_i),
	.B(N_153),
	.Y(N_1078)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0_0_a2[8] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o2_2[23]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(N_2431_1),
	.Y(N_1317)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_2[23] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_23[13]  (
	.A(N_1431_1),
	.B(addr[2]),
	.Y(N_1986)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_23[13] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_19[22]  (
	.A(N_1508_1),
	.B(addr[7]),
	.Y(N_1463)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_19[22] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10[22]  (
	.A(N_1018_2),
	.B(addr[7]),
	.Y(N_1452)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10[22] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_1[29]  (
	.A(N_150),
	.B(addr[2]),
	.Y(N_1256)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1[29] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_15[2]  (
	.A(N_137_i),
	.B(N_354),
	.Y(N_1100)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_15[2] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_13[2]  (
	.A(N_1759_1),
	.B(addr[6]),
	.Y(N_1095)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_13[2] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_11[2]  (
	.A(N_150),
	.B(addr[6]),
	.Y(N_1081)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_11[2] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_10[2]  (
	.A(N_286),
	.B(N_2254_1),
	.Y(N_1079)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_10[2] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2[8]  (
	.A(N_286),
	.B(N_137_i),
	.Y(N_1069)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[8] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_1[4]  (
	.A(N_2664_i_0),
	.B(addr[2]),
	.Y(N_1061)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_1[4] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_1_2[17]  (
	.A(rdata_1_i_o16[18]),
	.B(addr[10]),
	.Y(N_1681_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_1_2[17] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_6_1[17]  (
	.A(N_261),
	.B(addr[4]),
	.Y(N_1686_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_6_1[17] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a2_12[4]  (
	.A(N_2631),
	.B(addr[5]),
	.Y(N_2752)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a2_12[4] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o25_2[6]  (
	.A(N_337),
	.B(N_1728_i),
	.Y(N_2477)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o25_2[6] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_13[9]  (
	.A(N_1422_1),
	.B(addr[3]),
	.Y(N_2271)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_13[9] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_2[15]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(addr[5]),
	.Y(N_1821)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_2[15] .INIT=4'hE;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_o26_0[16]  (
	.A(N_289),
	.B(N_334),
	.Y(N_1729)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_0[16] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_16[17]  (
	.A(N_261),
	.B(addr[5]),
	.Y(N_1722)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_16[17] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_0_a2_8[18]  (
	.A(N_2044_1_i),
	.B(addr[9]),
	.Y(N_1643)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a2_8[18] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2[3]  (
	.A(N_2465_i_0_o2_Z),
	.B(N_387),
	.Y(N_226)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[3] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_o2[19]  (
	.A(N_2044_1_i),
	.B(N_334),
	.Y(N_215)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[19] .INIT=4'h7;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_12_i[9]  (
	.A(N_266),
	.B(addr[4]),
	.Y(N_3324)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12_i[9] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[2]  (
	.A(N_1683_1),
	.B(addr[8]),
	.Y(N_1059)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[2] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_3_0[6]  (
	.A(addr[3]),
	.B(N_355),
	.C(addr[6]),
	.D(addr[4]),
	.Y(rdata_1_0_0_a25_3_0[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_3_0[6] .INIT=16'h3202;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_m3_0[13]  (
	.A(addr[4]),
	.B(N_2044_1_i),
	.C(addr[5]),
	.Y(N_1931)
);
defparam \imem_rom.mem_access.rdata_1_0_0_m3_0[13] .INIT=8'h3A;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_m2[23]  (
	.A(addr[3]),
	.B(N_1318_i),
	.C(N_2041_1),
	.Y(N_1320)
);
defparam \imem_rom.mem_access.rdata_1_0_0_m2[23] .INIT=8'h27;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_21_m3[8]  (
	.A(addr[3]),
	.B(N_258),
	.C(addr[5]),
	.Y(N_427)
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_m3[8] .INIT=8'hA3;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_a2_0[12]  (
	.A(addr[5]),
	.B(addr[7]),
	.C(addr[3]),
	.D(addr[2]),
	.Y(rdata_1_0_0_23_a2_0[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_a2_0[12] .INIT=16'h5451;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0_3[30]  (
	.A(addr[2]),
	.B(N_2220_i),
	.C(addr[6]),
	.D(addr[5]),
	.Y(rdata_1_0_a16_0[30])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_3[30] .INIT=16'h008C;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_7_2[23]  (
	.A(N_2041_1),
	.B(N_255),
	.C(addr[6]),
	.D(N_2145_1),
	.Y(rdata_1_0_0_a21_7_2[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_7_2[23] .INIT=16'h0080;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a31_5_0[9]  (
	.A(N_1844_1),
	.B(N_2218_i),
	.Y(rdata_1_0_0_a31_5_0[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_5_0[9] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_1_1[9]  (
	.A(addr[2]),
	.B(N_1507_1),
	.C(N_307),
	.D(rdata_1_0_0_a29_11_1_i_o2[5]),
	.Y(rdata_1_0_0_a31_1_1[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_1_1[9] .INIT=16'h0888;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o16_0_0_a2_1[30]  (
	.A(N_2664_i_0),
	.B(N_1304_i_i),
	.C(N_258),
	.Y(rdata_1_0_o16_0_0_a2_1[30])
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_0_a2_1[30] .INIT=8'h01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_1_0[29]  (
	.A(N_1062),
	.B(N_2664_i_0),
	.Y(rdata_1_0_a16_1_0[29])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1_0[29] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_1_1[2]  (
	.A(N_1095),
	.B(addr[2]),
	.C(N_2145_1),
	.Y(rdata_1_0_a16_1_1[2])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1_1[2] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_2_0[26]  (
	.A(addr[2]),
	.B(N_2220_i),
	.C(addr[6]),
	.D(addr[5]),
	.Y(rdata_1_0_a16_2_0[26])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2_0[26] .INIT=16'h0084;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_1_1[24]  (
	.A(N_2477),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_2041_1),
	.Y(rdata_1_0_a16_1_1[24])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1_1[24] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_3_1[20]  (
	.A(N_1610_2),
	.B(addr[6]),
	.C(N_1683_1),
	.Y(rdata_1_0_0_a2_3_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_3_1[20] .INIT=8'h10;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_25_0[20]  (
	.A(rdata_1_0_0_a2_25_0[20]),
	.B(N_261),
	.Y(rdata_1_0_0_a2_25_0_0[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_25_0[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_5_0[21]  (
	.A(N_1060),
	.B(addr[8]),
	.Y(rdata_1_0_a16_5_0[21])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_5_0[21] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_1_1[20]  (
	.A(N_389),
	.B(addr[8]),
	.C(N_261),
	.D(N_1814_i_0_o2_Z),
	.Y(rdata_1_0_0_a2_1_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1_1[20] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_7_2[22]  (
	.A(addr[5]),
	.B(addr[9]),
	.C(N_1390),
	.D(N_145),
	.Y(rdata_1_0_0_a21_7_2[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_7_2[22] .INIT=16'h0006;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_19_1[15]  (
	.A(addr[2]),
	.B(N_387),
	.C(rdata_1_0_0_a26_14_1_0_o2[16]),
	.Y(rdata_1_0_0_a26_19_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_19_1[15] .INIT=8'h01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_23_0[7]  (
	.A(N_274),
	.B(N_3377),
	.Y(rdata_1_i_i_0_a2_23_0[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_23_0[7] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_10_1[16]  (
	.A(N_334),
	.B(N_316),
	.C(N_1728_i),
	.Y(rdata_1_0_0_a26_10_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_10_1[16] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_23_1[16]  (
	.A(N_1728_i),
	.B(N_317),
	.C(N_1688_1),
	.Y(rdata_1_0_0_a26_23_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_23_1[16] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_16_1_0[23]  (
	.A(addr[5]),
	.B(N_1352_1),
	.C(N_1502_i),
	.Y(rdata_1_0_0_a21_16_1[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_16_1_0[23] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_4_1[17]  (
	.A(addr[2]),
	.B(N_337),
	.C(N_1317),
	.Y(rdata_1_0_0_a20_4_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_4_1[17] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_7_1[17]  (
	.A(N_261),
	.B(addr[5]),
	.C(N_2467_i_0_i),
	.Y(rdata_1_0_0_a20_7_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_7_1[17] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_6_1[4]  (
	.A(N_153),
	.B(addr[6]),
	.C(N_1018_2),
	.Y(rdata_1_i_i_a30_6_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_6_1[4] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_1_1[4]  (
	.A(addr[4]),
	.B(N_1018_2),
	.C(addr[9]),
	.D(addr[6]),
	.Y(rdata_1_i_i_a30_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_1_1[4] .INIT=16'hC400;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_10_1[4]  (
	.A(N_1018_2),
	.B(addr[9]),
	.C(N_2694),
	.Y(rdata_1_i_i_a30_10_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_10_1[4] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_0_0_0[13]  (
	.A(addr[5]),
	.B(N_1256),
	.C(addr[9]),
	.D(addr[8]),
	.Y(rdata_1_0_0_a30_0_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_0_0_0[13] .INIT=16'h404C;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_1_0[13]  (
	.A(N_1304_i_i),
	.B(addr[5]),
	.C(N_1968),
	.Y(rdata_1_0_0_a30_1_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_1_0[13] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_8_1[22]  (
	.A(N_1018_2),
	.B(N_2133_1_i_0),
	.C(N_316),
	.Y(rdata_1_0_0_a21_8_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_8_1[22] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_5_2[23]  (
	.A(N_2151_1),
	.B(N_1390),
	.C(N_1304_i_i),
	.D(N_286),
	.Y(rdata_1_0_0_a21_5_2[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_5_2[23] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_4_2[23]  (
	.A(N_2664_i_0),
	.B(N_334),
	.C(N_2422_1),
	.D(N_1430_1),
	.Y(rdata_1_0_0_a21_4_2[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_4_2[23] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_15_2[6]  (
	.A(addr[3]),
	.B(N_2467_i_0_i),
	.C(N_1428_1),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_a25_15_2[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_15_2[6] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_5_2[6]  (
	.A(N_1428_1),
	.B(N_1731),
	.C(N_2465_i_0_o2_Z),
	.D(rdata_1_0_0_a29_11_1_i_o2[5]),
	.Y(rdata_1_0_0_a25_5_2[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_5_2[6] .INIT=16'h0100;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_0_2[23]  (
	.A(addr[10]),
	.B(addr[6]),
	.C(N_2584_i_0_o2_Z),
	.D(N_1336_2),
	.Y(rdata_1_0_0_a21_0_2[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_0_2[23] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_8_2[17]  (
	.A(N_1688_1),
	.B(N_1422_2),
	.C(N_389),
	.D(N_139),
	.Y(rdata_1_0_0_a20_8_2[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_8_2[17] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a25_16_1[6]  (
	.A(N_337),
	.B(addr[2]),
	.C(N_1422_1),
	.Y(rdata_1_0_0_a25_16_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_16_1[6] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_10_1[23]  (
	.A(N_2041_1),
	.B(N_2431_1),
	.C(N_321),
	.Y(rdata_1_0_0_a21_10_1[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_10_1[23] .INIT=8'h04;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_14_1_0[6]  (
	.A(addr[7]),
	.B(addr[8]),
	.C(N_1431_1),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_a25_14_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_14_1_0[6] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_6_1_0[17]  (
	.A(addr[6]),
	.B(addr[5]),
	.C(N_2431_1),
	.D(N_1686_1),
	.Y(rdata_1_0_0_a20_6_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_6_1_0[17] .INIT=16'h7000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2_1[2]  (
	.A(N_1079),
	.B(addr[3]),
	.C(N_2467_i_0_i),
	.Y(rdata_1_0_a16_2_1[2])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2_1[2] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_18_1[5]  (
	.A(addr[6]),
	.B(N_2584_i_0_o2_Z),
	.C(N_3382),
	.Y(rdata_1_0_0_a2_18_1[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_18_1[5] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_3_1[25]  (
	.A(addr[3]),
	.B(addr[8]),
	.C(N_2465_i_0_o2_Z),
	.D(N_151_i),
	.Y(rdata_1_0_a16_3_1[25])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3_1[25] .INIT=16'h0002;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_29_1[5]  (
	.A(addr[3]),
	.B(N_286),
	.C(N_1844_1),
	.Y(rdata_1_0_0_a2_29_1[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_29_1[5] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_21_1[15]  (
	.A(N_2164_1),
	.B(N_284),
	.C(N_388),
	.Y(rdata_1_0_0_a26_21_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_21_1[15] .INIT=8'h02;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_1_0[11]  (
	.A(N_2664_i_0),
	.B(N_1060),
	.C(N_1621_1_i_0),
	.Y(rdata_1_0_a16_1[11])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1_0[11] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_11_0[7]  (
	.A(N_257),
	.B(addr[2]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.Y(rdata_1_i_i_0_a2_11_0[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_11_0[7] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_20_0[13]  (
	.A(N_835),
	.B(N_2044_1_i),
	.C(addr[5]),
	.Y(rdata_1_0_0_a30_20_0[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_20_0[13] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_3_1[8]  (
	.A(addr[4]),
	.B(N_680),
	.C(addr[9]),
	.D(addr[5]),
	.Y(rdata_1_0_0_a2_3_1[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_3_1[8] .INIT=16'h8808;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_4_1[20]  (
	.A(dout8),
	.B(N_137_i),
	.C(addr[4]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(rdata_1_0_0_a2_4_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_4_1[20] .INIT=16'h080A;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_8_1[23]  (
	.A(addr[2]),
	.B(N_236_i),
	.C(N_1304_i_i),
	.Y(rdata_1_0_0_a21_8_1[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_8_1[23] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_2_1[13]  (
	.A(N_835),
	.B(N_317),
	.C(addr[2]),
	.Y(rdata_1_0_0_a30_2_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_2_1[13] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_1_0[4]  (
	.A(addr[6]),
	.B(N_1352_1),
	.C(addr[9]),
	.D(addr[7]),
	.Y(rdata_1_i_i_a30_1_0[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_1_0[4] .INIT=16'h80CC;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_13_0[10]  (
	.A(N_274),
	.B(N_755),
	.Y(rdata_1_i_i_0_a2_13_0[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_13_0[10] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_17_1[17]  (
	.A(N_2164_1),
	.B(N_261),
	.C(N_1652),
	.Y(rdata_1_0_0_a20_17_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_17_1[17] .INIT=8'h02;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_9_1[10]  (
	.A(N_1430_1),
	.B(N_315),
	.C(N_1606_1),
	.Y(rdata_1_i_i_0_a2_9_1[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_9_1[10] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_1_1[5]  (
	.A(N_280),
	.B(N_137_i),
	.C(addr[7]),
	.D(rdata_1_i_o16[18]),
	.Y(rdata_1_0_0_a2_1_1[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1_1[5] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_o16_0[0]  (
	.A(addr[10]),
	.B(addr[5]),
	.C(rdata_1_i_o16[18]),
	.D(N_139),
	.Y(rdata_1_i_o16_0[0])
);
defparam \imem_rom.mem_access.rdata_1_i_o16_0[0] .INIT=16'hF0F8;
// @36:108
  CFG4 \bus_feedback.rden_2_15  (
	.A(addr[18]),
	.B(addr[19]),
	.C(rden_2_10),
	.D(rden_2_4),
	.Y(rden_2_15)
);
defparam \bus_feedback.rden_2_15 .INIT=16'h1000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a25_10_1[6]  (
	.A(N_2694),
	.B(addr[10]),
	.C(N_2584_i_0_o2_Z),
	.Y(rdata_1_0_0_a25_10_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_10_1[6] .INIT=8'h04;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_4_2[16]  (
	.A(N_1728_i),
	.B(addr[6]),
	.C(N_2361_i_0),
	.Y(rdata_1_0_0_a26_4_2[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_4_2[16] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_18_2[15]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(addr[8]),
	.C(rdata_1_i_o16[18]),
	.Y(rdata_1_0_0_a26_18_2[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_18_2[15] .INIT=8'h01;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o2_3_0[27]  (
	.A(N_137_i),
	.B(N_286),
	.C(N_153),
	.Y(rdata_1_0_o2_3_0[27])
);
defparam \imem_rom.mem_access.rdata_1_0_o2_3_0[27] .INIT=8'h8F;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a25_22_1[6]  (
	.A(N_1336_2),
	.B(N_1422_1),
	.C(N_137_i),
	.Y(rdata_1_0_0_a25_22_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_22_1[6] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_10_1[13]  (
	.A(addr[5]),
	.B(addr[6]),
	.C(N_2041_1),
	.D(N_1018_2),
	.Y(rdata_1_0_0_a30_10_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_10_1[13] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_2_1[4]  (
	.A(addr[7]),
	.B(addr[4]),
	.C(rdata_1_i_o16[18]),
	.D(N_279_i),
	.Y(rdata_1_i_i_a30_2_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_2_1[4] .INIT=16'h0501;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_0_1[18]  (
	.A(addr[2]),
	.B(N_2361_i_0),
	.C(addr[6]),
	.D(addr[5]),
	.Y(rdata_1_i_0_a30_0_1[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_0_1[18] .INIT=16'h0010;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_17_1[22]  (
	.A(N_1018_2),
	.B(N_2133_1_i_0),
	.C(N_316),
	.Y(rdata_1_0_0_a21_17_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_17_1[22] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_9_1[22]  (
	.A(addr[4]),
	.B(addr[9]),
	.C(N_1463),
	.D(N_1390),
	.Y(rdata_1_0_0_a21_9_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_9_1[22] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_4_1[22]  (
	.A(N_306),
	.B(N_137_i),
	.C(N_145),
	.D(N_280),
	.Y(rdata_1_0_0_a21_4_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_4_1[22] .INIT=16'h0045;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_11[23]  (
	.A(N_255),
	.B(N_139),
	.C(addr[2]),
	.D(N_306),
	.Y(N_1375)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_11[23] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_4[18]  (
	.A(addr[5]),
	.B(N_1643),
	.C(addr[8]),
	.D(addr[6]),
	.Y(N_1607)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_4[18] .INIT=16'h4004;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_10[3]  (
	.A(N_263),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_139),
	.Y(N_1138)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_10[3] .INIT=8'h02;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_8[17]  (
	.A(addr[5]),
	.B(N_1652),
	.C(N_2218_i),
	.Y(N_1714)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8[17] .INIT=8'h10;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30[18]  (
	.A(addr[5]),
	.B(addr[4]),
	.C(N_388),
	.D(N_261),
	.Y(N_1602)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30[18] .INIT=16'h080A;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_0_a30_17[18]  (
	.A(addr[2]),
	.B(N_355),
	.C(N_388),
	.Y(N_1620)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_17[18] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_11[18]  (
	.A(N_355),
	.B(N_1347_1),
	.C(addr[5]),
	.D(N_1614_1),
	.Y(N_1614)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_11[18] .INIT=16'h0100;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_10[18]  (
	.A(addr[5]),
	.B(N_388),
	.C(N_1417_1),
	.D(N_1613_1_i_0),
	.Y(N_1613)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_10[18] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_6[18]  (
	.A(addr[4]),
	.B(addr[9]),
	.C(N_321),
	.D(N_86),
	.Y(N_1609)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_6[18] .INIT=16'h0009;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_3[18]  (
	.A(addr[2]),
	.B(addr[7]),
	.C(N_1606_1),
	.D(N_321),
	.Y(N_1606)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_3[18] .INIT=16'h0060;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_2[18]  (
	.A(N_145),
	.B(addr[4]),
	.C(dout8),
	.D(N_2664_i_0),
	.Y(N_1605)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_2[18] .INIT=16'h0051;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_26[18]  (
	.A(N_321),
	.B(addr[9]),
	.C(N_1390),
	.D(N_1417_1),
	.Y(N_1629)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_26[18] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_24[18]  (
	.A(addr[6]),
	.B(addr[7]),
	.C(N_3382),
	.D(N_1390),
	.Y(N_1627)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_24[18] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_21[18]  (
	.A(N_1347_1),
	.B(addr[5]),
	.C(N_2044_1_i),
	.D(N_2584_i_0_o2_Z),
	.Y(N_1624)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_21[18] .INIT=16'h0008;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_a30_5[18]  (
	.A(N_2434_1_i_i),
	.B(rdata_1_i_0_a30_5_0[18]),
	.C(N_1390),
	.D(N_389),
	.Y(N_1608)
);
defparam \imem_rom.mem_access.rdata_1_i_0_a30_5[18] .INIT=16'h0040;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_36_0[8]  (
	.A(N_1844_1),
	.B(addr[2]),
	.Y(rdata_1_0_0_a2_36_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_36_0[8] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_29_0[7]  (
	.A(N_3378),
	.B(N_258),
	.Y(rdata_1_i_i_0_a2_29_0[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_29_0[7] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_20_0[20]  (
	.A(N_1844_1),
	.B(N_258),
	.Y(rdata_1_0_0_a2_20_0[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_20_0[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_6_0[11]  (
	.A(N_1079),
	.B(N_1759_1),
	.Y(rdata_1_0_a16_6_0[11])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_6_0[11] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_44_0[5]  (
	.A(N_3369),
	.B(addr[2]),
	.Y(rdata_1_0_0_a2_44_0[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_44_0[5] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o21_8[22]  (
	.A(N_1398_i),
	.B(N_280),
	.C(N_2164_1),
	.D(N_306),
	.Y(N_1408)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21_8[22] .INIT=16'h30BA;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_26_o2[5]  (
	.A(N_752),
	.B(N_258),
	.Y(N_278)
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_o2[5] .INIT=4'hB;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a2_28_1[10]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_2465_i_0_o2_Z),
	.Y(N_623_1)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_28_1[10] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_9[4]  (
	.A(N_3338),
	.B(N_1062),
	.Y(N_1171)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_9[4] .INIT=4'h4;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_2[31]  (
	.A(N_258),
	.B(addr[5]),
	.C(N_1304_i_i),
	.Y(N_787)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_2[31] .INIT=8'h06;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_16[5]  (
	.A(N_680),
	.B(addr[7]),
	.Y(N_719)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_16[5] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o2_1[5]  (
	.A(N_258),
	.B(addr[2]),
	.C(N_266),
	.Y(N_3335)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_1[5] .INIT=8'h5D;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o2_3[5]  (
	.A(N_255),
	.B(N_258),
	.C(addr[4]),
	.D(N_2249_1),
	.Y(N_329)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_3[5] .INIT=16'h7530;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_9_i_o2[2]  (
	.A(rdata_1_i_o16[18]),
	.B(N_2146_1),
	.C(N_137_i),
	.Y(N_390)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_9_i_o2[2] .INIT=8'hBF;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_22_1[8]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[4]),
	.Y(N_637_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_22_1[8] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[8]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[7]),
	.Y(rdata_1_0_a2_7_0_a2[8])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[8] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_1_2[6]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_1423_1_i_0),
	.Y(rdata_1_0_0_a25_1_2[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_1_2[6] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_21_a3[8]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_266),
	.Y(rdata_1_0_0_21_a3[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_a3[8] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_24_1_0_a2[13]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_668),
	.Y(N_1958_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_24_1_0_a2[13] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_8_0_a2[12]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[7]),
	.Y(rdata_1_0_a2_8_0_a2[12])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_8_0_a2[12] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_3_1_0_a2[22]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_1683_1),
	.Y(N_1420_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_3_1_0_a2[22] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_13_1_0_a2[16]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[5]),
	.Y(N_1517_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_13_1_0_a2[16] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_1_0_a2[22]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[2]),
	.Y(N_2151_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1_0_a2[22] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_17_1_0_a2[23]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[5]),
	.Y(N_1353_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_17_1_0_a2[23] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_1_0[16]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[3]),
	.Y(N_1756_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_1_0[16] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a30_16_1[13]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_3325),
	.Y(N_1950_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_16_1[13] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o30_0[13]  (
	.A(N_1968),
	.B(N_835),
	.C(addr[5]),
	.Y(N_1927)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o30_0[13] .INIT=8'h0E;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o21[22]  (
	.A(N_306),
	.B(addr[7]),
	.C(N_2164_1),
	.Y(N_1389)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21[22] .INIT=8'hF1;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_5[2]  (
	.A(addr[4]),
	.B(addr[3]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.D(N_137_i),
	.Y(N_320)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_5[2] .INIT=16'hAB03;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_a2_6[10]  (
	.A(N_1100),
	.B(N_139),
	.Y(N_1264)
);
defparam \imem_rom.mem_access.rdata_1_i_a2_6[10] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_15[5]  (
	.A(addr[7]),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(addr[9]),
	.Y(N_1209)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_15[5] .INIT=8'h48;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_18[2]  (
	.A(N_1069),
	.B(N_150),
	.Y(N_1174)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_18[2] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_3[12]  (
	.A(N_1069),
	.B(N_2220_i),
	.Y(N_1172)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3[12] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_2[3]  (
	.A(N_1059),
	.B(addr[6]),
	.Y(N_1092)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[3] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_5_3[22]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_2133_1_i_0),
	.Y(N_1422_3)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_5_3[22] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o25_6[6]  (
	.A(addr[2]),
	.B(N_2478_i),
	.C(N_3338),
	.Y(N_2487)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o25_6[6] .INIT=8'h4F;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o26_4[12]  (
	.A(addr[8]),
	.B(addr[4]),
	.C(addr[3]),
	.Y(N_2025)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_4[12] .INIT=8'h18;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o26_7[15]  (
	.A(addr[7]),
	.B(N_2164_1),
	.C(N_306),
	.D(rdata_1_0_0_a26_14_1_0_o2[16]),
	.Y(N_1833)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_7[15] .INIT=16'hCE0A;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o26_5[16]  (
	.A(addr[5]),
	.B(addr[4]),
	.C(N_1613_1_i_0),
	.D(N_1137),
	.Y(N_1737)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_5[16] .INIT=16'hFF40;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_1_0_0_a2[23]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[2]),
	.Y(N_1335_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_1_0_0_a2[23] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_a2_0[20]  (
	.A(addr[3]),
	.B(addr[4]),
	.C(N_680),
	.D(N_255),
	.Y(rdata_1_0_0_27_a2_0[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_a2_0[20] .INIT=16'hE020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_2_0[17]  (
	.A(N_1682_1),
	.B(addr[5]),
	.C(N_337),
	.D(N_2467_i_0_i),
	.Y(rdata_1_0_0_a20_2_0[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_2_0[17] .INIT=16'h220A;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_m2[4]  (
	.A(addr[8]),
	.B(addr[5]),
	.C(N_2694),
	.D(N_354),
	.Y(N_2705)
);
defparam \imem_rom.mem_access.rdata_1_i_i_m2[4] .INIT=16'h41EB;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_m2[15]  (
	.A(addr[2]),
	.B(addr[5]),
	.C(N_1821),
	.D(N_1731),
	.Y(N_1840)
);
defparam \imem_rom.mem_access.rdata_1_0_0_m2[15] .INIT=16'hB1A0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_0_0[31]  (
	.A(N_659),
	.B(N_263),
	.C(addr[8]),
	.D(N_2220_i),
	.Y(rdata_1_0_0_o3_0_0[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_0[31] .INIT=16'hAEAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_14[18]  (
	.A(N_2584_i_0_o2_Z),
	.B(addr[6]),
	.C(N_752),
	.D(rdata_1_i_0_a30_23_0[18]),
	.Y(rdata_1_i_0_14[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_14[18] .INIT=16'hF040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_12[18]  (
	.A(N_1502_i),
	.B(N_355),
	.C(N_1643),
	.D(N_2664_i_0),
	.Y(rdata_1_i_0_12[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_12[18] .INIT=16'h30B0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_10[18]  (
	.A(addr[5]),
	.B(N_1417_1),
	.C(N_280),
	.D(N_1602),
	.Y(rdata_1_i_0_10[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_10[18] .INIT=16'hFF08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_7[18]  (
	.A(N_1652),
	.B(N_2664_i_0),
	.C(N_261),
	.D(N_1614),
	.Y(rdata_1_i_0_7[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_7[18] .INIT=16'hFF02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_6[18]  (
	.A(N_1347_1),
	.B(N_1621_1_i_0),
	.C(N_2664_i_0),
	.D(N_1417_1),
	.Y(rdata_1_i_0_6[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_6[18] .INIT=16'h0B00;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_5[18]  (
	.A(N_1417_1),
	.B(N_1608),
	.C(addr[6]),
	.D(N_2434_1_i_i),
	.Y(rdata_1_i_0_5[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_5[18] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_3[18]  (
	.A(N_2584_i_0_o2_Z),
	.B(N_1609),
	.C(rdata_1_i_0_a30_25_1[18]),
	.D(N_321),
	.Y(rdata_1_i_0_3[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_3[18] .INIT=16'hCCDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_1[18]  (
	.A(addr[5]),
	.B(addr[10]),
	.C(N_2249_1),
	.D(N_1595),
	.Y(rdata_1_i_0_1[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_1[18] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_1_0[8]  (
	.A(addr[6]),
	.B(addr[2]),
	.C(N_2141_1),
	.D(N_668),
	.Y(rdata_1_0_0_a2_1_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1_0[8] .INIT=16'hAA20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_5_0[10]  (
	.A(N_2249_1),
	.B(N_2434_1_i_i),
	.C(N_737),
	.D(N_137_i),
	.Y(rdata_1_i_i_0_a2_5_0[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_5_0[10] .INIT=16'hAAA8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0_0[21]  (
	.A(N_286),
	.B(N_1060),
	.C(addr[8]),
	.D(N_2664_i_0),
	.Y(rdata_1_0_a16_0_0[21])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_0[21] .INIT=16'h04CC;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_0_0[26]  (
	.A(N_263),
	.B(addr[4]),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.Y(rdata_1_0_a16_0_0[26])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0_0[26] .INIT=8'h06;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_18_0[12]  (
	.A(N_2025),
	.B(N_315),
	.Y(rdata_1_0_0_a2_18_0[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_18_0[12] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_1_0[23]  (
	.A(N_2584_i_0_o2_Z),
	.B(N_1304_i_i),
	.C(N_2151_1),
	.D(N_2509_1),
	.Y(rdata_1_0_0_a21_1_0[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_1_0[23] .INIT=16'h3111;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_1_1[22]  (
	.A(N_1508_1),
	.B(N_1452),
	.C(addr[9]),
	.D(N_1518_1),
	.Y(rdata_1_0_0_a21_1_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_1_1[22] .INIT=16'hA080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_2_1[22]  (
	.A(N_387),
	.B(N_1390),
	.C(addr[7]),
	.D(N_1449),
	.Y(rdata_1_0_0_a21_2_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_2_1[22] .INIT=16'h0301;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_0_0[23]  (
	.A(N_1335_1),
	.B(N_1502_i),
	.Y(rdata_1_0_0_a21_0[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_0_0[23] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_0_0[10]  (
	.A(N_334),
	.B(addr[6]),
	.C(N_758),
	.D(rdata_1_0_0_a26_14_1_0_o2[16]),
	.Y(rdata_1_i_i_0_a2_0_0[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_0_0[10] .INIT=16'h00F4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_0_0[17]  (
	.A(addr[2]),
	.B(N_1304_i_i),
	.C(N_337),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_a20_0_0[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_0_0[17] .INIT=16'h0233;
  CFG4 \imem_rom.mem_access.rdata_1_0_0_RNO_0[9]  (
	.A(N_1606_1),
	.B(N_1428_1),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.D(N_3324),
	.Y(rdata_1_0_0_645_tz_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0_RNO_0[9] .INIT=16'h0ACE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_4[16]  (
	.A(N_2146_1),
	.B(N_86),
	.C(rdata_1_0_0_a26_4_2[16]),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1761)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_4[16] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_9[6]  (
	.A(rdata_1_0_0_a25_9_0[6]),
	.B(N_1728_i),
	.C(N_1431_1),
	.D(N_1336_2),
	.Y(N_2506)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_9[6] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_10[6]  (
	.A(addr[4]),
	.B(N_337),
	.C(N_1336_2),
	.D(rdata_1_0_0_a25_10_1[6]),
	.Y(N_2507)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_10[6] .INIT=16'hD000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_18[6]  (
	.A(N_1728_i),
	.B(N_1417_1),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_2515)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_18[6] .INIT=16'h0080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_1[6]  (
	.A(N_258),
	.B(rdata_1_0_0_a25_1_2[6]),
	.C(addr[9]),
	.D(N_2254_1),
	.Y(N_2498)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_1[6] .INIT=16'h4440;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_24[9]  (
	.A(N_1683_1),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_266),
	.D(N_1345_1),
	.Y(N_2251)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_24[9] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_4[9]  (
	.A(N_137_i),
	.B(N_340_i),
	.C(N_2271),
	.D(N_1336_2),
	.Y(N_2231)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_4[9] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_7[9]  (
	.A(addr[3]),
	.B(N_151_i),
	.C(N_286),
	.D(N_1950_1),
	.Y(N_2234)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_7[9] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_8[9]  (
	.A(N_151_i),
	.B(N_611_1),
	.C(N_2154_1),
	.D(N_286),
	.Y(N_2235)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_8[9] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_15[15]  (
	.A(N_284),
	.B(N_1507_1),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.D(N_139),
	.Y(N_1857)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_15[15] .INIT=16'h0080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_22[15]  (
	.A(N_2631),
	.B(N_2164_1),
	.C(rdata_1_0_0_a26_22_0[15]),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1864)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_22[15] .INIT=16'h8000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_22[16]  (
	.A(N_2041_1),
	.B(N_1345_1),
	.C(N_733),
	.Y(N_1779)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_22[16] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_12[16]  (
	.A(N_1345_1),
	.B(N_1729),
	.C(N_1422_2),
	.D(N_1423_1_i_0),
	.Y(N_1769)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_12[16] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_13[16]  (
	.A(N_1428_1),
	.B(N_336),
	.C(N_1517_1),
	.D(N_1613_1_i_0),
	.Y(N_1770)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_13[16] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_14[16]  (
	.A(N_2154_1),
	.B(N_289),
	.C(rdata_1_0_0_a26_14_1_0_o2[16]),
	.Y(N_1771)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_14[16] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_18[16]  (
	.A(addr[8]),
	.B(addr[7]),
	.C(N_1422_3),
	.D(N_2041_1),
	.Y(N_1775)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_18[16] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_20[16]  (
	.A(N_307),
	.B(N_316),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.D(N_2041_1),
	.Y(N_1777)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_20[16] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_6[16]  (
	.A(N_1681_2),
	.B(N_2146_1),
	.C(N_1737),
	.D(N_137_i),
	.Y(N_1763)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_6[16] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_7[16]  (
	.A(N_317),
	.B(N_1731),
	.C(N_1353_1),
	.D(N_312),
	.Y(N_1764)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_7[16] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_15[17]  (
	.A(addr[7]),
	.B(N_317),
	.C(N_337),
	.D(N_1950_1),
	.Y(N_1695)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_15[17] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_5[22]  (
	.A(N_289),
	.B(N_1422_3),
	.C(N_1422_2),
	.D(N_1422_1),
	.Y(N_1422)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_5[22] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_27[13]  (
	.A(N_356),
	.B(N_1961_2),
	.C(rdata_1_0_0_a30_27_1[13]),
	.D(N_1681_2),
	.Y(N_1961)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_27[13] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_4[11]  (
	.A(N_1345_1),
	.B(N_208),
	.C(addr[8]),
	.D(N_2478_i),
	.Y(N_705)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4[11] .INIT=16'h0200;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_9[26]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(N_139),
	.C(rdata_1_0_a16_9_0[26]),
	.Y(N_1005)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[26] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_19[4]  (
	.A(addr[8]),
	.B(addr[4]),
	.C(N_2752),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_2729)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_19[4] .INIT=16'h1000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_3[4]  (
	.A(N_623_1),
	.B(N_1926_i),
	.C(N_835),
	.Y(N_2713)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_3[4] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_5[4]  (
	.A(N_307),
	.B(addr[6]),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(N_2249_1),
	.Y(N_2715)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_5[4] .INIT=16'h0010;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_16[13]  (
	.A(N_1256),
	.B(N_1950_1),
	.C(N_1507_1),
	.Y(N_1950)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_16[13] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_18[13]  (
	.A(N_261),
	.B(rdata_1_0_0_a30_18_1[13]),
	.C(rdata_1_i_o16[18]),
	.D(N_356),
	.Y(N_1952)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_18[13] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_22[13]  (
	.A(N_1508_1),
	.B(rdata_1_0_0_a29_11_1_i_o2[5]),
	.C(N_261),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(N_1956)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_22[13] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_24[13]  (
	.A(N_1431_1),
	.B(N_3325),
	.C(N_1958_1),
	.D(N_261),
	.Y(N_1958)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_24[13] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_25[13]  (
	.A(N_2041_1),
	.B(rdata_1_0_0_21_a3[8]),
	.C(N_3325),
	.D(N_1508_1),
	.Y(N_1959)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_25[13] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30[13]  (
	.A(N_2146_1),
	.B(addr[8]),
	.C(N_1985),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1933)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30[13] .INIT=16'h1000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_5[13]  (
	.A(rdata_1_0_0_a30_5_0[13]),
	.B(N_1686_1),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.Y(N_1939)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_5[13] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_12[22]  (
	.A(N_295_i),
	.B(N_316),
	.C(N_306),
	.D(N_2151_2),
	.Y(N_1429)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_12[22] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_14[22]  (
	.A(N_1390),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(N_2133_1_i_0),
	.D(N_1431_1),
	.Y(N_1431)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_14[22] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_16[22]  (
	.A(N_1345_1),
	.B(N_1463),
	.C(addr[2]),
	.D(N_1518_1),
	.Y(N_1433)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_16[22] .INIT=16'h0800;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_1[5]  (
	.A(N_3382),
	.B(addr[10]),
	.C(rdata_1_0_0_a2_1_1[5]),
	.Y(N_474)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1[5] .INIT=8'hE0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_24[5]  (
	.A(N_137_i),
	.B(N_306),
	.C(N_3335),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_483)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_24[5] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_28[5]  (
	.A(N_295_i),
	.B(N_355),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.D(N_2044_1_i),
	.Y(N_485)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_28[5] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_10[20]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(N_785),
	.D(N_263),
	.Y(N_517)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10[20] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_12[20]  (
	.A(rdata_1_0_0_21_a3[8]),
	.B(rdata_1_0_0_a2_12_0[20]),
	.C(N_257),
	.Y(N_519)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12[20] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_22[12]  (
	.A(N_137_i),
	.B(N_306),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.D(N_261),
	.Y(N_551)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_22[12] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_12[7]  (
	.A(N_1345_1),
	.B(N_257),
	.C(N_2254_1),
	.D(dout8),
	.Y(N_571)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_12[7] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_31[7]  (
	.A(addr[4]),
	.B(N_691),
	.C(N_261),
	.D(N_696),
	.Y(N_590)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_31[7] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_10[10]  (
	.A(addr[4]),
	.B(N_255),
	.C(N_312),
	.D(rdata_1_0_a2_7_0_a2[8]),
	.Y(N_605)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_10[10] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_15[10]  (
	.A(rdata_1_0_a2_5_i_o2[5]),
	.B(N_2249_1),
	.C(rdata_1_0_0_a26_14_1_0_o2[16]),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_610)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_15[10] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_38[5]  (
	.A(addr[2]),
	.B(N_691),
	.C(N_696),
	.Y(N_3344)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_38[5] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_42[5]  (
	.A(rdata_1_0_0_21_a3[8]),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_2249_1),
	.Y(N_3348)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_42[5] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_21[20]  (
	.A(dout8),
	.B(N_677),
	.C(N_1958_1),
	.Y(N_528)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_21[20] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_3[10]  (
	.A(addr[2]),
	.B(addr[9]),
	.C(rdata_1_0_0_21_a3[8]),
	.D(N_1431_1),
	.Y(N_598)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_3[10] .INIT=16'hD000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_4[10]  (
	.A(N_1345_1),
	.B(N_785),
	.C(N_1423_1_i_0),
	.D(dout8),
	.Y(N_599)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_4[10] .INIT=16'h8808;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_14[10]  (
	.A(N_1420_1),
	.B(N_1428_1),
	.C(N_274),
	.Y(N_609)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_14[10] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_21[10]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(N_2434_1_i_i),
	.C(N_261),
	.Y(N_616)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_21[10] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_20[8]  (
	.A(addr[3]),
	.B(N_1844_1),
	.C(N_1958_1),
	.Y(N_635)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_20[8] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_23[8]  (
	.A(N_696),
	.B(N_334),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_638)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_23[8] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_34[8]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(N_1814_i_0_o2_Z),
	.C(N_732),
	.Y(N_649)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_34[8] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_9[11]  (
	.A(N_1304_i_i),
	.B(addr[8]),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(N_2465_i_0_o2_Z),
	.Y(N_710)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[11] .INIT=16'h0010;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_18[4]  (
	.A(N_307),
	.B(N_637_1),
	.C(N_388),
	.Y(N_2728)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_18[4] .INIT=8'h04;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_11[13]  (
	.A(rdata_1_0_0_a25_1_2[6]),
	.B(addr[9]),
	.C(N_1986),
	.Y(N_1945)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_11[13] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2[30]  (
	.A(addr[4]),
	.B(N_1069),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.Y(N_1111)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[30] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_10[30]  (
	.A(N_150),
	.B(N_390),
	.C(N_153),
	.Y(N_1037)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_10[30] .INIT=8'h01;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2[27]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_1207),
	.C(N_2146_1),
	.Y(N_1010)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[27] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_2[23]  (
	.A(N_1502_i),
	.B(addr[4]),
	.C(N_1422_3),
	.D(N_2584_i_0_o2_Z),
	.Y(N_1338)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_2[23] .INIT=16'h00E0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_14[23]  (
	.A(N_306),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(N_2431_1),
	.D(N_2422_1),
	.Y(N_1350)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_14[23] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_11[23]  (
	.A(N_1347_1),
	.B(N_2584_i_0_o2_Z),
	.C(N_286),
	.D(N_2154_1),
	.Y(N_1347)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_11[23] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_9[23]  (
	.A(rdata_1_0_0_a21_9_0[23]),
	.B(N_1345_1),
	.C(N_1682_1),
	.D(N_2422_1),
	.Y(N_1345)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_9[23] .INIT=16'h8880;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_1[25]  (
	.A(addr[9]),
	.B(addr[7]),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.D(N_1211),
	.Y(N_982)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1[25] .INIT=16'h9000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_17[23]  (
	.A(N_1682_1),
	.B(N_2584_i_0_o2_Z),
	.C(N_139),
	.D(N_1353_1),
	.Y(N_1353)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_17[23] .INIT=16'h0200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_2[28]  (
	.A(addr[9]),
	.B(N_286),
	.C(N_1080),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(N_1115)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[28] .INIT=16'h7000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_21[5]  (
	.A(N_677),
	.B(N_1353_1),
	.C(N_1731),
	.D(N_266),
	.Y(N_481)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_21[5] .INIT=16'h0888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_3[22]  (
	.A(N_316),
	.B(N_1518_1),
	.C(N_280),
	.D(N_1420_1),
	.Y(N_1420)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_3[22] .INIT=16'h4500;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_4[4]  (
	.A(N_337),
	.B(N_637_1),
	.C(addr[6]),
	.D(N_1398_i),
	.Y(N_2714)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_4[4] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_27[4]  (
	.A(N_337),
	.B(rdata_1_0_a2_7_0_a2[8]),
	.C(N_1304_i_i),
	.D(N_289),
	.Y(N_2737)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_27[4] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_7_tz[22]  (
	.A(N_137_i),
	.B(rdata_1_0_0_a21_17_1[22]),
	.C(N_295_i),
	.D(N_1430_1),
	.Y(rdata_1_0_0_7_tz[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_7_tz[22] .INIT=16'hECCC;
  CFG4 \imem_rom.mem_access.rdata_1_0_1_RNO[28]  (
	.A(addr[2]),
	.B(addr[5]),
	.C(N_2220_i),
	.D(N_150),
	.Y(N_2477_tz)
);
defparam \imem_rom.mem_access.rdata_1_0_1_RNO[28] .INIT=16'h3175;
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5_RNO[17]  (
	.A(addr[5]),
	.B(N_1422_1),
	.C(N_1613_1_i_0),
	.D(rdata_1_0_0_a20_3_0[17]),
	.Y(N_2043_tz)
);
defparam \imem_rom.mem_access.rdata_1_0_0_5_RNO[17] .INIT=16'hFF04;
  CFG4 \imem_rom.mem_access.rdata_1_0_0_16_RNO[6]  (
	.A(N_2467_i_0_i),
	.B(N_286),
	.C(addr[3]),
	.D(N_2476_i),
	.Y(N_2023_tz)
);
defparam \imem_rom.mem_access.rdata_1_0_0_16_RNO[6] .INIT=16'h3404;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a34_9_1_0_a2[10]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(addr[6]),
	.Y(N_1342_1)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a34_9_1_0_a2[10] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_18[22]  (
	.A(N_1335_1),
	.B(addr[6]),
	.Y(N_1462)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_18[22] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a2_5[4]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(addr[2]),
	.Y(N_2744)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a2_5[4] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a2_16[4]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(addr[4]),
	.Y(N_2756)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a2_16[4] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_11[20]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(N_677),
	.Y(N_3388)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_11[20] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o21_7[23]  (
	.A(addr[9]),
	.B(addr[5]),
	.C(N_2584_i_0_o2_Z),
	.D(N_1317),
	.Y(N_1326)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o21_7[23] .INIT=16'hCD01;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_17[6]  (
	.A(N_2154_1),
	.B(N_2584_i_0_o2_Z),
	.Y(rdata_1_0_0_a2_17[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_17[6] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_20_2[6]  (
	.A(N_1345_1),
	.B(addr[8]),
	.Y(N_2517_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_20_2[6] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_8_1[5]  (
	.A(N_1345_1),
	.B(addr[3]),
	.Y(N_477_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8_1[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_23_a3[12]  (
	.A(N_1345_1),
	.B(N_668),
	.Y(N_731)
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_a3[12] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_5_0_a2[12]  (
	.A(N_3338),
	.B(N_2154_1),
	.Y(N_1183)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_5_0_a2[12] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_3[5]  (
	.A(N_390),
	.B(addr[10]),
	.Y(rdata_1_0_a2_3[5])
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3[5] .INIT=4'h4;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_0_1[31]  (
	.A(N_390),
	.B(N_286),
	.Y(N_698_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_0_1[31] .INIT=4'h1;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_5[5]  (
	.A(N_1345_1),
	.B(N_1423_1_i_0),
	.Y(N_1423_4)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_5[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_17[5]  (
	.A(N_2154_1),
	.B(rdata_1_0_0_a29_11_1_i_o2[5]),
	.Y(N_720)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_17[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_18[5]  (
	.A(N_1345_1),
	.B(N_1430_1),
	.Y(N_722)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_18[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_2[20]  (
	.A(N_2154_1),
	.B(N_1423_1_i_0),
	.Y(N_723)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_2[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a3_0[7]  (
	.A(N_677),
	.B(N_2154_1),
	.Y(N_3390)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a3_0[7] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a20_14_2[17]  (
	.A(N_2154_1),
	.B(addr[4]),
	.Y(N_1694_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_14_2[17] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_1_1[23]  (
	.A(N_2154_1),
	.B(addr[5]),
	.Y(N_559_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_1_1[23] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_17_2[16]  (
	.A(N_1345_1),
	.B(N_289),
	.Y(N_572_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_17_2[16] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_10_0_a2[21]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(N_1204),
	.Y(N_915)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_10_0_a2[21] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_10_1_0_a2[16]  (
	.A(N_2154_1),
	.B(addr[8]),
	.Y(N_1767_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_10_1_0_a2[16] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a34_4_1_0_a2[10]  (
	.A(N_2154_1),
	.B(addr[6]),
	.Y(N_1354_1)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a34_4_1_0_a2[10] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_2[2]  (
	.A(N_1135),
	.B(addr[4]),
	.C(N_1061),
	.D(N_1136),
	.Y(N_199)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_2[2] .INIT=16'hF888;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_21[2]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(N_1759_1),
	.Y(N_1235)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_21[2] .INIT=4'h8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_9[14]  (
	.A(N_286),
	.B(N_1090),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.Y(N_774)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[14] .INIT=8'h40;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a25_2_1[6]  (
	.A(N_2154_1),
	.B(addr[3]),
	.Y(N_1854_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_2_1[6] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_a2_6[4]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(addr[4]),
	.Y(N_2745)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a2_6[4] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_20[9]  (
	.A(N_1345_1),
	.B(N_1428_1),
	.Y(N_2278)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_20[9] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_11[9]  (
	.A(N_2154_1),
	.B(N_1428_1),
	.Y(N_2269)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_11[9] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_10[9]  (
	.A(N_1950_1),
	.B(addr[6]),
	.Y(N_2268)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_10[9] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_10[13]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(N_1968),
	.Y(N_1973)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_10[13] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_2[15]  (
	.A(N_2154_1),
	.B(addr[6]),
	.Y(N_2243_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_2[15] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o20_5[17]  (
	.A(addr[7]),
	.B(N_1507_1),
	.C(N_1613_1_i_0),
	.D(N_1714),
	.Y(N_1670)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o20_5[17] .INIT=16'hFF8C;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o20_3[17]  (
	.A(addr[2]),
	.B(addr[4]),
	.C(N_1722),
	.D(N_337),
	.Y(N_1665)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o20_3[17] .INIT=16'hF8F2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_5[22]  (
	.A(N_2151_2),
	.B(addr[4]),
	.Y(N_1447)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_5[22] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_8[23]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(addr[9]),
	.Y(N_1372)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8[23] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_2_1_a2[31]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(addr[4]),
	.Y(N_1038_2)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2_1_a2[31] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_7[13]  (
	.A(addr[6]),
	.B(N_356),
	.C(N_1931),
	.D(rdata_1_0_0_21_a3[8]),
	.Y(N_1941)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_7[13] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[25]  (
	.A(N_137_i),
	.B(N_2154_1),
	.C(N_343),
	.D(N_150),
	.Y(N_980)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[25] .INIT=16'h0008;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_o30_4[4]  (
	.A(N_2705),
	.B(N_388),
	.Y(N_2706)
);
defparam \imem_rom.mem_access.rdata_1_i_i_o30_4[4] .INIT=4'hB;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_1[8]  (
	.A(N_3377),
	.B(rdata_1_0_0_a26_14_1_0_o2[16]),
	.C(N_635),
	.D(N_637_1),
	.Y(rdata_1_0_0_21_1[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_1[8] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_0[8]  (
	.A(N_1336_2),
	.B(N_258),
	.C(N_638),
	.D(N_3369),
	.Y(rdata_1_0_0_21_0[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_0[8] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_1[20]  (
	.A(rdata_1_0_0_a25_1_2[6]),
	.B(N_528),
	.C(rdata_1_0_0_a29_11_1_i_o2[5]),
	.D(N_258),
	.Y(rdata_1_0_0_27_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_1[20] .INIT=16'hCCCE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_5[10]  (
	.A(N_696),
	.B(N_599),
	.C(N_261),
	.D(N_2154_1),
	.Y(rdata_1_i_i_0_5[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_5[10] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_3[10]  (
	.A(N_611_1),
	.B(N_269),
	.C(N_1958_1),
	.D(N_598),
	.Y(rdata_1_i_i_0_3[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_3[10] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_1[10]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_609),
	.C(addr[8]),
	.D(rdata_1_i_i_0_a2_9_1[10]),
	.Y(rdata_1_i_i_0_1[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_1[10] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[14]  (
	.A(N_1060),
	.B(N_1945),
	.C(N_153),
	.D(N_2154_1),
	.Y(rdata_1_0_1[14])
);
defparam \imem_rom.mem_access.rdata_1_0_1[14] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_3[7]  (
	.A(N_696),
	.B(N_571),
	.C(addr[3]),
	.D(N_2154_1),
	.Y(rdata_1_i_i_0_3[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_3[7] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_2[7]  (
	.A(N_733),
	.B(addr[4]),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.D(rdata_1_i_i_0_a2_11_0[7]),
	.Y(rdata_1_i_i_0_2[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_2[7] .INIT=16'hF020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_1[7]  (
	.A(N_680),
	.B(N_1958_1),
	.C(addr[4]),
	.D(rdata_1_i_i_0_a2_16_0[7]),
	.Y(rdata_1_i_i_0_1[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_1[7] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_0[7]  (
	.A(N_696),
	.B(N_274),
	.C(N_2151_2),
	.D(N_590),
	.Y(rdata_1_i_i_0_0[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_0[7] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_5[5]  (
	.A(N_2044_1_i),
	.B(rdata_1_0_0_a2_34_0[5]),
	.C(rdata_1_0_0_a2_44_0[5]),
	.D(N_2154_1),
	.Y(rdata_1_0_0_26_5[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_5[5] .INIT=16'hF400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_4[5]  (
	.A(rdata_1_0_0_a2_29_1[5]),
	.B(rdata_1_0_a2_7_0_a2[8]),
	.C(N_1345_1),
	.D(rdata_1_0_0_a2_18_1[5]),
	.Y(rdata_1_0_0_26_4[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_4[5] .INIT=16'hF888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_3[5]  (
	.A(N_278),
	.B(N_3348),
	.C(N_1336_2),
	.D(N_696),
	.Y(rdata_1_0_0_26_3[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_3[5] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_2[5]  (
	.A(N_1420_1),
	.B(N_481),
	.C(N_356),
	.D(N_1431_1),
	.Y(rdata_1_0_0_26_2[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_2[5] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[2]  (
	.A(N_1345_1),
	.B(rdata_1_0_a16_2_1[2]),
	.C(N_1174),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(rdata_1_0_0[2])
);
defparam \imem_rom.mem_access.rdata_1_0_0[2] .INIT=16'hF888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_6[16]  (
	.A(rdata_1_0_0_a26_1_1[16]),
	.B(N_2154_1),
	.C(N_1728_i),
	.D(rdata_1_0_0_a26_3_1[16]),
	.Y(rdata_1_0_0_6[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_6[16] .INIT=16'hC888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[16]  (
	.A(N_2154_1),
	.B(N_1100),
	.C(N_336),
	.D(rdata_1_0_0_a26_15_1[16]),
	.Y(rdata_1_0_0_5[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[16] .INIT=16'hAA80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[25]  (
	.A(rdata_1_i_a2_5_RNI7UDD[7]),
	.B(N_1079),
	.C(N_982),
	.D(rdata_1_0_a2_7_0_a2[8]),
	.Y(rdata_1_0_0[25])
);
defparam \imem_rom.mem_access.rdata_1_0_0[25] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_1[12]  (
	.A(rdata_1_0_0_a2_9_0[12]),
	.B(N_1345_1),
	.C(N_1844_1),
	.D(N_519),
	.Y(rdata_1_0_0_23_1[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_1[12] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_0[12]  (
	.A(N_1958_1),
	.B(N_551),
	.C(N_261),
	.D(N_3378),
	.Y(rdata_1_0_0_23_0[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_0[12] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[6]  (
	.A(addr[4]),
	.B(N_1345_1),
	.C(N_1135),
	.D(rdata_1_0_0_a25_14_1[6]),
	.Y(rdata_1_0_0_3[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[6] .INIT=16'hCC40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[6]  (
	.A(N_286),
	.B(addr[3]),
	.C(N_2515),
	.D(rdata_1_0_0_a25_22_1[6]),
	.Y(rdata_1_0_0_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[6] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[9]  (
	.A(N_1345_1),
	.B(N_2249_1),
	.C(N_2234),
	.D(N_628_1),
	.Y(rdata_1_0_0_1[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[9] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_0[9]  (
	.A(N_1422_1),
	.B(N_307),
	.C(N_2231),
	.D(N_1422_3),
	.Y(rdata_1_0_0_0[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_0[9] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_4[15]  (
	.A(N_1855),
	.B(N_1831),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.D(N_1844_1),
	.Y(rdata_1_0_0_4[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_4[15] .INIT=16'hEAAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[15]  (
	.A(rdata_1_0_0_a26_21_1[15]),
	.B(rdata_1_0_a2_7_0_a2[8]),
	.C(rdata_1_0_0_a26_10_0[15]),
	.D(N_1508_1),
	.Y(rdata_1_0_0_3[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[15] .INIT=16'hC888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_5[4]  (
	.A(addr[9]),
	.B(addr[8]),
	.C(rdata_1_i_i_a30_12_0[4]),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(rdata_1_i_i_5[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_5[4] .INIT=16'hF100;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_3[4]  (
	.A(N_307),
	.B(N_2631),
	.C(N_2714),
	.D(N_1353_1),
	.Y(rdata_1_i_i_3[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_3[4] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_1[4]  (
	.A(N_2694),
	.B(N_3325),
	.C(N_2713),
	.D(N_1756_1),
	.Y(rdata_1_i_i_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_1[4] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0[4]  (
	.A(N_2631),
	.B(N_289),
	.C(rdata_1_i_i_a30_2_1[4]),
	.D(N_2729),
	.Y(rdata_1_i_i_0[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0[4] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[11]  (
	.A(N_1100),
	.B(N_705),
	.C(N_150),
	.D(N_2154_1),
	.Y(rdata_1_0_1[11])
);
defparam \imem_rom.mem_access.rdata_1_0_1[11] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[13]  (
	.A(N_1304_i_i),
	.B(N_835),
	.C(rdata_1_0_0_21_a3[8]),
	.D(rdata_1_0_0_a30_20_0[13]),
	.Y(rdata_1_0_0_5[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[13] .INIT=16'hF040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[13]  (
	.A(rdata_1_0_0_a30_2_1[13]),
	.B(rdata_1_0_0_a25_1_2[6]),
	.C(N_1431_1),
	.D(rdata_1_0_0_a30_12_0[13]),
	.Y(rdata_1_0_0_3[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[13] .INIT=16'hC888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[13]  (
	.A(rdata_1_0_0_a30_10_1[13]),
	.B(rdata_1_0_0_a30_12_0[13]),
	.C(rdata_1_0_0_a2_0_a2[5]),
	.D(N_1986),
	.Y(rdata_1_0_0_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[13] .INIT=16'hE0A0;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_0_20[18]  (
	.A(N_1627),
	.B(N_1607),
	.C(rdata_1_i_0_12[18]),
	.Y(rdata_1_i_0_20[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_20[18] .INIT=8'hFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_17[18]  (
	.A(rdata_1_i_0_6[18]),
	.B(N_1507_1),
	.C(N_752),
	.D(N_1610_2),
	.Y(rdata_1_i_0_17[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_17[18] .INIT=16'hEAAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_16[18]  (
	.A(N_1616),
	.B(rdata_1_i_0_5[18]),
	.C(rdata_1_i_o16[18]),
	.D(N_1620),
	.Y(rdata_1_i_0_16[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_16[18] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_15[18]  (
	.A(N_1606),
	.B(rdata_1_i_0_3[18]),
	.C(N_261),
	.D(rdata_1_i_0_a30_12_0[18]),
	.Y(rdata_1_i_0_15[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_15[18] .INIT=16'hEFEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_13[18]  (
	.A(N_2151_1),
	.B(addr[8]),
	.C(rdata_1_i_0_1[18]),
	.D(rdata_1_i_0_a30_0_1[18]),
	.Y(rdata_1_i_0_13[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_13[18] .INIT=16'hFBF0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_0_0[27]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(N_659),
	.C(N_258),
	.D(rdata_1_0_a2_4_1[27]),
	.Y(rdata_1_0_o2_0[27])
);
defparam \imem_rom.mem_access.rdata_1_0_o2_0_0[27] .INIT=16'hAA80;
  CFG3 \imem_rom.mem_access.rdata_1_0_0_5_RNO[9]  (
	.A(N_2254_1),
	.B(N_2272),
	.C(rdata_1_0_0_645_tz_0),
	.Y(N_2077_tz)
);
defparam \imem_rom.mem_access.rdata_1_0_0_5_RNO[9] .INIT=8'hF8;
// @36:108
  CFG4 \bus_feedback.rden_2  (
	.A(rden_2_16),
	.B(rden_2_15),
	.C(stb_9),
	.D(rden_2_9),
	.Y(rden_2)
);
defparam \bus_feedback.rden_2 .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_4[15]  (
	.A(N_1423_1_i_0),
	.B(addr[8]),
	.C(N_2243_1),
	.D(rdata_1_0_a16_1_0[30]),
	.Y(N_1846)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_4[15] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_6[15]  (
	.A(N_2509_1),
	.B(rdata_1_0_0_a26_6_0[15]),
	.C(N_1354_1),
	.D(N_354),
	.Y(N_1848)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_6[15] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_12[6]  (
	.A(N_1423_1_i_0),
	.B(N_2154_1),
	.C(N_1318_i),
	.D(N_2509_1),
	.Y(N_2509)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_12[6] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25[6]  (
	.A(N_1423_1_i_0),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_334),
	.D(N_477_1),
	.Y(N_2496)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25[6] .INIT=16'h2300;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_2[6]  (
	.A(addr[7]),
	.B(N_317),
	.C(N_284),
	.D(N_1854_1),
	.Y(N_2499)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_2[6] .INIT=16'h2300;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_4[6]  (
	.A(addr[5]),
	.B(N_2467_i_0_i),
	.C(N_1613_1_i_0),
	.D(N_2501_2),
	.Y(N_2501)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_4[6] .INIT=16'h0600;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a25_6[6]  (
	.A(N_139),
	.B(N_1423_4),
	.C(N_1304_i_i),
	.D(N_284),
	.Y(N_2503)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a25_6[6] .INIT=16'h004C;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_28[9]  (
	.A(addr[8]),
	.B(N_1683_1),
	.C(N_1345_1),
	.D(N_2272),
	.Y(N_2255)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_28[9] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_6[9]  (
	.A(N_151_i),
	.B(addr[8]),
	.C(N_1345_1),
	.D(N_2041_1),
	.Y(N_2233)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_6[9] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_12[15]  (
	.A(N_1508_1),
	.B(N_1854_1),
	.C(N_1811_i),
	.Y(N_1854)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_12[15] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_16[15]  (
	.A(N_86),
	.B(N_337),
	.C(N_2243_1),
	.Y(N_1858)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_16[15] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a26_17[15]  (
	.A(N_1688_1),
	.B(N_2164_1),
	.C(N_2243_1),
	.Y(N_1859)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_17[15] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_0[15]  (
	.A(N_1833),
	.B(rdata_1_0_0_a2_0_a2[5]),
	.C(N_2631),
	.D(N_289),
	.Y(N_1842)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_0[15] .INIT=16'h0080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_5[15]  (
	.A(N_298),
	.B(addr[7]),
	.C(N_1354_1),
	.D(N_2509_1),
	.Y(N_1847)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_5[15] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_7[15]  (
	.A(N_2281),
	.B(N_2243_1),
	.C(N_86),
	.D(N_2465_i_0_o2_Z),
	.Y(N_1849)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_7[15] .INIT=16'h0888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_9[15]  (
	.A(addr[3]),
	.B(N_1820_i),
	.C(N_284),
	.D(N_2243_1),
	.Y(N_1851)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_9[15] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26[16]  (
	.A(N_387),
	.B(N_316),
	.C(N_1756_1),
	.D(N_1797),
	.Y(N_1756)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26[16] .INIT=16'h3010;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_5[17]  (
	.A(N_1318_i),
	.B(N_2431_1),
	.C(N_2154_1),
	.D(N_258),
	.Y(N_1685)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_5[17] .INIT=16'h0080;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_9[17]  (
	.A(N_2218_i),
	.B(N_2164_1),
	.C(N_1689_1),
	.Y(N_1689)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_9[17] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_12[17]  (
	.A(N_286),
	.B(N_1345_1),
	.C(addr[6]),
	.D(N_2431_1),
	.Y(N_1692)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_12[17] .INIT=16'h0400;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_14[17]  (
	.A(N_1694_2),
	.B(N_145),
	.C(N_1722),
	.Y(N_1694)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_14[17] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a20_16[17]  (
	.A(N_2501_2),
	.B(N_266),
	.C(N_2465_i_0_o2_Z),
	.Y(N_1696)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_16[17] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a20_1[17]  (
	.A(N_1652),
	.B(N_356),
	.C(N_1665),
	.D(N_1681_2),
	.Y(N_1681)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a20_1[17] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0[27]  (
	.A(N_215),
	.B(N_2497_2),
	.C(addr[5]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_1008)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[27] .INIT=16'h0004;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_a30_9[4]  (
	.A(N_2133_1_i_0),
	.B(addr[6]),
	.C(N_2745),
	.D(rdata_1_i_i_a30_9_1[4]),
	.Y(N_2719)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_9[4] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_17[4]  (
	.A(addr[8]),
	.B(N_2727_1),
	.C(N_2756),
	.Y(N_2727)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_17[4] .INIT=8'h40;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_a30_24[4]  (
	.A(N_317),
	.B(N_337),
	.C(N_2734_2),
	.Y(N_2734)
);
defparam \imem_rom.mem_access.rdata_1_i_i_a30_24[4] .INIT=8'h10;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_26[13]  (
	.A(N_2044_1_i),
	.B(addr[3]),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(rdata_1_0_0_a30_23_0[13]),
	.Y(N_1960)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_26[13] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_15[13]  (
	.A(N_1973),
	.B(N_1508_1),
	.C(N_2220_i),
	.Y(N_1949)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_15[13] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a30_4[13]  (
	.A(N_334),
	.B(N_1973),
	.C(N_1926_i),
	.Y(N_1938)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_4[13] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a30_9[13]  (
	.A(N_2041_1),
	.B(addr[3]),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(rdata_1_0_0_a30_8_0[13]),
	.Y(N_1943)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a30_9[13] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_18[22]  (
	.A(N_280),
	.B(addr[8]),
	.C(N_1447),
	.D(N_1463),
	.Y(N_1435)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_18[22] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21[22]  (
	.A(addr[8]),
	.B(N_316),
	.C(N_1408),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1416)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21[22] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_6[22]  (
	.A(addr[4]),
	.B(addr[2]),
	.C(N_1518_1),
	.D(N_1423_4),
	.Y(N_1423)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_6[22] .INIT=16'h9000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_4[21]  (
	.A(N_1689_1),
	.B(N_1062),
	.C(addr[2]),
	.D(N_2664_i_0),
	.Y(N_909)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4[21] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[19]  (
	.A(N_321),
	.B(N_86),
	.C(N_1689_1),
	.D(N_1759_1),
	.Y(N_873)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[19] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0[19]  (
	.A(N_236_i),
	.B(addr[4]),
	.C(N_1092),
	.D(N_1345_1),
	.Y(N_874)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[19] .INIT=16'h8000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_1[19]  (
	.A(addr[6]),
	.B(N_337),
	.C(N_215),
	.D(N_1689_1),
	.Y(N_875)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1[19] .INIT=16'h1000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_8[5]  (
	.A(N_477_1),
	.B(N_336),
	.C(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_477)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8[5] .INIT=8'h08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_14[12]  (
	.A(N_258),
	.B(N_722),
	.C(addr[6]),
	.D(rdata_1_0_0_a29_11_1_i_o2[5]),
	.Y(N_544)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_14[12] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_21[12]  (
	.A(N_258),
	.B(N_670),
	.C(addr[6]),
	.D(N_1423_1_i_0),
	.Y(N_550)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_21[12] .INIT=16'h0040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_0[7]  (
	.A(N_261),
	.B(N_137_i),
	.C(N_559_1),
	.D(N_1844_1),
	.Y(N_559)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_0[7] .INIT=16'h5040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_6[7]  (
	.A(N_289),
	.B(addr[6]),
	.C(N_1694_2),
	.D(rdata_1_0_0_a26_14_1_0_o2[16]),
	.Y(N_565)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_6[7] .INIT=16'h0080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_7[7]  (
	.A(N_279_i),
	.B(addr[4]),
	.C(N_719),
	.D(N_1336_2),
	.Y(N_3363)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_7[7] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_10[7]  (
	.A(addr[8]),
	.B(N_1423_1_i_0),
	.C(N_258),
	.D(N_1694_2),
	.Y(N_569)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_10[7] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_18[7]  (
	.A(addr[2]),
	.B(addr[6]),
	.C(N_1694_2),
	.D(N_1430_1),
	.Y(N_577)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_18[7] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_17[8]  (
	.A(addr[4]),
	.B(N_255),
	.C(N_691),
	.D(N_719),
	.Y(N_632)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_17[8] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o16_0_a2[31]  (
	.A(N_680),
	.B(N_2154_1),
	.C(rdata_1_0_o2_1[20]),
	.Y(N_448)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_a2[31] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_22[5]  (
	.A(N_389),
	.B(N_739),
	.C(rdata_1_0_0_a3_10[5]),
	.D(N_1814_i_0_o2_Z),
	.Y(N_482)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_22[5] .INIT=16'h8000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_32[5]  (
	.A(N_670),
	.B(N_2145_1),
	.C(N_266),
	.Y(N_3341)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_32[5] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_33[5]  (
	.A(N_263),
	.B(N_720),
	.C(N_266),
	.Y(N_489)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_33[5] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_1[12]  (
	.A(N_732),
	.B(N_306),
	.C(N_1689_1),
	.Y(N_536)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_1[12] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_24[7]  (
	.A(N_677),
	.B(N_255),
	.C(rdata_1_0_0_a3_10[5]),
	.Y(N_583)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_24[7] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2_7[10]  (
	.A(addr[3]),
	.B(N_691),
	.C(N_257),
	.D(N_719),
	.Y(N_602)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_7[10] .INIT=16'h4C00;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_22[10]  (
	.A(N_1423_4),
	.B(addr[3]),
	.C(rdata_1_0_0_a29_11_1_i_o2[5]),
	.Y(N_617)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_22[10] .INIT=8'h08;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_26[8]  (
	.A(N_137_i),
	.B(N_258),
	.C(N_1689_1),
	.Y(N_641)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_26[8] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_29[8]  (
	.A(N_255),
	.B(N_670),
	.C(N_3377),
	.Y(N_644)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_29[8] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_13[14]  (
	.A(N_286),
	.B(N_1689_1),
	.C(addr[3]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_778)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_13[14] .INIT=16'h0004;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_12[11]  (
	.A(N_1062),
	.B(N_153),
	.C(rdata_1_0_0_a3_10[5]),
	.Y(N_713)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_12[11] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_6[27]  (
	.A(N_150),
	.B(N_354),
	.C(rdata_1_0_a2_3[5]),
	.Y(N_1014)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_6[27] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2[11]  (
	.A(N_1080),
	.B(addr[2]),
	.C(N_2497_2),
	.Y(N_1093)
);
defparam \imem_rom.mem_access.rdata_1_0_a2[11] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_2[27]  (
	.A(rdata_1_0_o2_3_0[27]),
	.B(N_1079),
	.C(N_1759_1),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1047)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[27] .INIT=16'hE000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2[30]  (
	.A(N_387),
	.B(N_2734_2),
	.C(N_2218_i),
	.Y(N_1029)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[30] .INIT=8'h04;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_3[30]  (
	.A(N_1183),
	.B(N_151_i),
	.C(N_1759_1),
	.Y(N_1030)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3[30] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_1[26]  (
	.A(addr[8]),
	.B(N_354),
	.C(N_1060),
	.D(N_1209),
	.Y(N_997)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_1[26] .INIT=16'h1000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[24]  (
	.A(N_1689_1),
	.B(N_1431_1),
	.C(N_1061),
	.D(N_1348_1),
	.Y(N_968)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[24] .INIT=16'hA080;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_19[20]  (
	.A(N_1080),
	.B(N_286),
	.C(N_1689_1),
	.Y(N_901)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_19[20] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_11[2]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_1059),
	.C(N_1431_1),
	.Y(N_504)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_11[2] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_2[9]  (
	.A(N_3324),
	.B(N_1683_1),
	.C(N_628_1),
	.D(N_2154_1),
	.Y(N_2229)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_2[9] .INIT=16'h5400;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_13[21]  (
	.A(N_1080),
	.B(addr[2]),
	.C(rdata_1_0_0_a3_10[5]),
	.Y(N_918)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_13[21] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_8[21]  (
	.A(N_153),
	.B(N_1689_1),
	.C(N_1431_1),
	.Y(N_913)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_8[21] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_6[5]  (
	.A(N_1430_1),
	.B(addr[8]),
	.C(N_1354_1),
	.D(N_2044_1_i),
	.Y(N_476)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_6[5] .INIT=16'h8020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a3_6[31]  (
	.A(N_286),
	.B(rdata_1_i_a2_5_RNI7UDD[7]),
	.C(N_1844_1),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(N_3371)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_6[31] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a21_12[23]  (
	.A(N_286),
	.B(N_1348_1),
	.C(N_1372),
	.Y(N_1348)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_12[23] .INIT=8'h40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_6[23]  (
	.A(N_2044_1_i),
	.B(N_2664_i_0),
	.C(N_1342_1),
	.D(N_139),
	.Y(N_1342)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_6[23] .INIT=16'h2000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_9[3]  (
	.A(addr[3]),
	.B(N_2497_2),
	.C(addr[8]),
	.Y(N_1112)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_9[3] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_5[30]  (
	.A(N_1061),
	.B(addr[6]),
	.C(N_2734_2),
	.Y(N_1032)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_5[30] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_6[26]  (
	.A(N_1078),
	.B(N_150),
	.C(rdata_1_0_0_a3_10[5]),
	.Y(N_1002)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_6[26] .INIT=8'h20;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_4[31]  (
	.A(N_1081),
	.B(rdata_1_0_0_a3_10[5]),
	.C(N_1061),
	.Y(N_1043)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4[31] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_2[24]  (
	.A(N_139),
	.B(N_151_i),
	.C(N_3338),
	.D(N_1345_1),
	.Y(N_971)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[24] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a21_18[23]  (
	.A(N_2041_1),
	.B(N_1354_1),
	.C(N_1430_1),
	.D(N_1390),
	.Y(N_1354)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_18[23] .INIT=16'h0080;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a2_0[28]  (
	.A(N_2497_2),
	.B(N_263),
	.C(N_1214),
	.Y(N_1160)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0[28] .INIT=8'h80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_3[28]  (
	.A(rdata_1_0_a2_5_i_o2[5]),
	.B(addr[2]),
	.C(N_257),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(N_1132)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3[28] .INIT=16'h0400;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_19[20]  (
	.A(rdata_1_0_0_a2_36_0[8]),
	.B(N_723),
	.Y(N_526)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_19[20] .INIT=4'h8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_1[22]  (
	.A(rdata_1_0_0_a21_9_1[22]),
	.B(N_1335_1),
	.C(rdata_1_0_0_a21_4_1[22]),
	.Y(rdata_1_0_0_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[22] .INIT=8'hC8;
  CFG4 \imem_rom.mem_access.rdata_1_0_1_RNO[30]  (
	.A(N_150),
	.B(N_1204),
	.C(N_1078),
	.D(rdata_1_0_a2_7_0_a2[8]),
	.Y(rdata_1_0_1_RNO[30])
);
defparam \imem_rom.mem_access.rdata_1_0_1_RNO[30] .INIT=16'hEC00;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_16_0_a2[2]  (
	.A(N_2497_2),
	.B(N_2465_i_0_o2_Z),
	.Y(N_1103)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_16_0_a2[2] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_3_i[3]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_139),
	.Y(N_83)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3_i[3] .INIT=4'hD;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_1[12]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_2465_i_0_o2_Z),
	.Y(N_1077)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1[12] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_1[3]  (
	.A(N_2734_2),
	.B(N_137_i),
	.Y(N_1084)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1[3] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_14[2]  (
	.A(N_2734_2),
	.B(N_2465_i_0_o2_Z),
	.Y(N_1098)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_14[2] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_1[6]  (
	.A(N_2734_2),
	.B(N_286),
	.Y(N_1184)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1[6] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_4[9]  (
	.A(N_2734_2),
	.B(addr[3]),
	.Y(N_1222)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_4[9] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_22[2]  (
	.A(N_2734_2),
	.B(N_153),
	.Y(N_1278)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_22[2] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_8[20]  (
	.A(N_2734_2),
	.B(N_255),
	.Y(N_734)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_8[20] .INIT=4'h2;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_9[12]  (
	.A(N_1374),
	.B(rdata_1_0_a2_3[5]),
	.C(N_1164),
	.Y(N_727)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[12] .INIT=8'hC8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_2[6]  (
	.A(rdata_1_0_a2_3[5]),
	.B(addr[2]),
	.Y(N_1187)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[6] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_14[20]  (
	.A(N_3388),
	.B(N_286),
	.Y(N_521)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_14[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_11[5]  (
	.A(N_2497_2),
	.B(addr[5]),
	.Y(N_3368)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_11[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_3[20]  (
	.A(N_670),
	.B(N_137_i),
	.Y(N_724)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_3[20] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_4[20]  (
	.A(N_2497_2),
	.B(N_255),
	.Y(N_725)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_4[20] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_10[20]  (
	.A(N_670),
	.B(N_668),
	.Y(N_736)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_10[20] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_24[5]  (
	.A(N_2497_2),
	.B(addr[4]),
	.Y(N_3384)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_24[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_9[31]  (
	.A(N_733),
	.B(rdata_1_0_0_a3_10[5]),
	.Y(N_3385)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_9[31] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_3[12]  (
	.A(N_1694_2),
	.B(N_668),
	.Y(N_3386)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_3[12] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_25[5]  (
	.A(N_670),
	.B(N_284),
	.Y(N_3387)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_25[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a3_4[12]  (
	.A(N_1694_2),
	.B(N_1428_1),
	.Y(N_3389)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_4[12] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_i_i_0_a3_3[10]  (
	.A(N_1689_1),
	.B(N_1814_i_0_o2_Z),
	.Y(N_786)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a3_3[10] .INIT=4'h8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_27_o2[20]  (
	.A(N_137_i),
	.B(N_2501_2),
	.C(N_691),
	.Y(N_275)
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_o2[20] .INIT=8'hEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_27[8]  (
	.A(N_255),
	.B(addr[4]),
	.C(N_719),
	.D(N_1336_2),
	.Y(N_642)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_27[8] .INIT=16'h4000;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_25_1[5]  (
	.A(N_2497_2),
	.B(N_137_i),
	.Y(N_3340_1)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_25_1[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_4_0_a2[27]  (
	.A(N_1264),
	.B(N_1689_1),
	.Y(rdata_1_0_a16_4_0_a2[27])
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4_0_a2[27] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a21_15_2_0_a2[23]  (
	.A(N_1694_2),
	.B(addr[5]),
	.Y(N_1351_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a21_15_2_0_a2[23] .INIT=4'h8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a3_18[13]  (
	.A(addr[2]),
	.B(rdata_1_0_0_21_a3[8]),
	.C(addr[4]),
	.Y(N_1981)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a3_18[13] .INIT=8'h80;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_2[14]  (
	.A(N_1689_1),
	.B(N_153),
	.Y(N_1281)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[14] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_2[21]  (
	.A(N_1689_1),
	.B(N_158),
	.Y(N_1227)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[21] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_6[3]  (
	.A(N_1059),
	.B(N_1689_1),
	.Y(N_1225)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_6[3] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_0[5]  (
	.A(N_1092),
	.B(N_2497_2),
	.Y(N_1182)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_0[5] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_4[3]  (
	.A(N_1095),
	.B(N_2734_2),
	.C(N_1138),
	.D(N_1059),
	.Y(N_1141)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_4[3] .INIT=16'hC8C0;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_10[5]  (
	.A(N_1689_1),
	.B(N_137_i),
	.Y(N_1140)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_10[5] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_2[8]  (
	.A(N_1689_1),
	.B(addr[8]),
	.Y(N_1113)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_2[8] .INIT=4'h8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_4[5]  (
	.A(N_2734_2),
	.B(addr[8]),
	.Y(N_1076)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_4[5] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_3[27]  (
	.A(N_1204),
	.B(N_1078),
	.C(addr[3]),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1048)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_3[27] .INIT=16'hEA00;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2[14]  (
	.A(N_1137),
	.B(rdata_1_0_a2_3[5]),
	.C(N_1107),
	.Y(N_767)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[14] .INIT=8'hC8;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a16_12[2]  (
	.A(N_1235),
	.B(N_1100),
	.Y(N_505)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_12[2] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[2]  (
	.A(N_1090),
	.B(N_1207),
	.C(N_286),
	.D(N_1689_1),
	.Y(N_492)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[2] .INIT=16'hCE00;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a26_9_2[16]  (
	.A(N_2517_2),
	.B(N_2041_1),
	.Y(N_1766_2)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_9_2[16] .INIT=4'h8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31_0[9]  (
	.A(N_1422_1),
	.B(addr[2]),
	.C(N_2269),
	.D(N_2281),
	.Y(N_2227)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31_0[9] .INIT=16'hE020;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[5]  (
	.A(N_2497_2),
	.B(addr[6]),
	.Y(N_1108)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_7_0_a2[5] .INIT=4'h2;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_a2_1_0_a2[8]  (
	.A(N_2497_2),
	.B(addr[8]),
	.Y(N_1085)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_1_0_a2[8] .INIT=4'h2;
// @36:60
  CFG4 \rdata_RNO[0]  (
	.A(addr[10]),
	.B(N_2146_1),
	.C(N_137_i),
	.D(rdata_1_i_o16_0[0]),
	.Y(N_241_i)
);
defparam \rdata_RNO[0] .INIT=16'h00D5;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[6]  (
	.A(rdata_1_0_0_a25_16_1[6]),
	.B(N_2154_1),
	.C(rdata_1_0_0_a25_3_0[6]),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_5[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[6] .INIT=16'h88C8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[23]  (
	.A(N_1320),
	.B(N_1422_3),
	.C(addr[8]),
	.D(rdata_1_0_0_a21_8_1[23]),
	.Y(rdata_1_0_0_1[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[23] .INIT=16'hCC40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[17]  (
	.A(rdata_1_0_0_a20_2_0[17]),
	.B(N_1950_1),
	.C(N_139),
	.D(rdata_1_0_0_a20_10_0[17]),
	.Y(rdata_1_0_0_3[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[17] .INIT=16'h8C88;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26[15]  (
	.A(rdata_1_0_0_a29_11_1_i_o2[5]),
	.B(N_2631),
	.C(N_1840),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(N_1841)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26[15] .INIT=16'h0400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_11[8]  (
	.A(N_641),
	.B(N_1694_2),
	.C(N_1430_1),
	.D(N_755),
	.Y(rdata_1_0_0_21_11[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_11[8] .INIT=16'hEAAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_9[8]  (
	.A(addr[4]),
	.B(N_307),
	.C(N_644),
	.D(N_1423_4),
	.Y(rdata_1_0_0_21_9[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_9[8] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_8[8]  (
	.A(N_758),
	.B(rdata_1_0_0_a2_19_0[8]),
	.C(N_720),
	.D(N_1423_4),
	.Y(rdata_1_0_0_21_8[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_8[8] .INIT=16'hEAC0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_6[8]  (
	.A(addr[3]),
	.B(N_263),
	.C(N_633),
	.D(N_3388),
	.Y(rdata_1_0_0_21_6[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_6[8] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_5[8]  (
	.A(rdata_1_0_0_a2_3_1[8]),
	.B(rdata_1_0_0_21_a3[8]),
	.C(N_649),
	.D(N_642),
	.Y(rdata_1_0_0_21_5[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_5[8] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_4[8]  (
	.A(N_278),
	.B(rdata_1_0_0_21_1[8]),
	.C(N_1345_1),
	.D(N_628_1),
	.Y(rdata_1_0_0_21_4[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_4[8] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_9[20]  (
	.A(N_2497_2),
	.B(N_2734_2),
	.C(rdata_1_0_0_a2_20_0[20]),
	.D(rdata_1_0_0_27_a2_0[20]),
	.Y(rdata_1_0_0_27_9[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_9[20] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_8[20]  (
	.A(rdata_1_0_0_a2_25_0_0[20]),
	.B(N_1694_2),
	.C(N_284),
	.D(rdata_1_0_0_a2_28_0[8]),
	.Y(rdata_1_0_0_27_8[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_8[20] .INIT=16'hC888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_7[20]  (
	.A(N_732),
	.B(N_1694_2),
	.C(addr[7]),
	.D(rdata_1_0_0_a2_3_1[20]),
	.Y(rdata_1_0_0_27_7[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_7[20] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_6[20]  (
	.A(rdata_1_0_0_a2_1_1[20]),
	.B(N_2249_1),
	.C(N_733),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(rdata_1_0_0_27_6[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_6[20] .INIT=16'hEA00;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_4[20]  (
	.A(N_722),
	.B(N_521),
	.C(N_261),
	.D(N_1844_1),
	.Y(rdata_1_0_0_27_4[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_4[20] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_3[20]  (
	.A(N_278),
	.B(rdata_1_0_0_27_1[20]),
	.C(N_691),
	.D(N_3369),
	.Y(rdata_1_0_0_27_3[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_3[20] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_2[20]  (
	.A(rdata_1_0_0_a25_1_2[6]),
	.B(rdata_1_0_0_a2_4_1[20]),
	.C(N_519),
	.D(N_517),
	.Y(rdata_1_0_0_27_2[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_2[20] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_17[10]  (
	.A(N_307),
	.B(N_1304_i_i),
	.C(N_2497_2),
	.D(rdata_1_i_i_0_a2_5_0[10]),
	.Y(rdata_1_i_i_0_17[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_17[10] .INIT=16'hF040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_15[10]  (
	.A(rdata_1_i_i_0_a2_12_0[10]),
	.B(N_670),
	.C(N_1731),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(rdata_1_i_i_0_15[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_15[10] .INIT=16'h8C88;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_14[10]  (
	.A(N_289),
	.B(addr[3]),
	.C(N_617),
	.D(N_723),
	.Y(rdata_1_i_i_0_14[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_14[10] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_9[10]  (
	.A(rdata_1_i_i_0_a2_8_0[10]),
	.B(rdata_1_i_i_0_a2_29_0[7]),
	.C(N_1958_1),
	.D(rdata_1_i_i_0_3[10]),
	.Y(rdata_1_i_i_0_9[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_9[10] .INIT=16'hFFE0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_7[10]  (
	.A(N_1517_1),
	.B(N_610),
	.C(N_915),
	.D(rdata_1_i_i_0_a2_13_0[10]),
	.Y(rdata_1_i_i_0_7[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_7[10] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[14]  (
	.A(N_2044_1_i),
	.B(N_2478_i),
	.C(rdata_1_0_0_a2_17[6]),
	.D(N_778),
	.Y(rdata_1_0_4[14])
);
defparam \imem_rom.mem_access.rdata_1_0_4[14] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[14]  (
	.A(rdata_1_0_a2_8_0_a2[12]),
	.B(N_1171),
	.C(N_767),
	.D(N_774),
	.Y(rdata_1_0_2[14])
);
defparam \imem_rom.mem_access.rdata_1_0_2[14] .INIT=16'hFFF8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_0[31]  (
	.A(N_661),
	.B(N_1374),
	.C(N_390),
	.Y(rdata_1_0_0_0[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_0[31] .INIT=8'hAE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_13[7]  (
	.A(N_321),
	.B(N_289),
	.C(rdata_1_0_0_a3_10[5]),
	.D(N_569),
	.Y(rdata_1_i_i_0_13[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_13[7] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_12[7]  (
	.A(N_670),
	.B(addr[8]),
	.C(N_583),
	.D(N_3379),
	.Y(rdata_1_i_i_0_12[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_12[7] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_10[7]  (
	.A(N_1613_1_i_0),
	.B(addr[8]),
	.C(N_723),
	.D(rdata_1_i_i_0_a2_23_0[7]),
	.Y(rdata_1_i_i_0_10[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_10[7] .INIT=16'hF040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_7[7]  (
	.A(N_1345_1),
	.B(N_139),
	.C(N_572),
	.D(N_3377),
	.Y(rdata_1_i_i_0_7[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_7[7] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_4[7]  (
	.A(N_329),
	.B(N_2254_1),
	.C(rdata_1_i_i_0_0[7]),
	.D(rdata_1_0_a2_8_0_a2[12]),
	.Y(rdata_1_i_i_0_4[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_4[7] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_13[5]  (
	.A(N_3341),
	.B(N_1423_4),
	.C(N_1428_1),
	.D(N_2249_1),
	.Y(rdata_1_0_0_26_13[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_13[5] .INIT=16'hEAAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_12[5]  (
	.A(dout8),
	.B(N_317),
	.C(N_1423_4),
	.D(N_755),
	.Y(rdata_1_0_0_26_12[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_12[5] .INIT=16'hF020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_9[5]  (
	.A(N_691),
	.B(addr[4]),
	.C(N_477),
	.D(N_3369),
	.Y(rdata_1_0_0_26_9[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_9[5] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_6[5]  (
	.A(N_474),
	.B(N_485),
	.C(N_3344),
	.D(N_483),
	.Y(rdata_1_0_0_26_6[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_6[5] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[30]  (
	.A(N_2154_1),
	.B(N_1037),
	.C(N_1264),
	.D(rdata_1_0_1_RNO[30]),
	.Y(rdata_1_0_1[30])
);
defparam \imem_rom.mem_access.rdata_1_0_1[30] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[29]  (
	.A(rdata_1_0_a16_1_0[29]),
	.B(N_1172),
	.C(N_1345_1),
	.D(N_2497_2),
	.Y(rdata_1_0_0[29])
);
defparam \imem_rom.mem_access.rdata_1_0_0[29] .INIT=16'hEAC0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[2]  (
	.A(rdata_1_0_a16_1_1[2]),
	.B(N_199),
	.C(N_2734_2),
	.D(N_2497_2),
	.Y(rdata_1_0_4[2])
);
defparam \imem_rom.mem_access.rdata_1_0_4[2] .INIT=16'hEAC0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[2]  (
	.A(rdata_1_0_a2_3[5]),
	.B(N_505),
	.C(N_2220_i),
	.D(N_354),
	.Y(rdata_1_0_2[2])
);
defparam \imem_rom.mem_access.rdata_1_0_2[2] .INIT=16'hCCEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_13[16]  (
	.A(N_1729),
	.B(N_1354_1),
	.C(N_337),
	.D(rdata_1_0_0_a26_19_0[16]),
	.Y(rdata_1_0_0_13[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_13[16] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_12[16]  (
	.A(N_1814_i_0_o2_Z),
	.B(N_1613_1_i_0),
	.C(rdata_1_0_0_a26_10_1[16]),
	.D(N_1767_1),
	.Y(rdata_1_0_0_12[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_12[16] .INIT=16'hF100;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_10[16]  (
	.A(addr[5]),
	.B(N_316),
	.C(N_572_2),
	.D(rdata_1_0_0_6[16]),
	.Y(rdata_1_0_0_10[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_10[16] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_7[16]  (
	.A(N_1763),
	.B(N_1770),
	.C(N_1777),
	.D(N_1761),
	.Y(rdata_1_0_0_7[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_7[16] .INIT=16'hFFFE;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_3[25]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_1171),
	.C(N_727),
	.Y(rdata_1_0_3[25])
);
defparam \imem_rom.mem_access.rdata_1_0_3[25] .INIT=8'hF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_6[12]  (
	.A(N_284),
	.B(rdata_1_0_0_a2_18_0[12]),
	.C(N_1423_4),
	.D(N_139),
	.Y(rdata_1_0_0_23_6[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_6[12] .INIT=16'hC0D0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_5[12]  (
	.A(N_1844_1),
	.B(N_1613_1_i_0),
	.C(N_544),
	.D(N_723),
	.Y(rdata_1_0_0_23_5[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_5[12] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_2[12]  (
	.A(N_691),
	.B(N_2249_1),
	.C(rdata_1_0_0_23_0[12]),
	.D(N_3369),
	.Y(rdata_1_0_0_23_2[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_2[12] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_11[6]  (
	.A(rdata_1_0_0_a2_17[6]),
	.B(N_2503),
	.C(N_1431_1),
	.D(N_1613_1_i_0),
	.Y(rdata_1_0_0_11[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_11[6] .INIT=16'hCCEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_7[6]  (
	.A(rdata_1_0_0_a25_5_2[6]),
	.B(N_1345_1),
	.C(rdata_1_0_0_3[6]),
	.D(rdata_1_0_0_a25_15_2[6]),
	.Y(rdata_1_0_0_7[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_7[6] .INIT=16'hFCF8;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_5[26]  (
	.A(N_2734_2),
	.B(N_1211),
	.C(N_661),
	.Y(rdata_1_0_5[26])
);
defparam \imem_rom.mem_access.rdata_1_0_5[26] .INIT=8'hF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[26]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(rdata_1_0_a16_2_0[26]),
	.C(rdata_1_0_a16_0_0[26]),
	.D(N_2734_2),
	.Y(rdata_1_0_4[26])
);
defparam \imem_rom.mem_access.rdata_1_0_4[26] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_3[26]  (
	.A(N_1080),
	.B(N_727),
	.C(addr[5]),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(rdata_1_0_3[26])
);
defparam \imem_rom.mem_access.rdata_1_0_3[26] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_14[9]  (
	.A(N_286),
	.B(N_1606_1),
	.C(rdata_1_0_a16_9_0[26]),
	.D(N_2497_2),
	.Y(rdata_1_0_0_14[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_14[9] .INIT=16'hF400;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_12[9]  (
	.A(N_2151_1),
	.B(N_286),
	.C(N_2501_2),
	.D(N_2227),
	.Y(rdata_1_0_0_12[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_12[9] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_11[9]  (
	.A(N_2233),
	.B(N_2269),
	.C(N_2467_i_0_i),
	.D(N_1683_1),
	.Y(rdata_1_0_0_11[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_11[9] .INIT=16'hAEAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_10[9]  (
	.A(addr[7]),
	.B(addr[3]),
	.C(N_2281),
	.D(N_2268),
	.Y(rdata_1_0_0_10[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_10[9] .INIT=16'hF100;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_8[9]  (
	.A(addr[5]),
	.B(N_1417_1),
	.C(N_1683_1),
	.D(N_2268),
	.Y(rdata_1_0_0_8[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_8[9] .INIT=16'hF800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_14[15]  (
	.A(rdata_1_0_0_a26_19_1[15]),
	.B(N_1354_1),
	.C(N_284),
	.D(rdata_1_0_0_a26_20_0[15]),
	.Y(rdata_1_0_0_14[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_14[15] .INIT=16'h8C88;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[24]  (
	.A(N_1059),
	.B(N_1172),
	.C(N_317),
	.D(N_2497_2),
	.Y(rdata_1_0_4[24])
);
defparam \imem_rom.mem_access.rdata_1_0_4[24] .INIT=16'hCE00;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_3[24]  (
	.A(N_354),
	.B(N_2734_2),
	.C(N_1136),
	.D(rdata_1_0_a16_1_1[24]),
	.Y(rdata_1_0_3[24])
);
defparam \imem_rom.mem_access.rdata_1_0_3[24] .INIT=16'hCC40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[24]  (
	.A(rdata_1_0_0_a2_17[6]),
	.B(N_971),
	.C(rdata_1_0_a16_0_0[24]),
	.D(N_286),
	.Y(rdata_1_0_1[24])
);
defparam \imem_rom.mem_access.rdata_1_0_1[24] .INIT=16'hCCEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[24]  (
	.A(N_1207),
	.B(N_1235),
	.C(N_2154_1),
	.D(N_1078),
	.Y(rdata_1_0_0[24])
);
defparam \imem_rom.mem_access.rdata_1_0_0[24] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_15[4]  (
	.A(N_306),
	.B(addr[9]),
	.C(N_2727),
	.D(N_2744),
	.Y(rdata_1_i_i_15[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_15[4] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_14[4]  (
	.A(N_2752),
	.B(addr[8]),
	.C(N_2756),
	.D(rdata_1_i_i_a30_6_1[4]),
	.Y(rdata_1_i_i_14[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_14[4] .INIT=16'hF080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_13[4]  (
	.A(N_2694),
	.B(N_1518_1),
	.C(N_2745),
	.D(rdata_1_i_i_a30_10_1[4]),
	.Y(rdata_1_i_i_13[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_13[4] .INIT=16'hF040;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_11[4]  (
	.A(N_1038_2),
	.B(N_2719),
	.C(addr[6]),
	.D(N_3325),
	.Y(rdata_1_i_i_11[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_11[4] .INIT=16'hCCCE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_10[4]  (
	.A(N_1347_1),
	.B(N_3325),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(N_354),
	.Y(rdata_1_i_i_10[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_10[4] .INIT=16'h00B0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_7[4]  (
	.A(N_2728),
	.B(rdata_1_i_i_1[4]),
	.C(rdata_1_i_i_a30_1_0[4]),
	.D(N_623_1),
	.Y(rdata_1_i_i_7[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_7[4] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_4[4]  (
	.A(N_637_1),
	.B(rdata_1_i_i_0[4]),
	.C(N_289),
	.D(rdata_1_i_i_a30_7_0[4]),
	.Y(rdata_1_i_i_4[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_4[4] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_3[21]  (
	.A(N_263),
	.B(rdata_1_0_0_a3_10[5]),
	.C(rdata_1_0_a16_5_0[21]),
	.D(N_909),
	.Y(rdata_1_0_3[21])
);
defparam \imem_rom.mem_access.rdata_1_0_3[21] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[11]  (
	.A(N_1689_1),
	.B(addr[3]),
	.C(N_1093),
	.D(N_3338),
	.Y(rdata_1_0_5[11])
);
defparam \imem_rom.mem_access.rdata_1_0_5[11] .INIT=16'hF0F8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[11]  (
	.A(N_158),
	.B(rdata_1_0_0_a3_10[5]),
	.C(N_208),
	.D(rdata_1_0_a16_6_0[11]),
	.Y(rdata_1_0_4[11])
);
defparam \imem_rom.mem_access.rdata_1_0_4[11] .INIT=16'hCC40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_3[11]  (
	.A(N_1759_1),
	.B(N_2465_i_0_o2_Z),
	.C(N_713),
	.D(rdata_1_0_a2_3[5]),
	.Y(rdata_1_0_3[11])
);
defparam \imem_rom.mem_access.rdata_1_0_3[11] .INIT=16'hF2F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[11]  (
	.A(rdata_1_0_a16_1[11]),
	.B(rdata_1_0_a2_7_0_a2[8]),
	.C(rdata_1_0_1[11]),
	.D(N_710),
	.Y(rdata_1_0_2[11])
);
defparam \imem_rom.mem_access.rdata_1_0_2[11] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[27]  (
	.A(N_1174),
	.B(N_1010),
	.C(N_1014),
	.D(rdata_1_0_a2_7_0_a2[8]),
	.Y(rdata_1_0_1[27])
);
defparam \imem_rom.mem_access.rdata_1_0_1[27] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_10[23]  (
	.A(N_1502_i),
	.B(N_387),
	.C(rdata_1_0_0_a21_7_2[23]),
	.D(N_1372),
	.Y(rdata_1_0_0_10[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_10[23] .INIT=16'hF200;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_8[23]  (
	.A(rdata_1_0_0_a21_10_1[23]),
	.B(rdata_1_0_0_a21_4_2[23]),
	.C(N_2154_1),
	.D(N_1342),
	.Y(rdata_1_0_0_8[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_8[23] .INIT=16'hFFE0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[23]  (
	.A(N_2154_1),
	.B(rdata_1_0_0_a21_5_2[23]),
	.C(N_1326),
	.D(rdata_1_0_0_a21_0[23]),
	.Y(rdata_1_0_0_5[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[23] .INIT=16'hF888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_3[23]  (
	.A(rdata_1_0_0_a21_0_2[23]),
	.B(N_1375),
	.C(N_1374),
	.D(N_1347),
	.Y(rdata_1_0_0_3[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_3[23] .INIT=16'hFFA8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_17[13]  (
	.A(N_1931),
	.B(N_1973),
	.C(addr[3]),
	.D(rdata_1_0_0_a30_17_0[13]),
	.Y(rdata_1_0_0_17[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_17[13] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_15[13]  (
	.A(rdata_1_0_0_a30_1_0[13]),
	.B(rdata_1_0_0_21_a3[8]),
	.C(addr[2]),
	.D(rdata_1_0_0_a30_19_1[13]),
	.Y(rdata_1_0_0_15[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_15[13] .INIT=16'hC080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_9[13]  (
	.A(rdata_1_0_a2_7_0_a2[8]),
	.B(N_1945),
	.C(N_1927),
	.D(N_1686_1),
	.Y(rdata_1_0_0_9[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_9[13] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_8[13]  (
	.A(N_1985),
	.B(N_835),
	.C(rdata_1_0_a2_8_0_a2[12]),
	.D(rdata_1_0_0_1[13]),
	.Y(rdata_1_0_0_8[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_8[13] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_0_2[31]  (
	.A(addr[8]),
	.B(N_787),
	.C(N_3385),
	.D(rdata_1_0_0_o3_0_0[31]),
	.Y(rdata_1_0_0_o3_0_2[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_2[31] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[19]  (
	.A(N_1078),
	.B(N_875),
	.C(addr[4]),
	.D(N_2734_2),
	.Y(rdata_1_0_1[19])
);
defparam \imem_rom.mem_access.rdata_1_0_1[19] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_10[22]  (
	.A(N_1389),
	.B(N_1462),
	.C(N_280),
	.D(rdata_1_0_0_a21_2_1[22]),
	.Y(rdata_1_0_0_10[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_10[22] .INIT=16'hCC08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_9[22]  (
	.A(rdata_1_0_0_a21_7_2[22]),
	.B(N_1335_1),
	.C(addr[4]),
	.D(rdata_1_0_0_a21_8_1[22]),
	.Y(rdata_1_0_0_9[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_9[22] .INIT=16'hC080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_4[22]  (
	.A(N_1433),
	.B(N_2151_2),
	.C(rdata_1_0_0_a21_11_1[22]),
	.D(N_1389),
	.Y(rdata_1_0_0_4[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_4[22] .INIT=16'hEAAA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_8[17]  (
	.A(N_1345_1),
	.B(rdata_1_0_0_a20_4_1[17]),
	.C(addr[6]),
	.D(rdata_1_0_0_a20_7_1[17]),
	.Y(rdata_1_0_0_8[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_8[17] .INIT=16'h0A08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_1[17]  (
	.A(rdata_1_0_0_a20_0_0[17]),
	.B(N_1695),
	.C(N_2431_1),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(rdata_1_0_0_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_1[17] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_0[17]  (
	.A(rdata_1_0_0_a2_0_a2[5]),
	.B(addr[8]),
	.C(N_1681),
	.D(rdata_1_0_0_a20_17_1[17]),
	.Y(rdata_1_0_0_0[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_0[17] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_24[18]  (
	.A(N_1605),
	.B(N_1613),
	.C(rdata_1_i_0_10[18]),
	.D(rdata_1_i_0_20[18]),
	.Y(rdata_1_i_0_24[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_24[18] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_23[18]  (
	.A(N_1624),
	.B(N_1629),
	.C(rdata_1_i_0_17[18]),
	.D(rdata_1_i_0_7[18]),
	.Y(rdata_1_i_0_23[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_23[18] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_5[16]  (
	.A(N_1814_i_0_o2_Z),
	.B(N_1354_1),
	.C(N_1423_1_i_0),
	.D(N_1390),
	.Y(N_1762)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_5[16] .INIT=16'h0080;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a26_11[15]  (
	.A(N_258),
	.B(N_1354_1),
	.C(addr[7]),
	.D(N_1814_i_0_o2_Z),
	.Y(N_1853)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a26_11[15] .INIT=16'h4000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[3]  (
	.A(N_2497_2),
	.B(rdata_1_0_0_a2_17[6]),
	.C(N_153),
	.D(rdata_1_0_a16_0[3]),
	.Y(N_507)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[3] .INIT=16'h0E00;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_0[30]  (
	.A(N_2664_i_0),
	.B(N_83),
	.C(N_1682_1),
	.D(N_2434_1_i_i),
	.Y(N_1027)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[30] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_a2[5]  (
	.A(addr[6]),
	.B(N_404),
	.C(N_2465_i_0_o2_Z),
	.D(N_3384),
	.Y(N_473)
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_a2[5] .INIT=16'h2000;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_9[20]  (
	.A(addr[7]),
	.B(N_2254_1),
	.C(N_2465_i_0_o2_Z),
	.D(N_3372),
	.Y(N_516)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_9[20] .INIT=16'h4000;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_2[20]  (
	.A(N_1508_1),
	.B(N_1610_2),
	.C(N_3372),
	.Y(N_3358)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_2[20] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a2_2[12]  (
	.A(N_137_i),
	.B(N_734),
	.C(addr[2]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(N_537)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_2[12] .INIT=16'h080C;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_7[12]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(N_1351_2),
	.C(N_2254_1),
	.Y(N_540)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_7[12] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_8[12]  (
	.A(addr[8]),
	.B(N_269),
	.C(N_3386),
	.Y(N_541)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_8[12] .INIT=8'h10;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_i_i_0_a2_8[7]  (
	.A(N_2249_1),
	.B(N_275),
	.C(N_668),
	.Y(N_567)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2_8[7] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_12[8]  (
	.A(addr[7]),
	.B(N_269),
	.C(N_3389),
	.Y(N_630)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_12[8] .INIT=8'h20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16[27]  (
	.A(addr[3]),
	.B(N_145),
	.C(N_317),
	.D(N_2517_3),
	.Y(N_1007)
);
defparam \imem_rom.mem_access.rdata_1_0_a16[27] .INIT=16'h1500;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_0[28]  (
	.A(addr[3]),
	.B(N_1431_1),
	.C(N_2517_3),
	.Y(N_1017)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[28] .INIT=8'h10;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_4[14]  (
	.A(rdata_1_0_0_a3_10[5]),
	.B(N_257),
	.C(N_2254_1),
	.D(N_261),
	.Y(N_769)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_4[14] .INIT=16'h0020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_9[2]  (
	.A(addr[2]),
	.B(N_2254_1),
	.C(N_150),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(N_502)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_9[2] .INIT=16'h0800;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_a31[9]  (
	.A(N_2271),
	.B(addr[2]),
	.C(N_2278),
	.D(N_2501_2),
	.Y(N_2226)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a31[9] .INIT=16'h8880;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_3[21]  (
	.A(addr[6]),
	.B(addr[2]),
	.C(N_2664_i_0),
	.D(N_1222),
	.Y(N_908)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_3[21] .INIT=16'h0900;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_2[29]  (
	.A(N_1256),
	.B(N_137_i),
	.C(rdata_1_0_0_a3_10[5]),
	.Y(N_1024)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_2[29] .INIT=8'h80;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_a2_20[5]  (
	.A(N_1351_2),
	.B(N_1731),
	.C(N_266),
	.Y(N_3339)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_20[5] .INIT=8'h80;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_0_a2_35[5]  (
	.A(N_3372),
	.B(N_316),
	.Y(N_491)
);
defparam \imem_rom.mem_access.rdata_1_0_0_a2_35[5] .INIT=4'h2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_6[31]  (
	.A(addr[3]),
	.B(addr[6]),
	.C(N_698_1),
	.D(N_298),
	.Y(N_310)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_6[31] .INIT=16'h5073;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o2[26]  (
	.A(N_1222),
	.B(N_139),
	.C(N_2497_2),
	.Y(N_484)
);
defparam \imem_rom.mem_access.rdata_1_0_o2[26] .INIT=8'hBA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_0[14]  (
	.A(rdata_1_0_a2_0_0[14]),
	.B(N_2154_1),
	.C(N_2734_2),
	.D(N_1062),
	.Y(N_299)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_0[14] .INIT=16'hECA0;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o16[25]  (
	.A(N_1002),
	.B(N_1092),
	.C(N_1235),
	.Y(N_256)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[25] .INIT=8'hEA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o2_3[12]  (
	.A(N_354),
	.B(addr[6]),
	.C(N_1032),
	.D(N_1689_1),
	.Y(N_245)
);
defparam \imem_rom.mem_access.rdata_1_0_o2_3[12] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_0[27]  (
	.A(N_1090),
	.B(N_901),
	.C(N_153),
	.D(N_2497_2),
	.Y(N_207)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0[27] .INIT=16'hCECC;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_o26_7[16]  (
	.A(N_1354_1),
	.B(addr[5]),
	.C(N_2517_2),
	.Y(N_1748)
);
defparam \imem_rom.mem_access.rdata_1_0_0_o26_7[16] .INIT=8'hBA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[25]  (
	.A(N_1345_1),
	.B(rdata_1_0_a16_3_1[25]),
	.C(N_980),
	.D(rdata_1_0_0[25]),
	.Y(rdata_1_0_2[25])
);
defparam \imem_rom.mem_access.rdata_1_0_2[25] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[15]  (
	.A(N_2154_1),
	.B(N_1841),
	.C(N_1508_1),
	.D(rdata_1_0_0_a26_14_0[15]),
	.Y(rdata_1_0_0_5[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[15] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_12[4]  (
	.A(N_1422_2),
	.B(addr[2]),
	.C(N_1038_2),
	.D(N_2706),
	.Y(rdata_1_i_i_12[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_12[4] .INIT=16'hF020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_12[13]  (
	.A(N_1941),
	.B(N_1959),
	.C(N_1956),
	.D(N_1939),
	.Y(rdata_1_0_0_12[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_12[13] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_19[8]  (
	.A(rdata_1_0_0_a2_9_0[8]),
	.B(rdata_1_0_0_a2_1_0[8]),
	.C(N_3372),
	.D(N_725),
	.Y(rdata_1_0_0_21_19[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_19[8] .INIT=16'hEAC0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_16[8]  (
	.A(N_3387),
	.B(N_736),
	.C(N_261),
	.D(rdata_1_0_0_a2_28_0[8]),
	.Y(rdata_1_0_0_21_16[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_16[8] .INIT=16'hAE0C;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_12[8]  (
	.A(N_427),
	.B(N_2497_2),
	.C(N_785),
	.D(rdata_1_0_0_21_5[8]),
	.Y(rdata_1_0_0_21_12[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_12[8] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_10[8]  (
	.A(N_269),
	.B(rdata_1_0_0_21_4[8]),
	.C(N_1428_1),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(rdata_1_0_0_21_10[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_10[8] .INIT=16'hDCCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_16[20]  (
	.A(N_2254_1),
	.B(N_261),
	.C(N_3368),
	.D(N_3358),
	.Y(rdata_1_0_0_27_16[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_16[20] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_15[20]  (
	.A(N_734),
	.B(N_515),
	.C(addr[2]),
	.D(rdata_1_0_a2_5_i_o2[5]),
	.Y(rdata_1_0_0_27_15[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_15[20] .INIT=16'hCCCE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_13[20]  (
	.A(N_736),
	.B(rdata_1_0_0_27_9[20]),
	.C(N_1518_1),
	.D(N_2694),
	.Y(rdata_1_0_0_27_13[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_13[20] .INIT=16'hECEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_12[10]  (
	.A(N_258),
	.B(N_389),
	.C(rdata_1_i_i_0_7[10]),
	.D(N_731),
	.Y(rdata_1_i_i_0_12[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_12[10] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_9[14]  (
	.A(N_2734_2),
	.B(N_2664_i_0),
	.C(N_1081),
	.D(N_1281),
	.Y(rdata_1_0_9[14])
);
defparam \imem_rom.mem_access.rdata_1_0_9[14] .INIT=16'hF020;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[14]  (
	.A(N_2509_1),
	.B(N_2478_i),
	.C(N_83),
	.D(N_769),
	.Y(rdata_1_0_8[14])
);
defparam \imem_rom.mem_access.rdata_1_0_8[14] .INIT=16'hFF08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[14]  (
	.A(N_765),
	.B(rdata_1_0_1[14]),
	.C(N_2497_2),
	.D(N_1207),
	.Y(rdata_1_0_6[14])
);
defparam \imem_rom.mem_access.rdata_1_0_6[14] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_24[7]  (
	.A(rdata_1_0_0_a2_41_0[5]),
	.B(rdata_1_0_0_a2_12_0[20]),
	.C(N_725),
	.D(N_734),
	.Y(rdata_1_i_i_0_24[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_24[7] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_23[7]  (
	.A(addr[6]),
	.B(N_258),
	.C(N_584),
	.D(N_3386),
	.Y(rdata_1_i_i_0_23[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_23[7] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_21[7]  (
	.A(rdata_1_i_i_0_a2_29_0[7]),
	.B(N_567),
	.C(N_2497_2),
	.D(N_578),
	.Y(rdata_1_i_i_0_21[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_21[7] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_17[7]  (
	.A(N_559),
	.B(rdata_1_i_i_0_7[7]),
	.C(N_3335),
	.D(N_3390),
	.Y(rdata_1_i_i_0_17[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_17[7] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_16[7]  (
	.A(rdata_1_i_i_0_3[7]),
	.B(rdata_1_i_i_0_1[7]),
	.C(rdata_1_i_i_0_2[7]),
	.D(N_3363),
	.Y(rdata_1_i_i_0_16[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_16[7] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_11[7]  (
	.A(N_261),
	.B(N_317),
	.C(rdata_1_i_i_0_4[7]),
	.D(N_1423_4),
	.Y(rdata_1_i_i_0_11[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_11[7] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_22[5]  (
	.A(N_334),
	.B(N_298),
	.C(N_473),
	.D(N_3340_1),
	.Y(rdata_1_0_0_26_22[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_22[5] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_19[5]  (
	.A(rdata_1_0_0_26_13[5]),
	.B(N_670),
	.C(N_476),
	.D(N_719),
	.Y(rdata_1_0_0_26_19[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_19[5] .INIT=16'hFEFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_16[5]  (
	.A(N_3379),
	.B(N_1694_2),
	.C(rdata_1_0_0_26_5[5]),
	.D(rdata_1_0_0_26_4[5]),
	.Y(rdata_1_0_0_26_16[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_16[5] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_10[5]  (
	.A(addr[7]),
	.B(N_329),
	.C(N_1767_1),
	.D(rdata_1_0_0_26_6[5]),
	.Y(rdata_1_0_0_26_10[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_10[5] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[28]  (
	.A(N_1018_2),
	.B(rdata_1_0_0_a3_10[5]),
	.C(N_263),
	.D(N_1017),
	.Y(rdata_1_0_0[28])
);
defparam \imem_rom.mem_access.rdata_1_0_0[28] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_10[2]  (
	.A(N_2478_i),
	.B(N_2220_i),
	.C(N_1085),
	.D(N_506),
	.Y(rdata_1_0_10[2])
);
defparam \imem_rom.mem_access.rdata_1_0_10[2] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[2]  (
	.A(N_320),
	.B(N_139),
	.C(N_1182),
	.D(N_1278),
	.Y(rdata_1_0_8[2])
);
defparam \imem_rom.mem_access.rdata_1_0_8[2] .INIT=16'hEAC0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[2]  (
	.A(N_504),
	.B(N_1759_1),
	.C(N_1187),
	.D(N_492),
	.Y(rdata_1_0_6[2])
);
defparam \imem_rom.mem_access.rdata_1_0_6[2] .INIT=16'hFFEA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[2]  (
	.A(N_698_1),
	.B(N_2220_i),
	.C(rdata_1_0_2[2]),
	.D(rdata_1_0_0[2]),
	.Y(rdata_1_0_5[2])
);
defparam \imem_rom.mem_access.rdata_1_0_5[2] .INIT=16'hFFF2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_17[16]  (
	.A(addr[5]),
	.B(N_1731),
	.C(N_1766_2),
	.D(rdata_1_0_0_13[16]),
	.Y(rdata_1_0_0_17[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_17[16] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_15[16]  (
	.A(N_1771),
	.B(rdata_1_0_0_5[16]),
	.C(N_1779),
	.D(rdata_1_0_0_10[16]),
	.Y(rdata_1_0_0_15[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_15[16] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_8[16]  (
	.A(N_1756),
	.B(N_1769),
	.C(N_1775),
	.D(N_1764),
	.Y(rdata_1_0_0_8[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_8[16] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_9[25]  (
	.A(N_2254_1),
	.B(N_1759_1),
	.C(N_1077),
	.D(N_256),
	.Y(rdata_1_0_9[25])
);
defparam \imem_rom.mem_access.rdata_1_0_9[25] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[25]  (
	.A(N_1098),
	.B(N_987),
	.C(addr[8]),
	.D(N_1348_1),
	.Y(rdata_1_0_8[25])
);
defparam \imem_rom.mem_access.rdata_1_0_8[25] .INIT=16'hECCC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[25]  (
	.A(N_286),
	.B(rdata_1_0_a2_5_i_o2[5]),
	.C(N_991),
	.D(N_83),
	.Y(rdata_1_0_6[25])
);
defparam \imem_rom.mem_access.rdata_1_0_6[25] .INIT=16'hF0F1;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_15[12]  (
	.A(N_677),
	.B(addr[2]),
	.C(N_515),
	.D(N_725),
	.Y(rdata_1_0_0_23_15[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_15[12] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_14[12]  (
	.A(N_266),
	.B(N_2465_i_0_o2_Z),
	.C(N_537),
	.D(N_3389),
	.Y(rdata_1_0_0_23_14[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_14[12] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_11[12]  (
	.A(N_736),
	.B(N_543),
	.C(N_2694),
	.D(N_307),
	.Y(rdata_1_0_0_23_11[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_11[12] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_16[6]  (
	.A(N_2023_tz),
	.B(N_1767_1),
	.C(N_2501),
	.D(rdata_1_0_0_11[6]),
	.Y(rdata_1_0_0_16[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_16[6] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_6[6]  (
	.A(rdata_1_0_0_1[6]),
	.B(N_2498),
	.C(N_2506),
	.D(N_2507),
	.Y(rdata_1_0_0_6[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_6[6] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_9[26]  (
	.A(N_1214),
	.B(N_2510),
	.C(N_1002),
	.D(N_1103),
	.Y(rdata_1_0_9[26])
);
defparam \imem_rom.mem_access.rdata_1_0_9[26] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[26]  (
	.A(N_1005),
	.B(rdata_1_0_1[26]),
	.C(rdata_1_0_a2_7_0_a2[8]),
	.D(N_1172),
	.Y(rdata_1_0_2[26])
);
defparam \imem_rom.mem_access.rdata_1_0_2[26] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_17[9]  (
	.A(N_2255),
	.B(rdata_1_0_0_8[9]),
	.C(N_2272),
	.D(N_2278),
	.Y(rdata_1_0_0_17[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_17[9] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[9]  (
	.A(N_2077_tz),
	.B(rdata_1_0_0_0[9]),
	.C(N_286),
	.D(rdata_1_0_0_a2_0_a2[5]),
	.Y(rdata_1_0_0_5[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[9] .INIT=16'hCECC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_18[15]  (
	.A(N_1848),
	.B(N_1847),
	.C(N_1849),
	.D(N_1846),
	.Y(rdata_1_0_0_18[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_18[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_7[24]  (
	.A(addr[6]),
	.B(N_1759_1),
	.C(N_1184),
	.D(rdata_1_0_4[24]),
	.Y(rdata_1_0_7[24])
);
defparam \imem_rom.mem_access.rdata_1_0_7[24] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[24]  (
	.A(N_968),
	.B(rdata_1_0_3[24]),
	.C(rdata_1_0_0_a3_10[5]),
	.D(N_1211),
	.Y(rdata_1_0_6[24])
);
defparam \imem_rom.mem_access.rdata_1_0_6[24] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_22[4]  (
	.A(rdata_1_i_i_a30_7_0[4]),
	.B(N_2744),
	.C(addr[4]),
	.D(rdata_1_i_i_a30_26_0[4]),
	.Y(rdata_1_i_i_22[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_22[4] .INIT=16'h0C08;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_18[4]  (
	.A(N_2737),
	.B(rdata_1_i_i_5[4]),
	.C(rdata_1_i_i_10[4]),
	.D(N_2715),
	.Y(rdata_1_i_i_18[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_18[4] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[21]  (
	.A(N_139),
	.B(N_2497_2),
	.C(N_916),
	.D(N_3338),
	.Y(rdata_1_0_8[21])
);
defparam \imem_rom.mem_access.rdata_1_0_8[21] .INIT=16'hF0F4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[21]  (
	.A(N_1375),
	.B(N_918),
	.C(rdata_1_0_3[21]),
	.D(rdata_1_0_a2_3[5]),
	.Y(rdata_1_0_6[21])
);
defparam \imem_rom.mem_access.rdata_1_0_6[21] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[21]  (
	.A(rdata_1_0_a16_0_0[21]),
	.B(N_2734_2),
	.C(N_915),
	.D(rdata_1_0_0[21]),
	.Y(rdata_1_0_5[21])
);
defparam \imem_rom.mem_access.rdata_1_0_5[21] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_2[28]  (
	.A(N_1160),
	.B(N_1132),
	.C(N_727),
	.D(N_1115),
	.Y(rdata_1_0_o16_2[28])
);
defparam \imem_rom.mem_access.rdata_1_0_o16_2[28] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_11[11]  (
	.A(N_3340_1),
	.B(N_1107),
	.C(N_1092),
	.D(N_1222),
	.Y(rdata_1_0_11[11])
);
defparam \imem_rom.mem_access.rdata_1_0_11[11] .INIT=16'hF888;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_10[11]  (
	.A(N_704),
	.B(N_1098),
	.C(N_2254_1),
	.D(N_139),
	.Y(rdata_1_0_10[11])
);
defparam \imem_rom.mem_access.rdata_1_0_10[11] .INIT=16'hAAEA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[11]  (
	.A(addr[5]),
	.B(N_2734_2),
	.C(N_1081),
	.D(rdata_1_0_5[11]),
	.Y(rdata_1_0_8[11])
);
defparam \imem_rom.mem_access.rdata_1_0_8[11] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[11]  (
	.A(N_2477),
	.B(addr[4]),
	.C(N_1187),
	.D(rdata_1_0_2[11]),
	.Y(rdata_1_0_6[11])
);
defparam \imem_rom.mem_access.rdata_1_0_6[11] .INIT=16'hFF10;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[3]  (
	.A(addr[3]),
	.B(N_226),
	.C(N_1084),
	.D(N_1182),
	.Y(rdata_1_0_1[3])
);
defparam \imem_rom.mem_access.rdata_1_0_1[3] .INIT=16'h5540;
// @36:61
  CFG2 \imem_rom.mem_access.rdata_1_0_7[27]  (
	.A(N_256),
	.B(N_773),
	.Y(rdata_1_0_7[27])
);
defparam \imem_rom.mem_access.rdata_1_0_7[27] .INIT=4'hE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[27]  (
	.A(N_2044_1_i),
	.B(N_1728_i),
	.C(N_207),
	.D(N_1140),
	.Y(rdata_1_0_5[27])
);
defparam \imem_rom.mem_access.rdata_1_0_5[27] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_14[23]  (
	.A(N_1348),
	.B(rdata_1_0_0_10[23]),
	.C(rdata_1_0_0_a21_1_0[23]),
	.D(N_559_1),
	.Y(rdata_1_0_0_14[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_14[23] .INIT=16'hFEEE;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_11[23]  (
	.A(rdata_1_0_0_a21_16_1[23]),
	.B(rdata_1_0_0_5[23]),
	.C(N_1372),
	.Y(rdata_1_0_0_11[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_11[23] .INIT=8'hEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_10[13]  (
	.A(N_1933),
	.B(rdata_1_0_0_3[13]),
	.C(N_1952),
	.D(N_1961),
	.Y(rdata_1_0_0_10[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_10[13] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[19]  (
	.A(N_1207),
	.B(N_874),
	.C(N_2497_2),
	.D(N_873),
	.Y(rdata_1_0_2[19])
);
defparam \imem_rom.mem_access.rdata_1_0_2[19] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_15[22]  (
	.A(rdata_1_0_0_7_tz[22]),
	.B(rdata_1_0_0_a21_1_1[22]),
	.C(rdata_1_0_0_10[22]),
	.D(N_1447),
	.Y(rdata_1_0_0_15[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_15[22] .INIT=16'hFEF0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_13[22]  (
	.A(N_1429),
	.B(N_1423),
	.C(rdata_1_0_0_1[22]),
	.D(N_1420),
	.Y(rdata_1_0_0_13[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_13[22] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[22]  (
	.A(N_2154_1),
	.B(N_1431),
	.C(N_1416),
	.D(N_1207),
	.Y(rdata_1_0_0_5[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[22] .INIT=16'hFEFC;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_0_12[17]  (
	.A(N_1685),
	.B(N_1859),
	.C(N_1692),
	.Y(rdata_1_0_0_12[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_12[17] .INIT=8'hFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_6[17]  (
	.A(N_611_1),
	.B(N_2154_1),
	.C(N_1670),
	.D(rdata_1_0_0_3[17]),
	.Y(rdata_1_0_0_6[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_6[17] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[17]  (
	.A(N_1950_1),
	.B(rdata_1_0_0_1[17]),
	.C(rdata_1_0_0_a20_8_2[17]),
	.D(N_2043_tz),
	.Y(rdata_1_0_0_5[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[17] .INIT=16'hEEEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_0_1_1[31]  (
	.A(N_448),
	.B(N_3371),
	.C(N_1078),
	.D(rdata_1_0_0_21_a3[8]),
	.Y(rdata_1_0_0_o3_0_1_1[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_1_1[31] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_0_25[18]  (
	.A(rdata_1_i_0_15[18]),
	.B(rdata_1_i_0_13[18]),
	.C(rdata_1_i_0_14[18]),
	.D(rdata_1_i_0_16[18]),
	.Y(rdata_1_i_0_25[18])
);
defparam \imem_rom.mem_access.rdata_1_i_0_25[18] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o2_1[31]  (
	.A(N_787),
	.B(N_310),
	.C(addr[6]),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_o2_1[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o2_1[31] .INIT=16'hEEFE;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o16_0_o2[27]  (
	.A(N_1067),
	.B(N_661),
	.C(N_684),
	.Y(N_176)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0_o2[27] .INIT=8'hFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_a2[10]  (
	.A(N_2497_2),
	.B(N_786),
	.C(addr[6]),
	.D(N_2465_i_0_o2_Z),
	.Y(N_594)
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_a2[10] .INIT=16'h000E;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_0[3]  (
	.A(rdata_1_0_o2_1[20]),
	.B(N_1043),
	.C(N_1141),
	.D(N_1187),
	.Y(N_395)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0[3] .INIT=16'hFEFC;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_a16_0[11]  (
	.A(N_1188),
	.B(addr[4]),
	.C(N_1347_1),
	.Y(N_701)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_0[11] .INIT=8'h02;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a2_7[3]  (
	.A(addr[3]),
	.B(N_286),
	.C(N_1112),
	.D(rdata_1_0_0_a2_17[6]),
	.Y(N_1233)
);
defparam \imem_rom.mem_access.rdata_1_0_a2_7[3] .INIT=16'h3130;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_1[2]  (
	.A(rdata_1_0_a2_0_0[2]),
	.B(N_354),
	.C(rdata_1_0_0_a2_17[6]),
	.D(N_207),
	.Y(N_303)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_1[2] .INIT=16'hFF20;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16[3]  (
	.A(N_2497_2),
	.B(N_1095),
	.C(N_1061),
	.D(N_773),
	.Y(N_260)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[3] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16[24]  (
	.A(N_2517_3),
	.B(rdata_1_0_a2_3[5]),
	.C(N_1081),
	.D(N_1374),
	.Y(N_264)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[24] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_4[25]  (
	.A(N_139),
	.B(N_1689_1),
	.C(N_1069),
	.D(rdata_1_0_2[25]),
	.Y(rdata_1_0_4[25])
);
defparam \imem_rom.mem_access.rdata_1_0_4[25] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_15[6]  (
	.A(N_2509),
	.B(rdata_1_0_0_5[6]),
	.C(N_2499),
	.D(N_2496),
	.Y(rdata_1_0_0_15[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_15[6] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_12[23]  (
	.A(N_1353),
	.B(N_1354),
	.C(N_1350),
	.D(rdata_1_0_0_1[23]),
	.Y(rdata_1_0_0_12[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_12[23] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_19[13]  (
	.A(N_1950),
	.B(N_1958),
	.C(rdata_1_0_0_5[13]),
	.D(rdata_1_0_0_12[13]),
	.Y(rdata_1_0_0_19[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_19[13] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_23[8]  (
	.A(N_734),
	.B(N_650),
	.C(rdata_1_0_0_21_19[8]),
	.D(rdata_1_0_0_a2_36_0[8]),
	.Y(rdata_1_0_0_21_23[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_23[8] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_13[8]  (
	.A(N_632),
	.B(rdata_1_0_0_21_6[8]),
	.C(N_645),
	.D(rdata_1_0_0_21_0[8]),
	.Y(rdata_1_0_0_21_13[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_13[8] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_22[20]  (
	.A(N_337),
	.B(N_692),
	.C(N_516),
	.D(rdata_1_0_0_27_16[20]),
	.Y(rdata_1_0_0_27_22[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_22[20] .INIT=16'hFFF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_18[20]  (
	.A(N_692),
	.B(N_2465_i_0_o2_Z),
	.C(rdata_1_0_0_27_4[20]),
	.D(rdata_1_0_0_27_3[20]),
	.Y(rdata_1_0_0_27_18[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_18[20] .INIT=16'hFFF2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_21[10]  (
	.A(rdata_1_0_0_a2_44_0[5]),
	.B(rdata_1_i_i_0_17[10]),
	.C(rdata_1_i_i_0_9[10]),
	.D(N_1694_2),
	.Y(rdata_1_i_i_0_21[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_21[10] .INIT=16'hFEFC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_19[10]  (
	.A(N_602),
	.B(rdata_1_i_i_0_12[10]),
	.C(N_618),
	.D(rdata_1_i_i_0_1[10]),
	.Y(rdata_1_i_i_0_19[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_19[10] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_18[10]  (
	.A(N_605),
	.B(rdata_1_i_i_0_11[10]),
	.C(rdata_1_i_i_0_5[10]),
	.D(N_616),
	.Y(rdata_1_i_i_0_18[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_18[10] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_16[14]  (
	.A(addr[5]),
	.B(N_150),
	.C(N_1190),
	.D(N_1232),
	.Y(rdata_1_0_16[14])
);
defparam \imem_rom.mem_access.rdata_1_0_16[14] .INIT=16'hBA30;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_11[14]  (
	.A(addr[5]),
	.B(addr[8]),
	.C(rdata_1_0_6[14]),
	.D(N_299),
	.Y(rdata_1_0_11[14])
);
defparam \imem_rom.mem_access.rdata_1_0_11[14] .INIT=16'hF4F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_27[7]  (
	.A(N_577),
	.B(N_565),
	.C(rdata_1_i_i_0_21[7]),
	.D(rdata_1_i_i_0_13[7]),
	.Y(rdata_1_i_i_0_27[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_27[7] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_22[7]  (
	.A(N_337),
	.B(N_1961_2),
	.C(rdata_1_i_i_0_16[7]),
	.D(N_724),
	.Y(rdata_1_i_i_0_22[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_22[7] .INIT=16'hFDF0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_27[5]  (
	.A(N_3368),
	.B(rdata_1_0_0_a2_41_0[5]),
	.C(rdata_1_0_0_26_22[5]),
	.D(N_491),
	.Y(rdata_1_0_0_26_27[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_27[5] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_25[5]  (
	.A(N_489),
	.B(N_3352),
	.C(rdata_1_0_0_26_19[5]),
	.D(rdata_1_0_0_26_12[5]),
	.Y(rdata_1_0_0_26_25[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_25[5] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_20[5]  (
	.A(N_482),
	.B(rdata_1_0_0_26_2[5]),
	.C(rdata_1_0_0_26_3[5]),
	.D(rdata_1_0_0_26_16[5]),
	.Y(rdata_1_0_0_26_20[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_20[5] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13[30]  (
	.A(N_1103),
	.B(N_1060),
	.C(N_264),
	.D(N_988),
	.Y(rdata_1_0_13[30])
);
defparam \imem_rom.mem_access.rdata_1_0_13[30] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[30]  (
	.A(N_1076),
	.B(rdata_1_0_a16_0[30]),
	.C(rdata_1_0_2[30]),
	.D(N_1032),
	.Y(rdata_1_0_8[30])
);
defparam \imem_rom.mem_access.rdata_1_0_8[30] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_7[30]  (
	.A(N_2497_2),
	.B(rdata_1_0_o16_0_0_a2_1[30]),
	.C(rdata_1_0_1[30]),
	.D(N_1027),
	.Y(rdata_1_0_7[30])
);
defparam \imem_rom.mem_access.rdata_1_0_7[30] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_1[28]  (
	.A(N_2477_tz),
	.B(N_137_i),
	.C(rdata_1_0_0[28]),
	.D(rdata_1_0_0_a3_10[5]),
	.Y(rdata_1_0_1[28])
);
defparam \imem_rom.mem_access.rdata_1_0_1[28] .INIT=16'hF8F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_3[29]  (
	.A(N_139),
	.B(addr[4]),
	.C(N_1189),
	.D(N_1190),
	.Y(rdata_1_0_3[29])
);
defparam \imem_rom.mem_access.rdata_1_0_3[29] .INIT=16'hECA0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[29]  (
	.A(N_150),
	.B(N_1024),
	.C(N_2517_3),
	.D(rdata_1_0_0[29]),
	.Y(rdata_1_0_2[29])
);
defparam \imem_rom.mem_access.rdata_1_0_2[29] .INIT=16'hFFDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_14[2]  (
	.A(N_1081),
	.B(N_1128),
	.C(N_1098),
	.D(rdata_1_0_10[2]),
	.Y(rdata_1_0_14[2])
);
defparam \imem_rom.mem_access.rdata_1_0_14[2] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_11[2]  (
	.A(addr[4]),
	.B(N_137_i),
	.C(N_1103),
	.D(rdata_1_0_5[2]),
	.Y(rdata_1_0_11[2])
);
defparam \imem_rom.mem_access.rdata_1_0_11[2] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_16[16]  (
	.A(rdata_1_0_0_12[16]),
	.B(rdata_1_0_0_7[16]),
	.C(rdata_1_0_0_a26_23_1[16]),
	.D(N_2517_2),
	.Y(rdata_1_0_0_16[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_16[16] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_14[16]  (
	.A(N_1759_1),
	.B(rdata_1_0_0_a26_2_0[16]),
	.C(N_1354_1),
	.D(rdata_1_0_0_8[16]),
	.Y(rdata_1_0_0_14[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_14[16] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_14[25]  (
	.A(N_990),
	.B(N_389),
	.C(N_988),
	.D(N_1103),
	.Y(rdata_1_0_14[25])
);
defparam \imem_rom.mem_access.rdata_1_0_14[25] .INIT=16'hFBFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13[25]  (
	.A(N_150),
	.B(N_151_i),
	.C(rdata_1_0_9[25]),
	.D(N_2517_3),
	.Y(rdata_1_0_13[25])
);
defparam \imem_rom.mem_access.rdata_1_0_13[25] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_21[12]  (
	.A(rdata_1_0_0_23_a2_0[12]),
	.B(rdata_1_0_0_a2_19_0[8]),
	.C(N_692),
	.D(rdata_1_0_0_23_15[12]),
	.Y(rdata_1_0_0_23_21[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_21[12] .INIT=16'hFFE0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_19[12]  (
	.A(N_680),
	.B(N_538),
	.C(N_3386),
	.D(rdata_1_0_0_23_11[12]),
	.Y(rdata_1_0_0_23_19[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_19[12] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_18[12]  (
	.A(N_531),
	.B(rdata_1_0_0_23_6[12]),
	.C(N_550),
	.D(N_536),
	.Y(rdata_1_0_0_23_18[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_18[12] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_17[12]  (
	.A(rdata_1_0_0_23_1[12]),
	.B(N_549),
	.C(rdata_1_0_0_23_2[12]),
	.D(rdata_1_0_0_23_9[12]),
	.Y(rdata_1_0_0_23_17[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_17[12] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_18[6]  (
	.A(N_1422_1),
	.B(N_2510),
	.C(N_2517_3),
	.D(rdata_1_0_0_7[6]),
	.Y(rdata_1_0_0_18[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_18[6] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_13[6]  (
	.A(N_2220_i),
	.B(N_2497_2),
	.C(N_2487),
	.D(rdata_1_0_0_6[6]),
	.Y(rdata_1_0_0_13[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_13[6] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_11[26]  (
	.A(N_484),
	.B(N_1079),
	.C(rdata_1_0_5[26]),
	.D(rdata_1_0_4[26]),
	.Y(rdata_1_0_11[26])
);
defparam \imem_rom.mem_access.rdata_1_0_11[26] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23[9]  (
	.A(rdata_1_0_0_11[9]),
	.B(N_2226),
	.C(rdata_1_0_0_10[9]),
	.D(rdata_1_0_0_12[9]),
	.Y(rdata_1_0_0_23[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23[9] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_22[9]  (
	.A(N_1113),
	.B(rdata_1_0_0_17[9]),
	.C(N_2220_i),
	.D(N_2465_i_0_o2_Z),
	.Y(rdata_1_0_0_22[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_22[9] .INIT=16'hCCCE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_16[9]  (
	.A(N_2235),
	.B(N_2251),
	.C(rdata_1_0_0_7[9]),
	.D(rdata_1_0_0_1[9]),
	.Y(rdata_1_0_0_16[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_16[9] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21[15]  (
	.A(N_1851),
	.B(rdata_1_0_0_18[15]),
	.C(rdata_1_0_0_11[15]),
	.D(N_1858),
	.Y(rdata_1_0_0_21[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_15[15]  (
	.A(rdata_1_0_0_0[15]),
	.B(rdata_1_0_0_3[15]),
	.C(N_1857),
	.D(N_1859),
	.Y(rdata_1_0_0_15[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_15[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_9[15]  (
	.A(N_1842),
	.B(N_1864),
	.C(N_1843),
	.D(rdata_1_0_0_5[15]),
	.Y(rdata_1_0_0_9[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_9[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[24]  (
	.A(N_1227),
	.B(N_1107),
	.C(rdata_1_0_0[24]),
	.D(rdata_1_0_1[24]),
	.Y(rdata_1_0_8[24])
);
defparam \imem_rom.mem_access.rdata_1_0_8[24] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_21[4]  (
	.A(rdata_1_i_i_7[4]),
	.B(rdata_1_i_i_a30_1[4]),
	.C(rdata_1_i_i_15[4]),
	.D(N_2744),
	.Y(rdata_1_i_i_21[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_21[4] .INIT=16'hFEFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_12[21]  (
	.A(N_1108),
	.B(N_208),
	.C(N_908),
	.D(rdata_1_0_8[21]),
	.Y(rdata_1_0_12[21])
);
defparam \imem_rom.mem_access.rdata_1_0_12[21] .INIT=16'hFFF2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_7[21]  (
	.A(N_2734_2),
	.B(N_913),
	.C(rdata_1_0_a16_6_0[11]),
	.D(rdata_1_0_5[21]),
	.Y(rdata_1_0_7[21])
);
defparam \imem_rom.mem_access.rdata_1_0_7[21] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13[11]  (
	.A(N_317),
	.B(N_714),
	.C(N_1225),
	.D(rdata_1_0_8[11]),
	.Y(rdata_1_0_13[11])
);
defparam \imem_rom.mem_access.rdata_1_0_13[11] .INIT=16'hFFDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_2[3]  (
	.A(N_507),
	.B(N_510),
	.C(N_83),
	.D(N_1092),
	.Y(rdata_1_0_2[3])
);
defparam \imem_rom.mem_access.rdata_1_0_2[3] .INIT=16'hEFEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_13[23]  (
	.A(N_1338),
	.B(rdata_1_0_0_8[23]),
	.C(N_1345),
	.D(rdata_1_0_0_3[23]),
	.Y(rdata_1_0_0_13[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_13[23] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_20[13]  (
	.A(N_1943),
	.B(rdata_1_0_0_9[13]),
	.C(rdata_1_0_0_8[13]),
	.D(N_1960),
	.Y(rdata_1_0_0_20[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_20[13] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[19]  (
	.A(rdata_1_0_1[19]),
	.B(N_1304_i_i),
	.C(N_773),
	.D(N_1225),
	.Y(rdata_1_0_5[19])
);
defparam \imem_rom.mem_access.rdata_1_0_5[19] .INIT=16'hFBFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_9[17]  (
	.A(rdata_1_0_0_0[17]),
	.B(rdata_1_0_0_5[17]),
	.C(N_1345_1),
	.D(rdata_1_0_0_a20_6_1[17]),
	.Y(rdata_1_0_0_9[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_9[17] .INIT=16'hFEEE;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_o16[30]  (
	.A(N_1111),
	.B(N_176),
	.C(N_448),
	.Y(N_247)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[30] .INIT=8'hFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_0[24]  (
	.A(rdata_1_0_a16_0[3]),
	.B(N_1077),
	.C(N_1192),
	.D(N_1067),
	.Y(N_335)
);
defparam \imem_rom.mem_access.rdata_1_0_o16_0[24] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_a16_5[27]  (
	.A(rdata_1_0_o2_0[27]),
	.B(N_1827),
	.C(N_1047),
	.D(N_1048),
	.Y(N_1013)
);
defparam \imem_rom.mem_access.rdata_1_0_a16_5[27] .INIT=16'h3332;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_24[4]  (
	.A(rdata_1_i_i_14[4]),
	.B(rdata_1_i_i_11[4]),
	.C(rdata_1_i_i_13[4]),
	.D(rdata_1_i_i_12[4]),
	.Y(rdata_1_i_i_24[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_24[4] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_21[8]  (
	.A(rdata_1_0_0_21_9[8]),
	.B(rdata_1_0_0_21_8[8]),
	.C(rdata_1_0_0_21_11[8]),
	.D(rdata_1_0_0_21_10[8]),
	.Y(rdata_1_0_0_21_21[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_21[8] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_20[8]  (
	.A(addr[7]),
	.B(N_261),
	.C(N_692),
	.D(rdata_1_0_0_21_13[8]),
	.Y(rdata_1_0_0_21_20[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_20[8] .INIT=16'hFF10;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_24[20]  (
	.A(rdata_1_0_0_27_7[20]),
	.B(rdata_1_0_0_27_8[20]),
	.C(rdata_1_0_0_27_21[20]),
	.D(rdata_1_0_0_27_13[20]),
	.Y(rdata_1_0_0_27_24[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_24[20] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27_19[20]  (
	.A(N_531),
	.B(rdata_1_0_0_27_6[20]),
	.C(rdata_1_0_0_27_2[20]),
	.D(N_526),
	.Y(rdata_1_0_0_27_19[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27_19[20] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_27[10]  (
	.A(rdata_1_i_i_0_15[10]),
	.B(N_594),
	.C(rdata_1_i_i_0_14[10]),
	.D(N_332),
	.Y(rdata_1_i_i_0_27[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_27[10] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_23[10]  (
	.A(N_668),
	.B(N_1428_1),
	.C(N_3372),
	.D(rdata_1_i_i_0_19[10]),
	.Y(rdata_1_i_i_0_23[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_23[10] .INIT=16'hFFE0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_22[10]  (
	.A(addr[7]),
	.B(N_286),
	.C(N_3389),
	.D(rdata_1_i_i_0_18[10]),
	.Y(rdata_1_i_i_0_22[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_22[10] .INIT=16'hFF80;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_15[14]  (
	.A(N_139),
	.B(N_317),
	.C(rdata_1_0_11[14]),
	.D(N_1188),
	.Y(rdata_1_0_15[14])
);
defparam \imem_rom.mem_access.rdata_1_0_15[14] .INIT=16'hF7F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_12[14]  (
	.A(N_1696),
	.B(rdata_1_0_4[14]),
	.C(N_773),
	.D(rdata_1_0_2[14]),
	.Y(rdata_1_0_12[14])
);
defparam \imem_rom.mem_access.rdata_1_0_12[14] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_29[7]  (
	.A(rdata_1_0_0_a2_20_0[20]),
	.B(N_3368),
	.C(rdata_1_i_i_0_17[7]),
	.D(rdata_1_i_i_0_24[7]),
	.Y(rdata_1_i_i_0_29[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_29[7] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_26[5]  (
	.A(rdata_1_0_0_a26_14_1_0_o2[16]),
	.B(N_3387),
	.C(N_3339),
	.D(rdata_1_0_0_26_20[5]),
	.Y(rdata_1_0_0_26_26[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_26[5] .INIT=16'hFFF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26_24[5]  (
	.A(N_692),
	.B(N_1423_1_i_0),
	.C(rdata_1_0_0_26_10[5]),
	.D(rdata_1_0_0_26_9[5]),
	.Y(rdata_1_0_0_26_24[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26_24[5] .INIT=16'hFFF2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_12[30]  (
	.A(N_387),
	.B(N_1036),
	.C(N_1084),
	.D(rdata_1_0_8[30]),
	.Y(rdata_1_0_12[30])
);
defparam \imem_rom.mem_access.rdata_1_0_12[30] .INIT=16'hFFDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_11[30]  (
	.A(N_1008),
	.B(N_1029),
	.C(rdata_1_0_7[30]),
	.D(N_1030),
	.Y(rdata_1_0_11[30])
);
defparam \imem_rom.mem_access.rdata_1_0_11[30] .INIT=16'hFFFE;
// @36:61
  CFG3 \imem_rom.mem_access.rdata_1_0_2[28]  (
	.A(addr[4]),
	.B(N_1189),
	.C(rdata_1_0_1[28]),
	.Y(rdata_1_0_2[28])
);
defparam \imem_rom.mem_access.rdata_1_0_2[28] .INIT=8'hF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_17[2]  (
	.A(rdata_1_0_4[2]),
	.B(N_502),
	.C(rdata_1_0_8[2]),
	.D(rdata_1_0_14[2]),
	.Y(rdata_1_0_17[2])
);
defparam \imem_rom.mem_access.rdata_1_0_17[2] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_20[16]  (
	.A(N_1613_1_i_0),
	.B(N_2467_i_0_i),
	.C(rdata_1_0_0_16[16]),
	.D(N_1748),
	.Y(rdata_1_0_0_20[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_20[16] .INIT=16'hF1F0;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23_23[12]  (
	.A(N_541),
	.B(rdata_1_0_0_23_14[12]),
	.C(N_540),
	.D(rdata_1_0_0_23_19[12]),
	.Y(rdata_1_0_0_23_23[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23_23[12] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_17[6]  (
	.A(N_2504),
	.B(rdata_1_0_0_a2_25_0[20]),
	.C(rdata_1_0_0_13[6]),
	.D(N_1694_2),
	.Y(rdata_1_0_0_17[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0_17[6] .INIT=16'hFEFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_10[26]  (
	.A(N_150),
	.B(N_2517_3),
	.C(rdata_1_0_2[26]),
	.D(rdata_1_0_3[26]),
	.Y(rdata_1_0_10[26])
);
defparam \imem_rom.mem_access.rdata_1_0_10[26] .INIT=16'hFFF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21[9]  (
	.A(rdata_1_0_0_a31_1_1[9]),
	.B(N_2497_2),
	.C(rdata_1_0_0_a31_5_0[9]),
	.D(rdata_1_0_0_16[9]),
	.Y(rdata_1_0_0_21[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21[9] .INIT=16'hFFC8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_20[9]  (
	.A(rdata_1_0_0_14[9]),
	.B(rdata_1_0_0_a31_16_0[9]),
	.C(rdata_1_0_0_5[9]),
	.D(N_2243_1),
	.Y(rdata_1_0_0_20[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0_20[9] .INIT=16'hFEFA;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_23[4]  (
	.A(N_2734),
	.B(rdata_1_i_i_4[4]),
	.C(rdata_1_i_i_3[4]),
	.D(rdata_1_i_i_18[4]),
	.Y(rdata_1_i_i_23[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i_23[4] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_15[11]  (
	.A(N_701),
	.B(rdata_1_0_4[11]),
	.C(rdata_1_0_3[11]),
	.D(rdata_1_0_6[11]),
	.Y(rdata_1_0_15[11])
);
defparam \imem_rom.mem_access.rdata_1_0_15[11] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_8[27]  (
	.A(N_1007),
	.B(N_971),
	.C(rdata_1_0_1[27]),
	.D(rdata_1_0_5[27]),
	.Y(rdata_1_0_8[27])
);
defparam \imem_rom.mem_access.rdata_1_0_8[27] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_16[23]  (
	.A(N_355),
	.B(N_2422_1),
	.C(N_1351_2),
	.D(rdata_1_0_0_13[23]),
	.Y(rdata_1_0_0_16[23])
);
defparam \imem_rom.mem_access.rdata_1_0_0_16[23] .INIT=16'hFF40;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23[13]  (
	.A(rdata_1_0_0_a30_23_0[13]),
	.B(rdata_1_0_0_10[13]),
	.C(N_1981),
	.D(N_1949),
	.Y(rdata_1_0_0_23[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23[13] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[19]  (
	.A(rdata_1_0_a16_2_0[19]),
	.B(N_1113),
	.C(rdata_1_0_2[19]),
	.D(N_395),
	.Y(rdata_1_0_6[19])
);
defparam \imem_rom.mem_access.rdata_1_0_6[19] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_17[22]  (
	.A(rdata_1_0_0_3[22]),
	.B(rdata_1_0_0_15[22]),
	.C(rdata_1_0_0_9[22]),
	.D(rdata_1_0_0_4[22]),
	.Y(rdata_1_0_0_17[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0_17[22] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_14[17]  (
	.A(N_1689),
	.B(N_1696),
	.C(N_1694),
	.D(rdata_1_0_0_6[17]),
	.Y(rdata_1_0_0_14[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0_14[17] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16[29]  (
	.A(N_389),
	.B(addr[6]),
	.C(N_202),
	.D(N_1103),
	.Y(N_203)
);
defparam \imem_rom.mem_access.rdata_1_0_o16[29] .INIT=16'h7530;
// @36:60
  CFG3 \imem_rom.mem_access.rdata_1_i_i  (
	.A(rdata_1_i_0_24[18]),
	.B(rdata_1_i_0_25[18]),
	.C(rdata_1_i_0_23[18]),
	.Y(rdata_1_i_i)
);
defparam \imem_rom.mem_access.rdata_1_i_i .INIT=8'h01;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21_25[8]  (
	.A(N_630),
	.B(rdata_1_0_0_21_12[8]),
	.C(rdata_1_0_0_21_16[8]),
	.D(N_332),
	.Y(rdata_1_0_0_21_25[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21_25[8] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_26[10]  (
	.A(N_692),
	.B(rdata_1_i_i_0_23[10]),
	.C(N_2141_1),
	.D(N_3387),
	.Y(rdata_1_i_i_0_26[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_26[10] .INIT=16'hFCEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_18[14]  (
	.A(N_139),
	.B(rdata_1_0_10[14]),
	.C(N_245),
	.D(rdata_1_0_15[14]),
	.Y(rdata_1_0_18[14])
);
defparam \imem_rom.mem_access.rdata_1_0_18[14] .INIT=16'hFFDC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_4[31]  (
	.A(N_510),
	.B(N_1013),
	.C(addr[4]),
	.D(N_3385),
	.Y(rdata_1_0_0_4[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_4[31] .INIT=16'hFEEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0_30[7]  (
	.A(rdata_1_i_i_0_11[7]),
	.B(rdata_1_i_i_0_27[7]),
	.C(rdata_1_i_i_0_12[7]),
	.D(rdata_1_i_i_0_18[7]),
	.Y(rdata_1_i_i_0_30[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0_30[7] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_5[29]  (
	.A(N_3375),
	.B(rdata_1_0_3[29]),
	.C(N_510),
	.D(rdata_1_0_2[29]),
	.Y(rdata_1_0_5[29])
);
defparam \imem_rom.mem_access.rdata_1_0_5[29] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21[16]  (
	.A(N_1766_2),
	.B(N_145),
	.C(rdata_1_0_0_14[16]),
	.D(rdata_1_0_0_17[16]),
	.Y(rdata_1_0_0_21[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21[16] .INIT=16'hFFF2;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_20[15]  (
	.A(N_1853),
	.B(N_1854),
	.C(rdata_1_0_0_9[15]),
	.D(rdata_1_0_0_4[15]),
	.Y(rdata_1_0_0_20[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0_20[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_13[24]  (
	.A(N_335),
	.B(rdata_1_0_8[24]),
	.C(N_1232),
	.D(rdata_1_0_6[24]),
	.Y(rdata_1_0_13[24])
);
defparam \imem_rom.mem_access.rdata_1_0_13[24] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_o16_4[28]  (
	.A(N_208),
	.B(N_1140),
	.C(N_1013),
	.D(rdata_1_0_o16_2[28]),
	.Y(rdata_1_0_o16_4[28])
);
defparam \imem_rom.mem_access.rdata_1_0_o16_4[28] .INIT=16'hFFF4;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_6[3]  (
	.A(rdata_1_0_2[3]),
	.B(N_303),
	.C(N_317),
	.D(N_1233),
	.Y(rdata_1_0_6[3])
);
defparam \imem_rom.mem_access.rdata_1_0_6[3] .INIT=16'hEFEE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_9[27]  (
	.A(N_1008),
	.B(rdata_1_0_a16_4_0_a2[27]),
	.C(N_1013),
	.D(rdata_1_0_7[27]),
	.Y(rdata_1_0_9[27])
);
defparam \imem_rom.mem_access.rdata_1_0_9[27] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[19]  (
	.A(N_286),
	.B(N_1232),
	.C(rdata_1_0_5[19]),
	.D(rdata_1_0_6[19]),
	.Y(rdata_1[19])
);
defparam \imem_rom.mem_access.rdata_1_0[19] .INIT=16'hFFF8;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[11]  (
	.A(rdata_1_0_10[11]),
	.B(rdata_1_0_11[11]),
	.C(rdata_1_0_13[11]),
	.D(rdata_1_0_15[11]),
	.Y(rdata_1[11])
);
defparam \imem_rom.mem_access.rdata_1_0[11] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[22]  (
	.A(N_1435),
	.B(rdata_1_0_0_5[22]),
	.C(rdata_1_0_0_17[22]),
	.D(rdata_1_0_0_13[22]),
	.Y(rdata_1[22])
);
defparam \imem_rom.mem_access.rdata_1_0_0[22] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_15[25]  (
	.A(rdata_1_0_12[25]),
	.B(rdata_1_0_6[25]),
	.C(rdata_1_0_3[25]),
	.D(rdata_1_0_4[25]),
	.Y(rdata_1_0_15[25])
);
defparam \imem_rom.mem_access.rdata_1_0_15[25] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[23]  (
	.A(rdata_1_0_0_11[23]),
	.B(rdata_1_0_0_12[23]),
	.C(rdata_1_0_0_16[23]),
	.D(rdata_1_0_0_14[23]),
	.Y(rdata_1_0)
);
defparam \imem_rom.mem_access.rdata_1_0_0[23] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_20[14]  (
	.A(rdata_1_0_8[14]),
	.B(rdata_1_0_9[14]),
	.C(rdata_1_0_18[14]),
	.D(rdata_1_0_12[14]),
	.Y(rdata_1_0_20[14])
);
defparam \imem_rom.mem_access.rdata_1_0_20[14] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_5[31]  (
	.A(rdata_1_0_0_0[31]),
	.B(N_789_1),
	.C(N_1043),
	.D(N_1067),
	.Y(rdata_1_0_0_5[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_5[31] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_17[30]  (
	.A(N_247),
	.B(rdata_1_0_12[30]),
	.C(N_3375),
	.D(N_510),
	.Y(rdata_1_0_17[30])
);
defparam \imem_rom.mem_access.rdata_1_0_17[30] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_o3_0_4[31]  (
	.A(N_310),
	.B(N_789_1),
	.C(addr[4]),
	.D(rdata_1_0_0_o3_0_2[31]),
	.Y(rdata_1_0_0_o3_0_4[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0_o3_0_4[31] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[6]  (
	.A(rdata_1_0_0_16[6]),
	.B(rdata_1_0_0_17[6]),
	.C(rdata_1_0_0_15[6]),
	.D(rdata_1_0_0_18[6]),
	.Y(rdata_1[6])
);
defparam \imem_rom.mem_access.rdata_1_0_0[6] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[17]  (
	.A(rdata_1_0_0_12[17]),
	.B(rdata_1_0_0_8[17]),
	.C(rdata_1_0_0_9[17]),
	.D(rdata_1_0_0_14[17]),
	.Y(rdata_1[17])
);
defparam \imem_rom.mem_access.rdata_1_0_0[17] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[16]  (
	.A(N_1762),
	.B(rdata_1_0_0_15[16]),
	.C(rdata_1_0_0_21[16]),
	.D(rdata_1_0_0_20[16]),
	.Y(rdata_1[16])
);
defparam \imem_rom.mem_access.rdata_1_0_0[16] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[9]  (
	.A(rdata_1_0_0_22[9]),
	.B(rdata_1_0_0_21[9]),
	.C(rdata_1_0_0_20[9]),
	.D(rdata_1_0_0_23[9]),
	.Y(rdata_1[9])
);
defparam \imem_rom.mem_access.rdata_1_0_0[9] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[3]  (
	.A(rdata_1_0_1[3]),
	.B(N_260),
	.C(rdata_1_0_6[3]),
	.D(N_395),
	.Y(rdata_1[3])
);
defparam \imem_rom.mem_access.rdata_1_0[3] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i[4]  (
	.A(rdata_1_i_i_24[4]),
	.B(rdata_1_i_i_21[4]),
	.C(rdata_1_i_i_22[4]),
	.D(rdata_1_i_i_23[4]),
	.Y(rdata_1[4])
);
defparam \imem_rom.mem_access.rdata_1_i_i[4] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[13]  (
	.A(rdata_1_0_0_19[13]),
	.B(rdata_1_0_0_20[13]),
	.C(rdata_1_0_0_25[13]),
	.D(rdata_1_0_0_23[13]),
	.Y(rdata_1[13])
);
defparam \imem_rom.mem_access.rdata_1_0_0[13] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[24]  (
	.A(N_260),
	.B(rdata_1_0_13[24]),
	.C(rdata_1_0_7[24]),
	.D(N_264),
	.Y(rdata_1[24])
);
defparam \imem_rom.mem_access.rdata_1_0[24] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_26[5]  (
	.A(rdata_1_0_0_26_25[5]),
	.B(rdata_1_0_0_26_26[5]),
	.C(rdata_1_0_0_26_27[5]),
	.D(rdata_1_0_0_26_24[5]),
	.Y(rdata_1[5])
);
defparam \imem_rom.mem_access.rdata_1_0_0_26[5] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_23[12]  (
	.A(rdata_1_0_0_23_17[12]),
	.B(rdata_1_0_0_23_23[12]),
	.C(rdata_1_0_0_23_18[12]),
	.D(rdata_1_0_0_23_21[12]),
	.Y(rdata_1[12])
);
defparam \imem_rom.mem_access.rdata_1_0_0_23[12] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0[7]  (
	.A(rdata_1_i_i_0_22[7]),
	.B(rdata_1_i_i_0_30[7]),
	.C(rdata_1_i_i_0_29[7]),
	.D(rdata_1_i_i_0_23[7]),
	.Y(rdata_1[7])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0[7] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[21]  (
	.A(rdata_1_0_12[21]),
	.B(rdata_1_0_13[21]),
	.C(rdata_1_0_6[21]),
	.D(rdata_1_0_7[21]),
	.Y(rdata_1[21])
);
defparam \imem_rom.mem_access.rdata_1_0[21] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[15]  (
	.A(rdata_1_0_0_15[15]),
	.B(rdata_1_0_0_14[15]),
	.C(rdata_1_0_0_20[15]),
	.D(rdata_1_0_0_21[15]),
	.Y(rdata_1[15])
);
defparam \imem_rom.mem_access.rdata_1_0_0[15] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[27]  (
	.A(N_176),
	.B(N_1011),
	.C(rdata_1_0_9[27]),
	.D(rdata_1_0_8[27]),
	.Y(rdata_1[27])
);
defparam \imem_rom.mem_access.rdata_1_0[27] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[14]  (
	.A(N_1233),
	.B(rdata_1_0_20[14]),
	.C(N_1431_1),
	.D(rdata_1_0_16[14]),
	.Y(rdata_1[14])
);
defparam \imem_rom.mem_access.rdata_1_0[14] .INIT=16'hFFEC;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[30]  (
	.A(N_1011),
	.B(rdata_1_0_13[30]),
	.C(rdata_1_0_11[30]),
	.D(rdata_1_0_17[30]),
	.Y(rdata_1[30])
);
defparam \imem_rom.mem_access.rdata_1_0[30] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_27[20]  (
	.A(rdata_1_0_0_27_18[20]),
	.B(rdata_1_0_0_27_24[20]),
	.C(rdata_1_0_0_27_22[20]),
	.D(rdata_1_0_0_27_19[20]),
	.Y(rdata_1[20])
);
defparam \imem_rom.mem_access.rdata_1_0_0_27[20] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_i_i_0[10]  (
	.A(rdata_1_i_i_0_22[10]),
	.B(rdata_1_i_i_0_26[10]),
	.C(rdata_1_i_i_0_27[10]),
	.D(rdata_1_i_i_0_21[10]),
	.Y(rdata_1[10])
);
defparam \imem_rom.mem_access.rdata_1_i_i_0[10] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0_21[8]  (
	.A(rdata_1_0_0_21_25[8]),
	.B(rdata_1_0_0_21_20[8]),
	.C(rdata_1_0_0_21_23[8]),
	.D(rdata_1_0_0_21_21[8]),
	.Y(rdata_1[8])
);
defparam \imem_rom.mem_access.rdata_1_0_0_21[8] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[29]  (
	.A(N_203),
	.B(rdata_1_0_5[29]),
	.C(N_247),
	.D(rdata_1_0_o16_4[28]),
	.Y(rdata_1[29])
);
defparam \imem_rom.mem_access.rdata_1_0[29] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[25]  (
	.A(rdata_1_0_14[25]),
	.B(N_335),
	.C(rdata_1_0_15[25]),
	.D(rdata_1_0_13[25]),
	.Y(rdata_1[25])
);
defparam \imem_rom.mem_access.rdata_1_0[25] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0[28]  (
	.A(N_247),
	.B(rdata_1_0_2[28]),
	.C(rdata_1_0_o16_4[28]),
	.D(N_340),
	.Y(rdata_1[28])
);
defparam \imem_rom.mem_access.rdata_1_0[28] .INIT=16'hFFFE;
// @36:61
  CFG4 \imem_rom.mem_access.rdata_1_0_0[31]  (
	.A(rdata_1_0_0_5[31]),
	.B(N_789),
	.C(N_2497_2),
	.D(rdata_1_0_0_4[31]),
	.Y(rdata_1[31])
);
defparam \imem_rom.mem_access.rdata_1_0_0[31] .INIT=16'hFFEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_imem */

module neorv32_dmem (
  ben,
  data,
  rdata,
  addr,
  un1_neorv32_int_dmem_inst_0,
  rw,
  stb,
  FCCC_C0_0_GL0,
  rstn_sys,
  rden_1z
)
;
input [3:0] ben ;
input [31:0] data ;
output [31:0] rdata ;
input [12:2] addr ;
output un1_neorv32_int_dmem_inst_0 ;
input rw ;
input stb ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
output rden_1z ;
wire un1_neorv32_int_dmem_inst_0 ;
wire rw ;
wire stb ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire rden_1z ;
wire [8:8] mem_ram_b3_mem_ram_b3_0_0_A_DOUT;
wire [8:0] mem_ram_b3_mem_ram_b3_0_0_B_DOUT;
wire [8:8] mem_ram_b2_mem_ram_b2_0_0_A_DOUT;
wire [8:0] mem_ram_b2_mem_ram_b2_0_0_B_DOUT;
wire [8:8] mem_ram_b1_mem_ram_b1_0_0_A_DOUT;
wire [8:0] mem_ram_b1_mem_ram_b1_0_0_B_DOUT;
wire [8:8] mem_ram_b0_mem_ram_b0_0_0_A_DOUT;
wire [8:0] mem_ram_b0_mem_ram_b0_0_0_B_DOUT;
wire VCC ;
wire rden_2 ;
wire GND ;
wire un1_bus_req_i_4 ;
wire un1_bus_req_i_3 ;
wire un1_bus_req_i_2 ;
wire un1_bus_req_i_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
// @33:69
  SLE rden (
	.Q(rden_1z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(rden_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:69
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_int_dmem_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(stb),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:31
  RAM1K18 mem_ram_b3_mem_ram_b3_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, mem_ram_b3_mem_ram_b3_0_0_A_DOUT[8], rdata[31:24]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, mem_ram_b3_mem_ram_b3_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[31:24]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_4}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b3_mem_ram_b3_0_0.RAMINDEX="mem_ram_b3[31:24]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @33:31
  RAM1K18 mem_ram_b2_mem_ram_b2_0_0 (
	.A_DOUT({NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, mem_ram_b2_mem_ram_b2_0_0_A_DOUT[8], rdata[23:16]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, mem_ram_b2_mem_ram_b2_0_0_B_DOUT[8:0]}),
	.BUSY(NC37),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[23:16]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_3}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b2_mem_ram_b2_0_0.RAMINDEX="mem_ram_b2[23:16]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @33:31
  RAM1K18 mem_ram_b1_mem_ram_b1_0_0 (
	.A_DOUT({NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, mem_ram_b1_mem_ram_b1_0_0_A_DOUT[8], rdata[15:8]}),
	.B_DOUT({NC55, NC54, NC53, NC52, NC51, NC50, NC49, NC48, NC47, mem_ram_b1_mem_ram_b1_0_0_B_DOUT[8:0]}),
	.BUSY(NC56),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[15:8]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_2}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b1_mem_ram_b1_0_0.RAMINDEX="mem_ram_b1[15:8]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @33:31
  RAM1K18 mem_ram_b0_mem_ram_b0_0_0 (
	.A_DOUT({NC65, NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, mem_ram_b0_mem_ram_b0_0_0_A_DOUT[8], rdata[7:0]}),
	.B_DOUT({NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, mem_ram_b0_mem_ram_b0_0_0_B_DOUT[8:0]}),
	.BUSY(NC75),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, data[7:0]}),
	.A_ADDR({addr[12:2], GND, GND, GND}),
	.A_WEN({GND, un1_bus_req_i_1}),
	.B_CLK(GND),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(VCC),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(VCC),
	.SII_LOCK(GND)
);
defparam mem_ram_b0_mem_ram_b0_0_0.RAMINDEX="mem_ram_b0[7:0]%2048-2048%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @33:40
  CFG3 \mem_access.un1_bus_req_i_4  (
	.A(ben[3]),
	.B(rw),
	.C(stb),
	.Y(un1_bus_req_i_4)
);
defparam \mem_access.un1_bus_req_i_4 .INIT=8'h80;
// @33:40
  CFG3 \mem_access.un1_bus_req_i_3  (
	.A(ben[2]),
	.B(rw),
	.C(stb),
	.Y(un1_bus_req_i_3)
);
defparam \mem_access.un1_bus_req_i_3 .INIT=8'h80;
// @33:40
  CFG3 \mem_access.un1_bus_req_i_2  (
	.A(ben[1]),
	.B(rw),
	.C(stb),
	.Y(un1_bus_req_i_2)
);
defparam \mem_access.un1_bus_req_i_2 .INIT=8'h80;
// @33:40
  CFG3 \mem_access.un1_bus_req_i_1  (
	.A(ben[0]),
	.B(rw),
	.C(stb),
	.Y(un1_bus_req_i_1)
);
defparam \mem_access.un1_bus_req_i_1 .INIT=8'h80;
// @33:73
  CFG2 \bus_feedback.rden_2  (
	.A(stb),
	.B(rw),
	.Y(rden_2)
);
defparam \bus_feedback.rden_2 .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_dmem */

module neorv32_gpio (
  addr,
  data_0,
  data,
  un1_neorv32_bus_io_switch_inst_4_0,
  un1_neorv32_gpio_inst_0,
  rw,
  dout8,
  led0_c,
  led1_c,
  led2_c,
  led3_c,
  led4_c,
  led5_c,
  led6_c,
  led7_c,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [3:2] addr ;
output [7:0] data_0 ;
input [7:0] data ;
input un1_neorv32_bus_io_switch_inst_4_0 ;
output un1_neorv32_gpio_inst_0 ;
input rw ;
output dout8 ;
output led0_c ;
output led1_c ;
output led2_c ;
output led3_c ;
output led4_c ;
output led5_c ;
output led6_c ;
output led7_c ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire un1_neorv32_bus_io_switch_inst_4_0 ;
wire un1_neorv32_gpio_inst_0 ;
wire rw ;
wire dout8 ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [7:0] data_8;
wire VCC ;
wire GND ;
wire dout_0_sqmuxa_1_Z ;
// @34:42
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_gpio_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_neorv32_bus_io_switch_inst_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[7]  (
	.Q(led7_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[6]  (
	.Q(led6_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[5]  (
	.Q(led5_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[5]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[4]  (
	.Q(led4_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[3]  (
	.Q(led3_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[2]  (
	.Q(led2_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[1]  (
	.Q(led1_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \dout[0]  (
	.Q(led0_c),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(dout_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:42
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  CFG4 \bus_rsp_o.data_RNO[7]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led7_c),
	.D(rw),
	.Y(data_8[7])
);
defparam \bus_rsp_o.data_RNO[7] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[6]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led6_c),
	.D(rw),
	.Y(data_8[6])
);
defparam \bus_rsp_o.data_RNO[6] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[5]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led5_c),
	.D(rw),
	.Y(data_8[5])
);
defparam \bus_rsp_o.data_RNO[5] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[4]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led4_c),
	.D(rw),
	.Y(data_8[4])
);
defparam \bus_rsp_o.data_RNO[4] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[3]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led3_c),
	.D(rw),
	.Y(data_8[3])
);
defparam \bus_rsp_o.data_RNO[3] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[2]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led2_c),
	.D(rw),
	.Y(data_8[2])
);
defparam \bus_rsp_o.data_RNO[2] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[1]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led1_c),
	.D(rw),
	.Y(data_8[1])
);
defparam \bus_rsp_o.data_RNO[1] .INIT=16'h0080;
// @34:59
  CFG4 \bus_rsp_o.data_RNO[0]  (
	.A(dout8),
	.B(un1_neorv32_bus_io_switch_inst_4_0),
	.C(led0_c),
	.D(rw),
	.Y(data_8[0])
);
defparam \bus_rsp_o.data_RNO[0] .INIT=16'h0080;
// @34:52
  CFG2 \bus_access.dout8  (
	.A(addr[3]),
	.B(addr[2]),
	.Y(dout8)
);
defparam \bus_access.dout8 .INIT=4'h2;
// @34:52
  CFG3 dout_0_sqmuxa_1 (
	.A(rw),
	.B(dout8),
	.C(un1_neorv32_bus_io_switch_inst_4_0),
	.Y(dout_0_sqmuxa_1_Z)
);
defparam dout_0_sqmuxa_1.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_gpio */

module neorv32_mtime (
  addr,
  data_0,
  data,
  un1_neorv32_bus_io_switch_inst_12_0,
  un1_neorv32_mtime_inst_0,
  rw,
  mtime_irq,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input [3:2] addr ;
output [31:0] data_0 ;
input [31:0] data ;
input un1_neorv32_bus_io_switch_inst_12_0 ;
output un1_neorv32_mtime_inst_0 ;
input rw ;
output mtime_irq ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire un1_neorv32_bus_io_switch_inst_12_0 ;
wire un1_neorv32_mtime_inst_0 ;
wire rw ;
wire mtime_irq ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [31:0] mtime_hi_Z;
wire [31:31] mtime_hi_s_Z;
wire [30:0] mtime_hi_s;
wire [31:0] mtime_lo_Z;
wire [31:0] mtime_lo_lm;
wire [0:0] carry_Z;
wire [0:0] carry_3;
wire [31:0] mtimecmp_lo_Z;
wire [31:0] mtimecmp_hi_Z;
wire [31:0] data_4;
wire [1:0] mtime_we_Z;
wire [1:0] mtime_we_3;
wire [0:0] mtime_hi_cry_cy_S;
wire [0:0] mtime_hi_cry_cy_Y;
wire [30:0] mtime_hi_cry_Z;
wire [30:0] mtime_hi_cry_Y;
wire [31:31] mtime_hi_s_FCO;
wire [31:31] mtime_hi_s_Y;
wire [15:0] un2_cmp_hi_eq_0_data_tmp;
wire [15:0] un2_cmp_lo_eq_0_data_tmp;
wire [31:1] mtime_lo_cry_Z;
wire [31:1] mtime_lo_s;
wire [31:1] mtime_lo_cry_Y;
wire [31:0] data_4_2_1_0_co1;
wire [31:0] data_4_2_1_wmux_0_S;
wire [31:0] data_4_2_1_0_y0;
wire [31:0] data_4_2_1_0_co0;
wire [31:0] data_4_2_1_0_wmux_S;
wire VCC ;
wire mtime_hie ;
wire GND ;
wire irq_o_1 ;
wire cmp_lo_ge_Z ;
wire cmp_lo_ge_1 ;
wire mtimecmp_hi_0_sqmuxa_Z ;
wire mtimecmp_hi_1_sqmuxa_Z ;
wire mtime_hi_cry_cy ;
wire un2_cmp_hi_gt_cry_0_Z ;
wire un2_cmp_hi_gt_cry_0_S ;
wire un2_cmp_hi_gt_cry_0_Y ;
wire un2_cmp_hi_gt_cry_1_Z ;
wire un2_cmp_hi_gt_cry_1_S ;
wire un2_cmp_hi_gt_cry_1_Y ;
wire un2_cmp_hi_gt_cry_2_Z ;
wire un2_cmp_hi_gt_cry_2_S ;
wire un2_cmp_hi_gt_cry_2_Y ;
wire un2_cmp_hi_gt_cry_3_Z ;
wire un2_cmp_hi_gt_cry_3_S ;
wire un2_cmp_hi_gt_cry_3_Y ;
wire un2_cmp_hi_gt_cry_4_Z ;
wire un2_cmp_hi_gt_cry_4_S ;
wire un2_cmp_hi_gt_cry_4_Y ;
wire un2_cmp_hi_gt_cry_5_Z ;
wire un2_cmp_hi_gt_cry_5_S ;
wire un2_cmp_hi_gt_cry_5_Y ;
wire un2_cmp_hi_gt_cry_6_Z ;
wire un2_cmp_hi_gt_cry_6_S ;
wire un2_cmp_hi_gt_cry_6_Y ;
wire un2_cmp_hi_gt_cry_7_Z ;
wire un2_cmp_hi_gt_cry_7_S ;
wire un2_cmp_hi_gt_cry_7_Y ;
wire un2_cmp_hi_gt_cry_8_Z ;
wire un2_cmp_hi_gt_cry_8_S ;
wire un2_cmp_hi_gt_cry_8_Y ;
wire un2_cmp_hi_gt_cry_9_Z ;
wire un2_cmp_hi_gt_cry_9_S ;
wire un2_cmp_hi_gt_cry_9_Y ;
wire un2_cmp_hi_gt_cry_10_Z ;
wire un2_cmp_hi_gt_cry_10_S ;
wire un2_cmp_hi_gt_cry_10_Y ;
wire un2_cmp_hi_gt_cry_11_Z ;
wire un2_cmp_hi_gt_cry_11_S ;
wire un2_cmp_hi_gt_cry_11_Y ;
wire un2_cmp_hi_gt_cry_12_Z ;
wire un2_cmp_hi_gt_cry_12_S ;
wire un2_cmp_hi_gt_cry_12_Y ;
wire un2_cmp_hi_gt_cry_13_Z ;
wire un2_cmp_hi_gt_cry_13_S ;
wire un2_cmp_hi_gt_cry_13_Y ;
wire un2_cmp_hi_gt_cry_14_Z ;
wire un2_cmp_hi_gt_cry_14_S ;
wire un2_cmp_hi_gt_cry_14_Y ;
wire un2_cmp_hi_gt_cry_15_Z ;
wire un2_cmp_hi_gt_cry_15_S ;
wire un2_cmp_hi_gt_cry_15_Y ;
wire un2_cmp_hi_gt_cry_16_Z ;
wire un2_cmp_hi_gt_cry_16_S ;
wire un2_cmp_hi_gt_cry_16_Y ;
wire un2_cmp_hi_gt_cry_17_Z ;
wire un2_cmp_hi_gt_cry_17_S ;
wire un2_cmp_hi_gt_cry_17_Y ;
wire un2_cmp_hi_gt_cry_18_Z ;
wire un2_cmp_hi_gt_cry_18_S ;
wire un2_cmp_hi_gt_cry_18_Y ;
wire un2_cmp_hi_gt_cry_19_Z ;
wire un2_cmp_hi_gt_cry_19_S ;
wire un2_cmp_hi_gt_cry_19_Y ;
wire un2_cmp_hi_gt_cry_20_Z ;
wire un2_cmp_hi_gt_cry_20_S ;
wire un2_cmp_hi_gt_cry_20_Y ;
wire un2_cmp_hi_gt_cry_21_Z ;
wire un2_cmp_hi_gt_cry_21_S ;
wire un2_cmp_hi_gt_cry_21_Y ;
wire un2_cmp_hi_gt_cry_22_Z ;
wire un2_cmp_hi_gt_cry_22_S ;
wire un2_cmp_hi_gt_cry_22_Y ;
wire un2_cmp_hi_gt_cry_23_Z ;
wire un2_cmp_hi_gt_cry_23_S ;
wire un2_cmp_hi_gt_cry_23_Y ;
wire un2_cmp_hi_gt_cry_24_Z ;
wire un2_cmp_hi_gt_cry_24_S ;
wire un2_cmp_hi_gt_cry_24_Y ;
wire un2_cmp_hi_gt_cry_25_Z ;
wire un2_cmp_hi_gt_cry_25_S ;
wire un2_cmp_hi_gt_cry_25_Y ;
wire un2_cmp_hi_gt_cry_26_Z ;
wire un2_cmp_hi_gt_cry_26_S ;
wire un2_cmp_hi_gt_cry_26_Y ;
wire un2_cmp_hi_gt_cry_27_Z ;
wire un2_cmp_hi_gt_cry_27_S ;
wire un2_cmp_hi_gt_cry_27_Y ;
wire un2_cmp_hi_gt_cry_28_Z ;
wire un2_cmp_hi_gt_cry_28_S ;
wire un2_cmp_hi_gt_cry_28_Y ;
wire un2_cmp_hi_gt_cry_29_Z ;
wire un2_cmp_hi_gt_cry_29_S ;
wire un2_cmp_hi_gt_cry_29_Y ;
wire un2_cmp_hi_gt_cry_30_Z ;
wire un2_cmp_hi_gt_cry_30_S ;
wire un2_cmp_hi_gt_cry_30_Y ;
wire un2_cmp_hi_gt_cry_31_Z ;
wire un2_cmp_hi_gt_cry_31_S ;
wire un2_cmp_hi_gt_cry_31_Y ;
wire un2_cmp_lo_gt_cry_0_Z ;
wire un2_cmp_lo_gt_cry_0_S ;
wire un2_cmp_lo_gt_cry_0_Y ;
wire un2_cmp_lo_gt_cry_1_Z ;
wire un2_cmp_lo_gt_cry_1_S ;
wire un2_cmp_lo_gt_cry_1_Y ;
wire un2_cmp_lo_gt_cry_2_Z ;
wire un2_cmp_lo_gt_cry_2_S ;
wire un2_cmp_lo_gt_cry_2_Y ;
wire un2_cmp_lo_gt_cry_3_Z ;
wire un2_cmp_lo_gt_cry_3_S ;
wire un2_cmp_lo_gt_cry_3_Y ;
wire un2_cmp_lo_gt_cry_4_Z ;
wire un2_cmp_lo_gt_cry_4_S ;
wire un2_cmp_lo_gt_cry_4_Y ;
wire un2_cmp_lo_gt_cry_5_Z ;
wire un2_cmp_lo_gt_cry_5_S ;
wire un2_cmp_lo_gt_cry_5_Y ;
wire un2_cmp_lo_gt_cry_6_Z ;
wire un2_cmp_lo_gt_cry_6_S ;
wire un2_cmp_lo_gt_cry_6_Y ;
wire un2_cmp_lo_gt_cry_7_Z ;
wire un2_cmp_lo_gt_cry_7_S ;
wire un2_cmp_lo_gt_cry_7_Y ;
wire un2_cmp_lo_gt_cry_8_Z ;
wire un2_cmp_lo_gt_cry_8_S ;
wire un2_cmp_lo_gt_cry_8_Y ;
wire un2_cmp_lo_gt_cry_9_Z ;
wire un2_cmp_lo_gt_cry_9_S ;
wire un2_cmp_lo_gt_cry_9_Y ;
wire un2_cmp_lo_gt_cry_10_Z ;
wire un2_cmp_lo_gt_cry_10_S ;
wire un2_cmp_lo_gt_cry_10_Y ;
wire un2_cmp_lo_gt_cry_11_Z ;
wire un2_cmp_lo_gt_cry_11_S ;
wire un2_cmp_lo_gt_cry_11_Y ;
wire un2_cmp_lo_gt_cry_12_Z ;
wire un2_cmp_lo_gt_cry_12_S ;
wire un2_cmp_lo_gt_cry_12_Y ;
wire un2_cmp_lo_gt_cry_13_Z ;
wire un2_cmp_lo_gt_cry_13_S ;
wire un2_cmp_lo_gt_cry_13_Y ;
wire un2_cmp_lo_gt_cry_14_Z ;
wire un2_cmp_lo_gt_cry_14_S ;
wire un2_cmp_lo_gt_cry_14_Y ;
wire un2_cmp_lo_gt_cry_15_Z ;
wire un2_cmp_lo_gt_cry_15_S ;
wire un2_cmp_lo_gt_cry_15_Y ;
wire un2_cmp_lo_gt_cry_16_Z ;
wire un2_cmp_lo_gt_cry_16_S ;
wire un2_cmp_lo_gt_cry_16_Y ;
wire un2_cmp_lo_gt_cry_17_Z ;
wire un2_cmp_lo_gt_cry_17_S ;
wire un2_cmp_lo_gt_cry_17_Y ;
wire un2_cmp_lo_gt_cry_18_Z ;
wire un2_cmp_lo_gt_cry_18_S ;
wire un2_cmp_lo_gt_cry_18_Y ;
wire un2_cmp_lo_gt_cry_19_Z ;
wire un2_cmp_lo_gt_cry_19_S ;
wire un2_cmp_lo_gt_cry_19_Y ;
wire un2_cmp_lo_gt_cry_20_Z ;
wire un2_cmp_lo_gt_cry_20_S ;
wire un2_cmp_lo_gt_cry_20_Y ;
wire un2_cmp_lo_gt_cry_21_Z ;
wire un2_cmp_lo_gt_cry_21_S ;
wire un2_cmp_lo_gt_cry_21_Y ;
wire un2_cmp_lo_gt_cry_22_Z ;
wire un2_cmp_lo_gt_cry_22_S ;
wire un2_cmp_lo_gt_cry_22_Y ;
wire un2_cmp_lo_gt_cry_23_Z ;
wire un2_cmp_lo_gt_cry_23_S ;
wire un2_cmp_lo_gt_cry_23_Y ;
wire un2_cmp_lo_gt_cry_24_Z ;
wire un2_cmp_lo_gt_cry_24_S ;
wire un2_cmp_lo_gt_cry_24_Y ;
wire un2_cmp_lo_gt_cry_25_Z ;
wire un2_cmp_lo_gt_cry_25_S ;
wire un2_cmp_lo_gt_cry_25_Y ;
wire un2_cmp_lo_gt_cry_26_Z ;
wire un2_cmp_lo_gt_cry_26_S ;
wire un2_cmp_lo_gt_cry_26_Y ;
wire un2_cmp_lo_gt_cry_27_Z ;
wire un2_cmp_lo_gt_cry_27_S ;
wire un2_cmp_lo_gt_cry_27_Y ;
wire un2_cmp_lo_gt_cry_28_Z ;
wire un2_cmp_lo_gt_cry_28_S ;
wire un2_cmp_lo_gt_cry_28_Y ;
wire un2_cmp_lo_gt_cry_29_Z ;
wire un2_cmp_lo_gt_cry_29_S ;
wire un2_cmp_lo_gt_cry_29_Y ;
wire un2_cmp_lo_gt_cry_30_Z ;
wire un2_cmp_lo_gt_cry_30_S ;
wire un2_cmp_lo_gt_cry_30_Y ;
wire un2_cmp_lo_gt_cry_31_Z ;
wire un2_cmp_lo_gt_cry_31_S ;
wire un2_cmp_lo_gt_cry_31_Y ;
wire irq_o_1_RNO_14_S ;
wire irq_o_1_RNO_14_Y ;
wire irq_o_1_RNO_13_S ;
wire irq_o_1_RNO_13_Y ;
wire irq_o_1_RNO_12_S ;
wire irq_o_1_RNO_12_Y ;
wire irq_o_1_RNO_11_S ;
wire irq_o_1_RNO_11_Y ;
wire irq_o_1_RNO_10_S ;
wire irq_o_1_RNO_10_Y ;
wire irq_o_1_RNO_9_S ;
wire irq_o_1_RNO_9_Y ;
wire irq_o_1_RNO_8_S ;
wire irq_o_1_RNO_8_Y ;
wire irq_o_1_RNO_7_S ;
wire irq_o_1_RNO_7_Y ;
wire irq_o_1_RNO_6_S ;
wire irq_o_1_RNO_6_Y ;
wire irq_o_1_RNO_5_S ;
wire irq_o_1_RNO_5_Y ;
wire irq_o_1_RNO_4_S ;
wire irq_o_1_RNO_4_Y ;
wire irq_o_1_RNO_3_S ;
wire irq_o_1_RNO_3_Y ;
wire irq_o_1_RNO_2_S ;
wire irq_o_1_RNO_2_Y ;
wire irq_o_1_RNO_1_S ;
wire irq_o_1_RNO_1_Y ;
wire irq_o_1_RNO_0_S ;
wire irq_o_1_RNO_0_Y ;
wire irq_o_1_RNO_S ;
wire irq_o_1_RNO_Y ;
wire cmp_lo_ge_1_RNO_14_S ;
wire cmp_lo_ge_1_RNO_14_Y ;
wire cmp_lo_ge_1_RNO_13_S ;
wire cmp_lo_ge_1_RNO_13_Y ;
wire cmp_lo_ge_1_RNO_12_S ;
wire cmp_lo_ge_1_RNO_12_Y ;
wire cmp_lo_ge_1_RNO_11_S ;
wire cmp_lo_ge_1_RNO_11_Y ;
wire cmp_lo_ge_1_RNO_10_S ;
wire cmp_lo_ge_1_RNO_10_Y ;
wire cmp_lo_ge_1_RNO_9_S ;
wire cmp_lo_ge_1_RNO_9_Y ;
wire cmp_lo_ge_1_RNO_8_S ;
wire cmp_lo_ge_1_RNO_8_Y ;
wire cmp_lo_ge_1_RNO_7_S ;
wire cmp_lo_ge_1_RNO_7_Y ;
wire cmp_lo_ge_1_RNO_6_S ;
wire cmp_lo_ge_1_RNO_6_Y ;
wire cmp_lo_ge_1_RNO_5_S ;
wire cmp_lo_ge_1_RNO_5_Y ;
wire cmp_lo_ge_1_RNO_4_S ;
wire cmp_lo_ge_1_RNO_4_Y ;
wire cmp_lo_ge_1_RNO_3_S ;
wire cmp_lo_ge_1_RNO_3_Y ;
wire cmp_lo_ge_1_RNO_2_S ;
wire cmp_lo_ge_1_RNO_2_Y ;
wire cmp_lo_ge_1_RNO_1_S ;
wire cmp_lo_ge_1_RNO_1_Y ;
wire cmp_lo_ge_1_RNO_0_S ;
wire cmp_lo_ge_1_RNO_0_Y ;
wire cmp_lo_ge_1_RNO_S ;
wire cmp_lo_ge_1_RNO_Y ;
wire mtime_lo_s_1391_FCO ;
wire mtime_lo_s_1391_S ;
wire mtime_lo_s_1391_Y ;
wire N_292 ;
wire N_279 ;
wire N_293 ;
wire N_278 ;
wire N_283 ;
wire N_288 ;
wire N_289 ;
wire N_275 ;
wire N_302 ;
wire N_280 ;
wire N_297 ;
wire N_284 ;
wire N_272 ;
wire N_276 ;
wire N_274 ;
wire N_277 ;
wire N_285 ;
wire N_296 ;
wire N_282 ;
wire N_287 ;
wire N_299 ;
wire N_273 ;
wire N_301 ;
wire N_290 ;
wire N_298 ;
wire N_300 ;
wire N_294 ;
wire N_303 ;
wire N_281 ;
wire N_286 ;
wire N_295 ;
wire N_291 ;
wire data8 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @48:90
  SLE \mtime_hi[31]  (
	.Q(mtime_hi_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s_Z[31]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[30]  (
	.Q(mtime_hi_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[30]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[29]  (
	.Q(mtime_hi_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[29]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[28]  (
	.Q(mtime_hi_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[28]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[27]  (
	.Q(mtime_hi_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[27]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[26]  (
	.Q(mtime_hi_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[26]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[25]  (
	.Q(mtime_hi_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[25]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[24]  (
	.Q(mtime_hi_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[24]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[23]  (
	.Q(mtime_hi_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[23]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[22]  (
	.Q(mtime_hi_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[22]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[21]  (
	.Q(mtime_hi_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[21]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[20]  (
	.Q(mtime_hi_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[20]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[19]  (
	.Q(mtime_hi_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[19]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[18]  (
	.Q(mtime_hi_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[18]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[17]  (
	.Q(mtime_hi_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[17]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[16]  (
	.Q(mtime_hi_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[16]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[15]  (
	.Q(mtime_hi_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[15]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[14]  (
	.Q(mtime_hi_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[14]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[13]  (
	.Q(mtime_hi_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[13]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[12]  (
	.Q(mtime_hi_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[12]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[11]  (
	.Q(mtime_hi_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[11]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[10]  (
	.Q(mtime_hi_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[10]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[9]  (
	.Q(mtime_hi_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[9]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[8]  (
	.Q(mtime_hi_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[8]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[7]  (
	.Q(mtime_hi_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[7]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[6]  (
	.Q(mtime_hi_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[6]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[5]  (
	.Q(mtime_hi_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[5]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[4]  (
	.Q(mtime_hi_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[4]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[3]  (
	.Q(mtime_hi_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[3]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[2]  (
	.Q(mtime_hi_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[2]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[1]  (
	.Q(mtime_hi_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[1]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_hi[0]  (
	.Q(mtime_hi_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_hi_s[0]),
	.EN(mtime_hie),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[31]  (
	.Q(mtime_lo_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[30]  (
	.Q(mtime_lo_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[29]  (
	.Q(mtime_lo_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[28]  (
	.Q(mtime_lo_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[27]  (
	.Q(mtime_lo_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[26]  (
	.Q(mtime_lo_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[25]  (
	.Q(mtime_lo_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[24]  (
	.Q(mtime_lo_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[23]  (
	.Q(mtime_lo_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[22]  (
	.Q(mtime_lo_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[21]  (
	.Q(mtime_lo_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[20]  (
	.Q(mtime_lo_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[19]  (
	.Q(mtime_lo_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[18]  (
	.Q(mtime_lo_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[17]  (
	.Q(mtime_lo_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[16]  (
	.Q(mtime_lo_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[15]  (
	.Q(mtime_lo_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[14]  (
	.Q(mtime_lo_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[13]  (
	.Q(mtime_lo_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[12]  (
	.Q(mtime_lo_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[11]  (
	.Q(mtime_lo_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[10]  (
	.Q(mtime_lo_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[9]  (
	.Q(mtime_lo_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[8]  (
	.Q(mtime_lo_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[7]  (
	.Q(mtime_lo_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[6]  (
	.Q(mtime_lo_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[5]  (
	.Q(mtime_lo_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[4]  (
	.Q(mtime_lo_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[3]  (
	.Q(mtime_lo_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[2]  (
	.Q(mtime_lo_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[1]  (
	.Q(mtime_lo_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \mtime_lo[0]  (
	.Q(mtime_lo_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_lo_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  SLE \carry[0]  (
	.Q(carry_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(carry_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:136
  SLE irq_o (
	.Q(mtime_irq),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(irq_o_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:136
  SLE cmp_lo_ge (
	.Q(cmp_lo_ge_Z),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cmp_lo_ge_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_mtime_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_neorv32_bus_io_switch_inst_12_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[13]  (
	.Q(mtimecmp_lo_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[13]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[12]  (
	.Q(mtimecmp_lo_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[12]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[11]  (
	.Q(mtimecmp_lo_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[11]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[10]  (
	.Q(mtimecmp_lo_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[10]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[9]  (
	.Q(mtimecmp_lo_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[9]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[8]  (
	.Q(mtimecmp_lo_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[8]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[7]  (
	.Q(mtimecmp_lo_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[6]  (
	.Q(mtimecmp_lo_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[5]  (
	.Q(mtimecmp_lo_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[5]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[4]  (
	.Q(mtimecmp_lo_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[3]  (
	.Q(mtimecmp_lo_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[2]  (
	.Q(mtimecmp_lo_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[1]  (
	.Q(mtimecmp_lo_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[0]  (
	.Q(mtimecmp_lo_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[28]  (
	.Q(mtimecmp_lo_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[28]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[27]  (
	.Q(mtimecmp_lo_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[27]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[26]  (
	.Q(mtimecmp_lo_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[26]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[25]  (
	.Q(mtimecmp_lo_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[25]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[24]  (
	.Q(mtimecmp_lo_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[24]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[23]  (
	.Q(mtimecmp_lo_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[23]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[22]  (
	.Q(mtimecmp_lo_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[22]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[21]  (
	.Q(mtimecmp_lo_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[21]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[20]  (
	.Q(mtimecmp_lo_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[20]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[19]  (
	.Q(mtimecmp_lo_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[19]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[18]  (
	.Q(mtimecmp_lo_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[18]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[17]  (
	.Q(mtimecmp_lo_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[17]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[16]  (
	.Q(mtimecmp_lo_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[16]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[15]  (
	.Q(mtimecmp_lo_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[15]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[14]  (
	.Q(mtimecmp_lo_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[14]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[11]  (
	.Q(mtimecmp_hi_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[11]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[10]  (
	.Q(mtimecmp_hi_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[10]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[9]  (
	.Q(mtimecmp_hi_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[9]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[8]  (
	.Q(mtimecmp_hi_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[8]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[7]  (
	.Q(mtimecmp_hi_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[6]  (
	.Q(mtimecmp_hi_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[5]  (
	.Q(mtimecmp_hi_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[5]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[4]  (
	.Q(mtimecmp_hi_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[3]  (
	.Q(mtimecmp_hi_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[2]  (
	.Q(mtimecmp_hi_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[1]  (
	.Q(mtimecmp_hi_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[0]  (
	.Q(mtimecmp_hi_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[31]  (
	.Q(mtimecmp_lo_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[31]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[30]  (
	.Q(mtimecmp_lo_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[30]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_lo[29]  (
	.Q(mtimecmp_lo_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[29]),
	.EN(mtimecmp_hi_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[26]  (
	.Q(mtimecmp_hi_Z[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[26]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[25]  (
	.Q(mtimecmp_hi_Z[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[25]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[24]  (
	.Q(mtimecmp_hi_Z[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[24]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[23]  (
	.Q(mtimecmp_hi_Z[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[23]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[22]  (
	.Q(mtimecmp_hi_Z[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[22]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[21]  (
	.Q(mtimecmp_hi_Z[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[21]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[20]  (
	.Q(mtimecmp_hi_Z[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[20]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[19]  (
	.Q(mtimecmp_hi_Z[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[19]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[18]  (
	.Q(mtimecmp_hi_Z[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[18]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[17]  (
	.Q(mtimecmp_hi_Z[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[17]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[16]  (
	.Q(mtimecmp_hi_Z[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[16]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[15]  (
	.Q(mtimecmp_hi_Z[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[15]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[14]  (
	.Q(mtimecmp_hi_Z[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[14]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[13]  (
	.Q(mtimecmp_hi_Z[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[13]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[12]  (
	.Q(mtimecmp_hi_Z[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[12]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[7]  (
	.Q(data_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[2]  (
	.Q(data_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[1]  (
	.Q(data_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[0]  (
	.Q(data_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtime_we[1]  (
	.Q(mtime_we_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_we_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtime_we[0]  (
	.Q(mtime_we_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(mtime_we_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[31]  (
	.Q(mtimecmp_hi_Z[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[31]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[30]  (
	.Q(mtimecmp_hi_Z[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[30]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[29]  (
	.Q(mtimecmp_hi_Z[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[29]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[28]  (
	.Q(mtimecmp_hi_Z[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[28]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \mtimecmp_hi[27]  (
	.Q(mtimecmp_hi_Z[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[27]),
	.EN(mtimecmp_hi_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[22]  (
	.Q(data_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[21]  (
	.Q(data_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[20]  (
	.Q(data_0[20]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[19]  (
	.Q(data_0[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[18]  (
	.Q(data_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[17]  (
	.Q(data_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[16]  (
	.Q(data_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[15]  (
	.Q(data_0[15]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[14]  (
	.Q(data_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[13]  (
	.Q(data_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[12]  (
	.Q(data_0[12]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[11]  (
	.Q(data_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[10]  (
	.Q(data_0[10]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[9]  (
	.Q(data_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[8]  (
	.Q(data_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[31]  (
	.Q(data_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[30]  (
	.Q(data_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[29]  (
	.Q(data_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[28]  (
	.Q(data_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[27]  (
	.Q(data_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[26]  (
	.Q(data_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[25]  (
	.Q(data_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[24]  (
	.Q(data_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:53
  SLE \bus_rsp_o.data[23]  (
	.Q(data_0[23]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_4[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:90
  ARI1 \mtime_hi_cry_cy[0]  (
	.FCO(mtime_hi_cry_cy),
	.S(mtime_hi_cry_cy_S[0]),
	.Y(mtime_hi_cry_cy_Y[0]),
	.B(mtime_we_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \mtime_hi_cry_cy[0] .INIT=20'h45500;
// @48:90
  ARI1 \mtime_hi_cry[0]  (
	.FCO(mtime_hi_cry_Z[0]),
	.S(mtime_hi_s[0]),
	.Y(mtime_hi_cry_Y[0]),
	.B(data[0]),
	.C(mtime_hi_Z[0]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_cy)
);
defparam \mtime_hi_cry[0] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[1]  (
	.FCO(mtime_hi_cry_Z[1]),
	.S(mtime_hi_s[1]),
	.Y(mtime_hi_cry_Y[1]),
	.B(data[1]),
	.C(mtime_hi_Z[1]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[0])
);
defparam \mtime_hi_cry[1] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[2]  (
	.FCO(mtime_hi_cry_Z[2]),
	.S(mtime_hi_s[2]),
	.Y(mtime_hi_cry_Y[2]),
	.B(data[2]),
	.C(mtime_hi_Z[2]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[1])
);
defparam \mtime_hi_cry[2] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[3]  (
	.FCO(mtime_hi_cry_Z[3]),
	.S(mtime_hi_s[3]),
	.Y(mtime_hi_cry_Y[3]),
	.B(data[3]),
	.C(mtime_hi_Z[3]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[2])
);
defparam \mtime_hi_cry[3] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[4]  (
	.FCO(mtime_hi_cry_Z[4]),
	.S(mtime_hi_s[4]),
	.Y(mtime_hi_cry_Y[4]),
	.B(data[4]),
	.C(mtime_hi_Z[4]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[3])
);
defparam \mtime_hi_cry[4] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[5]  (
	.FCO(mtime_hi_cry_Z[5]),
	.S(mtime_hi_s[5]),
	.Y(mtime_hi_cry_Y[5]),
	.B(data[5]),
	.C(mtime_hi_Z[5]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[4])
);
defparam \mtime_hi_cry[5] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[6]  (
	.FCO(mtime_hi_cry_Z[6]),
	.S(mtime_hi_s[6]),
	.Y(mtime_hi_cry_Y[6]),
	.B(data[6]),
	.C(mtime_hi_Z[6]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[5])
);
defparam \mtime_hi_cry[6] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[7]  (
	.FCO(mtime_hi_cry_Z[7]),
	.S(mtime_hi_s[7]),
	.Y(mtime_hi_cry_Y[7]),
	.B(data[7]),
	.C(mtime_hi_Z[7]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[6])
);
defparam \mtime_hi_cry[7] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[8]  (
	.FCO(mtime_hi_cry_Z[8]),
	.S(mtime_hi_s[8]),
	.Y(mtime_hi_cry_Y[8]),
	.B(data[8]),
	.C(mtime_hi_Z[8]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[7])
);
defparam \mtime_hi_cry[8] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[9]  (
	.FCO(mtime_hi_cry_Z[9]),
	.S(mtime_hi_s[9]),
	.Y(mtime_hi_cry_Y[9]),
	.B(data[9]),
	.C(mtime_hi_Z[9]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[8])
);
defparam \mtime_hi_cry[9] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[10]  (
	.FCO(mtime_hi_cry_Z[10]),
	.S(mtime_hi_s[10]),
	.Y(mtime_hi_cry_Y[10]),
	.B(data[10]),
	.C(mtime_hi_Z[10]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[9])
);
defparam \mtime_hi_cry[10] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[11]  (
	.FCO(mtime_hi_cry_Z[11]),
	.S(mtime_hi_s[11]),
	.Y(mtime_hi_cry_Y[11]),
	.B(data[11]),
	.C(mtime_hi_Z[11]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[10])
);
defparam \mtime_hi_cry[11] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[12]  (
	.FCO(mtime_hi_cry_Z[12]),
	.S(mtime_hi_s[12]),
	.Y(mtime_hi_cry_Y[12]),
	.B(data[12]),
	.C(mtime_hi_Z[12]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[11])
);
defparam \mtime_hi_cry[12] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[13]  (
	.FCO(mtime_hi_cry_Z[13]),
	.S(mtime_hi_s[13]),
	.Y(mtime_hi_cry_Y[13]),
	.B(data[13]),
	.C(mtime_hi_Z[13]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[12])
);
defparam \mtime_hi_cry[13] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[14]  (
	.FCO(mtime_hi_cry_Z[14]),
	.S(mtime_hi_s[14]),
	.Y(mtime_hi_cry_Y[14]),
	.B(data[14]),
	.C(mtime_hi_Z[14]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[13])
);
defparam \mtime_hi_cry[14] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[15]  (
	.FCO(mtime_hi_cry_Z[15]),
	.S(mtime_hi_s[15]),
	.Y(mtime_hi_cry_Y[15]),
	.B(data[15]),
	.C(mtime_hi_Z[15]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[14])
);
defparam \mtime_hi_cry[15] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[16]  (
	.FCO(mtime_hi_cry_Z[16]),
	.S(mtime_hi_s[16]),
	.Y(mtime_hi_cry_Y[16]),
	.B(data[16]),
	.C(mtime_hi_Z[16]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[15])
);
defparam \mtime_hi_cry[16] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[17]  (
	.FCO(mtime_hi_cry_Z[17]),
	.S(mtime_hi_s[17]),
	.Y(mtime_hi_cry_Y[17]),
	.B(data[17]),
	.C(mtime_hi_Z[17]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[16])
);
defparam \mtime_hi_cry[17] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[18]  (
	.FCO(mtime_hi_cry_Z[18]),
	.S(mtime_hi_s[18]),
	.Y(mtime_hi_cry_Y[18]),
	.B(data[18]),
	.C(mtime_hi_Z[18]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[17])
);
defparam \mtime_hi_cry[18] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[19]  (
	.FCO(mtime_hi_cry_Z[19]),
	.S(mtime_hi_s[19]),
	.Y(mtime_hi_cry_Y[19]),
	.B(data[19]),
	.C(mtime_hi_Z[19]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[18])
);
defparam \mtime_hi_cry[19] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[20]  (
	.FCO(mtime_hi_cry_Z[20]),
	.S(mtime_hi_s[20]),
	.Y(mtime_hi_cry_Y[20]),
	.B(data[20]),
	.C(mtime_hi_Z[20]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[19])
);
defparam \mtime_hi_cry[20] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[21]  (
	.FCO(mtime_hi_cry_Z[21]),
	.S(mtime_hi_s[21]),
	.Y(mtime_hi_cry_Y[21]),
	.B(data[21]),
	.C(mtime_hi_Z[21]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[20])
);
defparam \mtime_hi_cry[21] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[22]  (
	.FCO(mtime_hi_cry_Z[22]),
	.S(mtime_hi_s[22]),
	.Y(mtime_hi_cry_Y[22]),
	.B(data[22]),
	.C(mtime_hi_Z[22]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[21])
);
defparam \mtime_hi_cry[22] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[23]  (
	.FCO(mtime_hi_cry_Z[23]),
	.S(mtime_hi_s[23]),
	.Y(mtime_hi_cry_Y[23]),
	.B(data[23]),
	.C(mtime_hi_Z[23]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[22])
);
defparam \mtime_hi_cry[23] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[24]  (
	.FCO(mtime_hi_cry_Z[24]),
	.S(mtime_hi_s[24]),
	.Y(mtime_hi_cry_Y[24]),
	.B(data[24]),
	.C(mtime_hi_Z[24]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[23])
);
defparam \mtime_hi_cry[24] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[25]  (
	.FCO(mtime_hi_cry_Z[25]),
	.S(mtime_hi_s[25]),
	.Y(mtime_hi_cry_Y[25]),
	.B(data[25]),
	.C(mtime_hi_Z[25]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[24])
);
defparam \mtime_hi_cry[25] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[26]  (
	.FCO(mtime_hi_cry_Z[26]),
	.S(mtime_hi_s[26]),
	.Y(mtime_hi_cry_Y[26]),
	.B(data[26]),
	.C(mtime_hi_Z[26]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[25])
);
defparam \mtime_hi_cry[26] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[27]  (
	.FCO(mtime_hi_cry_Z[27]),
	.S(mtime_hi_s[27]),
	.Y(mtime_hi_cry_Y[27]),
	.B(data[27]),
	.C(mtime_hi_Z[27]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[26])
);
defparam \mtime_hi_cry[27] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[28]  (
	.FCO(mtime_hi_cry_Z[28]),
	.S(mtime_hi_s[28]),
	.Y(mtime_hi_cry_Y[28]),
	.B(data[28]),
	.C(mtime_hi_Z[28]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[27])
);
defparam \mtime_hi_cry[28] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[29]  (
	.FCO(mtime_hi_cry_Z[29]),
	.S(mtime_hi_s[29]),
	.Y(mtime_hi_cry_Y[29]),
	.B(data[29]),
	.C(mtime_hi_Z[29]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[28])
);
defparam \mtime_hi_cry[29] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_s[31]  (
	.FCO(mtime_hi_s_FCO[31]),
	.S(mtime_hi_s_Z[31]),
	.Y(mtime_hi_s_Y[31]),
	.B(data[31]),
	.C(mtime_hi_Z[31]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[30])
);
defparam \mtime_hi_s[31] .INIT=20'h4AC00;
// @48:90
  ARI1 \mtime_hi_cry[30]  (
	.FCO(mtime_hi_cry_Z[30]),
	.S(mtime_hi_s[30]),
	.Y(mtime_hi_cry_Y[30]),
	.B(data[30]),
	.C(mtime_hi_Z[30]),
	.D(mtime_we_Z[1]),
	.A(VCC),
	.FCI(mtime_hi_cry_Z[29])
);
defparam \mtime_hi_cry[30] .INIT=20'h4AC00;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_0 (
	.FCO(un2_cmp_hi_gt_cry_0_Z),
	.S(un2_cmp_hi_gt_cry_0_S),
	.Y(un2_cmp_hi_gt_cry_0_Y),
	.B(mtimecmp_hi_Z[0]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[0]),
	.FCI(GND)
);
defparam un2_cmp_hi_gt_cry_0.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_1 (
	.FCO(un2_cmp_hi_gt_cry_1_Z),
	.S(un2_cmp_hi_gt_cry_1_S),
	.Y(un2_cmp_hi_gt_cry_1_Y),
	.B(mtimecmp_hi_Z[1]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[1]),
	.FCI(un2_cmp_hi_gt_cry_0_Z)
);
defparam un2_cmp_hi_gt_cry_1.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_2 (
	.FCO(un2_cmp_hi_gt_cry_2_Z),
	.S(un2_cmp_hi_gt_cry_2_S),
	.Y(un2_cmp_hi_gt_cry_2_Y),
	.B(mtimecmp_hi_Z[2]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[2]),
	.FCI(un2_cmp_hi_gt_cry_1_Z)
);
defparam un2_cmp_hi_gt_cry_2.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_3 (
	.FCO(un2_cmp_hi_gt_cry_3_Z),
	.S(un2_cmp_hi_gt_cry_3_S),
	.Y(un2_cmp_hi_gt_cry_3_Y),
	.B(mtimecmp_hi_Z[3]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[3]),
	.FCI(un2_cmp_hi_gt_cry_2_Z)
);
defparam un2_cmp_hi_gt_cry_3.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_4 (
	.FCO(un2_cmp_hi_gt_cry_4_Z),
	.S(un2_cmp_hi_gt_cry_4_S),
	.Y(un2_cmp_hi_gt_cry_4_Y),
	.B(mtimecmp_hi_Z[4]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[4]),
	.FCI(un2_cmp_hi_gt_cry_3_Z)
);
defparam un2_cmp_hi_gt_cry_4.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_5 (
	.FCO(un2_cmp_hi_gt_cry_5_Z),
	.S(un2_cmp_hi_gt_cry_5_S),
	.Y(un2_cmp_hi_gt_cry_5_Y),
	.B(mtimecmp_hi_Z[5]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[5]),
	.FCI(un2_cmp_hi_gt_cry_4_Z)
);
defparam un2_cmp_hi_gt_cry_5.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_6 (
	.FCO(un2_cmp_hi_gt_cry_6_Z),
	.S(un2_cmp_hi_gt_cry_6_S),
	.Y(un2_cmp_hi_gt_cry_6_Y),
	.B(mtimecmp_hi_Z[6]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[6]),
	.FCI(un2_cmp_hi_gt_cry_5_Z)
);
defparam un2_cmp_hi_gt_cry_6.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_7 (
	.FCO(un2_cmp_hi_gt_cry_7_Z),
	.S(un2_cmp_hi_gt_cry_7_S),
	.Y(un2_cmp_hi_gt_cry_7_Y),
	.B(mtimecmp_hi_Z[7]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[7]),
	.FCI(un2_cmp_hi_gt_cry_6_Z)
);
defparam un2_cmp_hi_gt_cry_7.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_8 (
	.FCO(un2_cmp_hi_gt_cry_8_Z),
	.S(un2_cmp_hi_gt_cry_8_S),
	.Y(un2_cmp_hi_gt_cry_8_Y),
	.B(mtimecmp_hi_Z[8]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[8]),
	.FCI(un2_cmp_hi_gt_cry_7_Z)
);
defparam un2_cmp_hi_gt_cry_8.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_9 (
	.FCO(un2_cmp_hi_gt_cry_9_Z),
	.S(un2_cmp_hi_gt_cry_9_S),
	.Y(un2_cmp_hi_gt_cry_9_Y),
	.B(mtimecmp_hi_Z[9]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[9]),
	.FCI(un2_cmp_hi_gt_cry_8_Z)
);
defparam un2_cmp_hi_gt_cry_9.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_10 (
	.FCO(un2_cmp_hi_gt_cry_10_Z),
	.S(un2_cmp_hi_gt_cry_10_S),
	.Y(un2_cmp_hi_gt_cry_10_Y),
	.B(mtimecmp_hi_Z[10]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[10]),
	.FCI(un2_cmp_hi_gt_cry_9_Z)
);
defparam un2_cmp_hi_gt_cry_10.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_11 (
	.FCO(un2_cmp_hi_gt_cry_11_Z),
	.S(un2_cmp_hi_gt_cry_11_S),
	.Y(un2_cmp_hi_gt_cry_11_Y),
	.B(mtimecmp_hi_Z[11]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[11]),
	.FCI(un2_cmp_hi_gt_cry_10_Z)
);
defparam un2_cmp_hi_gt_cry_11.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_12 (
	.FCO(un2_cmp_hi_gt_cry_12_Z),
	.S(un2_cmp_hi_gt_cry_12_S),
	.Y(un2_cmp_hi_gt_cry_12_Y),
	.B(mtimecmp_hi_Z[12]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[12]),
	.FCI(un2_cmp_hi_gt_cry_11_Z)
);
defparam un2_cmp_hi_gt_cry_12.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_13 (
	.FCO(un2_cmp_hi_gt_cry_13_Z),
	.S(un2_cmp_hi_gt_cry_13_S),
	.Y(un2_cmp_hi_gt_cry_13_Y),
	.B(mtimecmp_hi_Z[13]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[13]),
	.FCI(un2_cmp_hi_gt_cry_12_Z)
);
defparam un2_cmp_hi_gt_cry_13.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_14 (
	.FCO(un2_cmp_hi_gt_cry_14_Z),
	.S(un2_cmp_hi_gt_cry_14_S),
	.Y(un2_cmp_hi_gt_cry_14_Y),
	.B(mtimecmp_hi_Z[14]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[14]),
	.FCI(un2_cmp_hi_gt_cry_13_Z)
);
defparam un2_cmp_hi_gt_cry_14.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_15 (
	.FCO(un2_cmp_hi_gt_cry_15_Z),
	.S(un2_cmp_hi_gt_cry_15_S),
	.Y(un2_cmp_hi_gt_cry_15_Y),
	.B(mtimecmp_hi_Z[15]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[15]),
	.FCI(un2_cmp_hi_gt_cry_14_Z)
);
defparam un2_cmp_hi_gt_cry_15.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_16 (
	.FCO(un2_cmp_hi_gt_cry_16_Z),
	.S(un2_cmp_hi_gt_cry_16_S),
	.Y(un2_cmp_hi_gt_cry_16_Y),
	.B(mtimecmp_hi_Z[16]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[16]),
	.FCI(un2_cmp_hi_gt_cry_15_Z)
);
defparam un2_cmp_hi_gt_cry_16.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_17 (
	.FCO(un2_cmp_hi_gt_cry_17_Z),
	.S(un2_cmp_hi_gt_cry_17_S),
	.Y(un2_cmp_hi_gt_cry_17_Y),
	.B(mtimecmp_hi_Z[17]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[17]),
	.FCI(un2_cmp_hi_gt_cry_16_Z)
);
defparam un2_cmp_hi_gt_cry_17.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_18 (
	.FCO(un2_cmp_hi_gt_cry_18_Z),
	.S(un2_cmp_hi_gt_cry_18_S),
	.Y(un2_cmp_hi_gt_cry_18_Y),
	.B(mtimecmp_hi_Z[18]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[18]),
	.FCI(un2_cmp_hi_gt_cry_17_Z)
);
defparam un2_cmp_hi_gt_cry_18.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_19 (
	.FCO(un2_cmp_hi_gt_cry_19_Z),
	.S(un2_cmp_hi_gt_cry_19_S),
	.Y(un2_cmp_hi_gt_cry_19_Y),
	.B(mtimecmp_hi_Z[19]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[19]),
	.FCI(un2_cmp_hi_gt_cry_18_Z)
);
defparam un2_cmp_hi_gt_cry_19.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_20 (
	.FCO(un2_cmp_hi_gt_cry_20_Z),
	.S(un2_cmp_hi_gt_cry_20_S),
	.Y(un2_cmp_hi_gt_cry_20_Y),
	.B(mtimecmp_hi_Z[20]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[20]),
	.FCI(un2_cmp_hi_gt_cry_19_Z)
);
defparam un2_cmp_hi_gt_cry_20.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_21 (
	.FCO(un2_cmp_hi_gt_cry_21_Z),
	.S(un2_cmp_hi_gt_cry_21_S),
	.Y(un2_cmp_hi_gt_cry_21_Y),
	.B(mtimecmp_hi_Z[21]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[21]),
	.FCI(un2_cmp_hi_gt_cry_20_Z)
);
defparam un2_cmp_hi_gt_cry_21.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_22 (
	.FCO(un2_cmp_hi_gt_cry_22_Z),
	.S(un2_cmp_hi_gt_cry_22_S),
	.Y(un2_cmp_hi_gt_cry_22_Y),
	.B(mtimecmp_hi_Z[22]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[22]),
	.FCI(un2_cmp_hi_gt_cry_21_Z)
);
defparam un2_cmp_hi_gt_cry_22.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_23 (
	.FCO(un2_cmp_hi_gt_cry_23_Z),
	.S(un2_cmp_hi_gt_cry_23_S),
	.Y(un2_cmp_hi_gt_cry_23_Y),
	.B(mtimecmp_hi_Z[23]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[23]),
	.FCI(un2_cmp_hi_gt_cry_22_Z)
);
defparam un2_cmp_hi_gt_cry_23.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_24 (
	.FCO(un2_cmp_hi_gt_cry_24_Z),
	.S(un2_cmp_hi_gt_cry_24_S),
	.Y(un2_cmp_hi_gt_cry_24_Y),
	.B(mtimecmp_hi_Z[24]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[24]),
	.FCI(un2_cmp_hi_gt_cry_23_Z)
);
defparam un2_cmp_hi_gt_cry_24.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_25 (
	.FCO(un2_cmp_hi_gt_cry_25_Z),
	.S(un2_cmp_hi_gt_cry_25_S),
	.Y(un2_cmp_hi_gt_cry_25_Y),
	.B(mtimecmp_hi_Z[25]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[25]),
	.FCI(un2_cmp_hi_gt_cry_24_Z)
);
defparam un2_cmp_hi_gt_cry_25.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_26 (
	.FCO(un2_cmp_hi_gt_cry_26_Z),
	.S(un2_cmp_hi_gt_cry_26_S),
	.Y(un2_cmp_hi_gt_cry_26_Y),
	.B(mtimecmp_hi_Z[26]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[26]),
	.FCI(un2_cmp_hi_gt_cry_25_Z)
);
defparam un2_cmp_hi_gt_cry_26.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_27 (
	.FCO(un2_cmp_hi_gt_cry_27_Z),
	.S(un2_cmp_hi_gt_cry_27_S),
	.Y(un2_cmp_hi_gt_cry_27_Y),
	.B(mtimecmp_hi_Z[27]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[27]),
	.FCI(un2_cmp_hi_gt_cry_26_Z)
);
defparam un2_cmp_hi_gt_cry_27.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_28 (
	.FCO(un2_cmp_hi_gt_cry_28_Z),
	.S(un2_cmp_hi_gt_cry_28_S),
	.Y(un2_cmp_hi_gt_cry_28_Y),
	.B(mtimecmp_hi_Z[28]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[28]),
	.FCI(un2_cmp_hi_gt_cry_27_Z)
);
defparam un2_cmp_hi_gt_cry_28.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_29 (
	.FCO(un2_cmp_hi_gt_cry_29_Z),
	.S(un2_cmp_hi_gt_cry_29_S),
	.Y(un2_cmp_hi_gt_cry_29_Y),
	.B(mtimecmp_hi_Z[29]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[29]),
	.FCI(un2_cmp_hi_gt_cry_28_Z)
);
defparam un2_cmp_hi_gt_cry_29.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_30 (
	.FCO(un2_cmp_hi_gt_cry_30_Z),
	.S(un2_cmp_hi_gt_cry_30_S),
	.Y(un2_cmp_hi_gt_cry_30_Y),
	.B(mtimecmp_hi_Z[30]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[30]),
	.FCI(un2_cmp_hi_gt_cry_29_Z)
);
defparam un2_cmp_hi_gt_cry_30.INIT=20'h5AA55;
// @48:149
  ARI1 un2_cmp_hi_gt_cry_31 (
	.FCO(un2_cmp_hi_gt_cry_31_Z),
	.S(un2_cmp_hi_gt_cry_31_S),
	.Y(un2_cmp_hi_gt_cry_31_Y),
	.B(mtimecmp_hi_Z[31]),
	.C(GND),
	.D(GND),
	.A(mtime_hi_Z[31]),
	.FCI(un2_cmp_hi_gt_cry_30_Z)
);
defparam un2_cmp_hi_gt_cry_31.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_0 (
	.FCO(un2_cmp_lo_gt_cry_0_Z),
	.S(un2_cmp_lo_gt_cry_0_S),
	.Y(un2_cmp_lo_gt_cry_0_Y),
	.B(mtimecmp_lo_Z[0]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[0]),
	.FCI(GND)
);
defparam un2_cmp_lo_gt_cry_0.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_1 (
	.FCO(un2_cmp_lo_gt_cry_1_Z),
	.S(un2_cmp_lo_gt_cry_1_S),
	.Y(un2_cmp_lo_gt_cry_1_Y),
	.B(mtimecmp_lo_Z[1]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[1]),
	.FCI(un2_cmp_lo_gt_cry_0_Z)
);
defparam un2_cmp_lo_gt_cry_1.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_2 (
	.FCO(un2_cmp_lo_gt_cry_2_Z),
	.S(un2_cmp_lo_gt_cry_2_S),
	.Y(un2_cmp_lo_gt_cry_2_Y),
	.B(mtimecmp_lo_Z[2]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[2]),
	.FCI(un2_cmp_lo_gt_cry_1_Z)
);
defparam un2_cmp_lo_gt_cry_2.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_3 (
	.FCO(un2_cmp_lo_gt_cry_3_Z),
	.S(un2_cmp_lo_gt_cry_3_S),
	.Y(un2_cmp_lo_gt_cry_3_Y),
	.B(mtimecmp_lo_Z[3]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[3]),
	.FCI(un2_cmp_lo_gt_cry_2_Z)
);
defparam un2_cmp_lo_gt_cry_3.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_4 (
	.FCO(un2_cmp_lo_gt_cry_4_Z),
	.S(un2_cmp_lo_gt_cry_4_S),
	.Y(un2_cmp_lo_gt_cry_4_Y),
	.B(mtimecmp_lo_Z[4]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[4]),
	.FCI(un2_cmp_lo_gt_cry_3_Z)
);
defparam un2_cmp_lo_gt_cry_4.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_5 (
	.FCO(un2_cmp_lo_gt_cry_5_Z),
	.S(un2_cmp_lo_gt_cry_5_S),
	.Y(un2_cmp_lo_gt_cry_5_Y),
	.B(mtimecmp_lo_Z[5]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[5]),
	.FCI(un2_cmp_lo_gt_cry_4_Z)
);
defparam un2_cmp_lo_gt_cry_5.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_6 (
	.FCO(un2_cmp_lo_gt_cry_6_Z),
	.S(un2_cmp_lo_gt_cry_6_S),
	.Y(un2_cmp_lo_gt_cry_6_Y),
	.B(mtimecmp_lo_Z[6]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[6]),
	.FCI(un2_cmp_lo_gt_cry_5_Z)
);
defparam un2_cmp_lo_gt_cry_6.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_7 (
	.FCO(un2_cmp_lo_gt_cry_7_Z),
	.S(un2_cmp_lo_gt_cry_7_S),
	.Y(un2_cmp_lo_gt_cry_7_Y),
	.B(mtimecmp_lo_Z[7]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[7]),
	.FCI(un2_cmp_lo_gt_cry_6_Z)
);
defparam un2_cmp_lo_gt_cry_7.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_8 (
	.FCO(un2_cmp_lo_gt_cry_8_Z),
	.S(un2_cmp_lo_gt_cry_8_S),
	.Y(un2_cmp_lo_gt_cry_8_Y),
	.B(mtimecmp_lo_Z[8]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[8]),
	.FCI(un2_cmp_lo_gt_cry_7_Z)
);
defparam un2_cmp_lo_gt_cry_8.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_9 (
	.FCO(un2_cmp_lo_gt_cry_9_Z),
	.S(un2_cmp_lo_gt_cry_9_S),
	.Y(un2_cmp_lo_gt_cry_9_Y),
	.B(mtimecmp_lo_Z[9]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[9]),
	.FCI(un2_cmp_lo_gt_cry_8_Z)
);
defparam un2_cmp_lo_gt_cry_9.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_10 (
	.FCO(un2_cmp_lo_gt_cry_10_Z),
	.S(un2_cmp_lo_gt_cry_10_S),
	.Y(un2_cmp_lo_gt_cry_10_Y),
	.B(mtimecmp_lo_Z[10]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[10]),
	.FCI(un2_cmp_lo_gt_cry_9_Z)
);
defparam un2_cmp_lo_gt_cry_10.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_11 (
	.FCO(un2_cmp_lo_gt_cry_11_Z),
	.S(un2_cmp_lo_gt_cry_11_S),
	.Y(un2_cmp_lo_gt_cry_11_Y),
	.B(mtimecmp_lo_Z[11]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[11]),
	.FCI(un2_cmp_lo_gt_cry_10_Z)
);
defparam un2_cmp_lo_gt_cry_11.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_12 (
	.FCO(un2_cmp_lo_gt_cry_12_Z),
	.S(un2_cmp_lo_gt_cry_12_S),
	.Y(un2_cmp_lo_gt_cry_12_Y),
	.B(mtimecmp_lo_Z[12]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[12]),
	.FCI(un2_cmp_lo_gt_cry_11_Z)
);
defparam un2_cmp_lo_gt_cry_12.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_13 (
	.FCO(un2_cmp_lo_gt_cry_13_Z),
	.S(un2_cmp_lo_gt_cry_13_S),
	.Y(un2_cmp_lo_gt_cry_13_Y),
	.B(mtimecmp_lo_Z[13]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[13]),
	.FCI(un2_cmp_lo_gt_cry_12_Z)
);
defparam un2_cmp_lo_gt_cry_13.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_14 (
	.FCO(un2_cmp_lo_gt_cry_14_Z),
	.S(un2_cmp_lo_gt_cry_14_S),
	.Y(un2_cmp_lo_gt_cry_14_Y),
	.B(mtimecmp_lo_Z[14]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[14]),
	.FCI(un2_cmp_lo_gt_cry_13_Z)
);
defparam un2_cmp_lo_gt_cry_14.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_15 (
	.FCO(un2_cmp_lo_gt_cry_15_Z),
	.S(un2_cmp_lo_gt_cry_15_S),
	.Y(un2_cmp_lo_gt_cry_15_Y),
	.B(mtimecmp_lo_Z[15]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[15]),
	.FCI(un2_cmp_lo_gt_cry_14_Z)
);
defparam un2_cmp_lo_gt_cry_15.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_16 (
	.FCO(un2_cmp_lo_gt_cry_16_Z),
	.S(un2_cmp_lo_gt_cry_16_S),
	.Y(un2_cmp_lo_gt_cry_16_Y),
	.B(mtimecmp_lo_Z[16]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[16]),
	.FCI(un2_cmp_lo_gt_cry_15_Z)
);
defparam un2_cmp_lo_gt_cry_16.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_17 (
	.FCO(un2_cmp_lo_gt_cry_17_Z),
	.S(un2_cmp_lo_gt_cry_17_S),
	.Y(un2_cmp_lo_gt_cry_17_Y),
	.B(mtimecmp_lo_Z[17]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[17]),
	.FCI(un2_cmp_lo_gt_cry_16_Z)
);
defparam un2_cmp_lo_gt_cry_17.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_18 (
	.FCO(un2_cmp_lo_gt_cry_18_Z),
	.S(un2_cmp_lo_gt_cry_18_S),
	.Y(un2_cmp_lo_gt_cry_18_Y),
	.B(mtimecmp_lo_Z[18]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[18]),
	.FCI(un2_cmp_lo_gt_cry_17_Z)
);
defparam un2_cmp_lo_gt_cry_18.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_19 (
	.FCO(un2_cmp_lo_gt_cry_19_Z),
	.S(un2_cmp_lo_gt_cry_19_S),
	.Y(un2_cmp_lo_gt_cry_19_Y),
	.B(mtimecmp_lo_Z[19]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[19]),
	.FCI(un2_cmp_lo_gt_cry_18_Z)
);
defparam un2_cmp_lo_gt_cry_19.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_20 (
	.FCO(un2_cmp_lo_gt_cry_20_Z),
	.S(un2_cmp_lo_gt_cry_20_S),
	.Y(un2_cmp_lo_gt_cry_20_Y),
	.B(mtimecmp_lo_Z[20]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[20]),
	.FCI(un2_cmp_lo_gt_cry_19_Z)
);
defparam un2_cmp_lo_gt_cry_20.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_21 (
	.FCO(un2_cmp_lo_gt_cry_21_Z),
	.S(un2_cmp_lo_gt_cry_21_S),
	.Y(un2_cmp_lo_gt_cry_21_Y),
	.B(mtimecmp_lo_Z[21]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[21]),
	.FCI(un2_cmp_lo_gt_cry_20_Z)
);
defparam un2_cmp_lo_gt_cry_21.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_22 (
	.FCO(un2_cmp_lo_gt_cry_22_Z),
	.S(un2_cmp_lo_gt_cry_22_S),
	.Y(un2_cmp_lo_gt_cry_22_Y),
	.B(mtimecmp_lo_Z[22]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[22]),
	.FCI(un2_cmp_lo_gt_cry_21_Z)
);
defparam un2_cmp_lo_gt_cry_22.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_23 (
	.FCO(un2_cmp_lo_gt_cry_23_Z),
	.S(un2_cmp_lo_gt_cry_23_S),
	.Y(un2_cmp_lo_gt_cry_23_Y),
	.B(mtimecmp_lo_Z[23]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[23]),
	.FCI(un2_cmp_lo_gt_cry_22_Z)
);
defparam un2_cmp_lo_gt_cry_23.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_24 (
	.FCO(un2_cmp_lo_gt_cry_24_Z),
	.S(un2_cmp_lo_gt_cry_24_S),
	.Y(un2_cmp_lo_gt_cry_24_Y),
	.B(mtimecmp_lo_Z[24]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[24]),
	.FCI(un2_cmp_lo_gt_cry_23_Z)
);
defparam un2_cmp_lo_gt_cry_24.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_25 (
	.FCO(un2_cmp_lo_gt_cry_25_Z),
	.S(un2_cmp_lo_gt_cry_25_S),
	.Y(un2_cmp_lo_gt_cry_25_Y),
	.B(mtimecmp_lo_Z[25]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[25]),
	.FCI(un2_cmp_lo_gt_cry_24_Z)
);
defparam un2_cmp_lo_gt_cry_25.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_26 (
	.FCO(un2_cmp_lo_gt_cry_26_Z),
	.S(un2_cmp_lo_gt_cry_26_S),
	.Y(un2_cmp_lo_gt_cry_26_Y),
	.B(mtimecmp_lo_Z[26]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[26]),
	.FCI(un2_cmp_lo_gt_cry_25_Z)
);
defparam un2_cmp_lo_gt_cry_26.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_27 (
	.FCO(un2_cmp_lo_gt_cry_27_Z),
	.S(un2_cmp_lo_gt_cry_27_S),
	.Y(un2_cmp_lo_gt_cry_27_Y),
	.B(mtimecmp_lo_Z[27]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[27]),
	.FCI(un2_cmp_lo_gt_cry_26_Z)
);
defparam un2_cmp_lo_gt_cry_27.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_28 (
	.FCO(un2_cmp_lo_gt_cry_28_Z),
	.S(un2_cmp_lo_gt_cry_28_S),
	.Y(un2_cmp_lo_gt_cry_28_Y),
	.B(mtimecmp_lo_Z[28]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[28]),
	.FCI(un2_cmp_lo_gt_cry_27_Z)
);
defparam un2_cmp_lo_gt_cry_28.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_29 (
	.FCO(un2_cmp_lo_gt_cry_29_Z),
	.S(un2_cmp_lo_gt_cry_29_S),
	.Y(un2_cmp_lo_gt_cry_29_Y),
	.B(mtimecmp_lo_Z[29]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[29]),
	.FCI(un2_cmp_lo_gt_cry_28_Z)
);
defparam un2_cmp_lo_gt_cry_29.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_30 (
	.FCO(un2_cmp_lo_gt_cry_30_Z),
	.S(un2_cmp_lo_gt_cry_30_S),
	.Y(un2_cmp_lo_gt_cry_30_Y),
	.B(mtimecmp_lo_Z[30]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[30]),
	.FCI(un2_cmp_lo_gt_cry_29_Z)
);
defparam un2_cmp_lo_gt_cry_30.INIT=20'h5AA55;
// @48:147
  ARI1 un2_cmp_lo_gt_cry_31 (
	.FCO(un2_cmp_lo_gt_cry_31_Z),
	.S(un2_cmp_lo_gt_cry_31_S),
	.Y(un2_cmp_lo_gt_cry_31_Y),
	.B(mtimecmp_lo_Z[31]),
	.C(GND),
	.D(GND),
	.A(mtime_lo_Z[31]),
	.FCI(un2_cmp_lo_gt_cry_30_Z)
);
defparam un2_cmp_lo_gt_cry_31.INIT=20'h5AA55;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_14  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[0]),
	.S(irq_o_1_RNO_14_S),
	.Y(irq_o_1_RNO_14_Y),
	.B(mtime_hi_Z[0]),
	.C(mtime_hi_Z[1]),
	.D(mtimecmp_hi_Z[0]),
	.A(mtimecmp_hi_Z[1]),
	.FCI(GND)
);
defparam \irq_gen.irq_o_1_RNO_14 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_13  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[1]),
	.S(irq_o_1_RNO_13_S),
	.Y(irq_o_1_RNO_13_Y),
	.B(mtime_hi_Z[2]),
	.C(mtime_hi_Z[3]),
	.D(mtimecmp_hi_Z[2]),
	.A(mtimecmp_hi_Z[3]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[0])
);
defparam \irq_gen.irq_o_1_RNO_13 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_12  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[2]),
	.S(irq_o_1_RNO_12_S),
	.Y(irq_o_1_RNO_12_Y),
	.B(mtime_hi_Z[4]),
	.C(mtime_hi_Z[5]),
	.D(mtimecmp_hi_Z[4]),
	.A(mtimecmp_hi_Z[5]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[1])
);
defparam \irq_gen.irq_o_1_RNO_12 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_11  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[3]),
	.S(irq_o_1_RNO_11_S),
	.Y(irq_o_1_RNO_11_Y),
	.B(mtime_hi_Z[6]),
	.C(mtime_hi_Z[7]),
	.D(mtimecmp_hi_Z[6]),
	.A(mtimecmp_hi_Z[7]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[2])
);
defparam \irq_gen.irq_o_1_RNO_11 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_10  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[4]),
	.S(irq_o_1_RNO_10_S),
	.Y(irq_o_1_RNO_10_Y),
	.B(mtime_hi_Z[8]),
	.C(mtime_hi_Z[9]),
	.D(mtimecmp_hi_Z[8]),
	.A(mtimecmp_hi_Z[9]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[3])
);
defparam \irq_gen.irq_o_1_RNO_10 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_9  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[5]),
	.S(irq_o_1_RNO_9_S),
	.Y(irq_o_1_RNO_9_Y),
	.B(mtime_hi_Z[10]),
	.C(mtime_hi_Z[11]),
	.D(mtimecmp_hi_Z[10]),
	.A(mtimecmp_hi_Z[11]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[4])
);
defparam \irq_gen.irq_o_1_RNO_9 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_8  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[6]),
	.S(irq_o_1_RNO_8_S),
	.Y(irq_o_1_RNO_8_Y),
	.B(mtime_hi_Z[12]),
	.C(mtime_hi_Z[13]),
	.D(mtimecmp_hi_Z[12]),
	.A(mtimecmp_hi_Z[13]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[5])
);
defparam \irq_gen.irq_o_1_RNO_8 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_7  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[7]),
	.S(irq_o_1_RNO_7_S),
	.Y(irq_o_1_RNO_7_Y),
	.B(mtime_hi_Z[14]),
	.C(mtime_hi_Z[15]),
	.D(mtimecmp_hi_Z[14]),
	.A(mtimecmp_hi_Z[15]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[6])
);
defparam \irq_gen.irq_o_1_RNO_7 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_6  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[8]),
	.S(irq_o_1_RNO_6_S),
	.Y(irq_o_1_RNO_6_Y),
	.B(mtime_hi_Z[16]),
	.C(mtime_hi_Z[17]),
	.D(mtimecmp_hi_Z[16]),
	.A(mtimecmp_hi_Z[17]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[7])
);
defparam \irq_gen.irq_o_1_RNO_6 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_5  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[9]),
	.S(irq_o_1_RNO_5_S),
	.Y(irq_o_1_RNO_5_Y),
	.B(mtime_hi_Z[18]),
	.C(mtime_hi_Z[19]),
	.D(mtimecmp_hi_Z[18]),
	.A(mtimecmp_hi_Z[19]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[8])
);
defparam \irq_gen.irq_o_1_RNO_5 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_4  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[10]),
	.S(irq_o_1_RNO_4_S),
	.Y(irq_o_1_RNO_4_Y),
	.B(mtime_hi_Z[20]),
	.C(mtime_hi_Z[21]),
	.D(mtimecmp_hi_Z[20]),
	.A(mtimecmp_hi_Z[21]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[9])
);
defparam \irq_gen.irq_o_1_RNO_4 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_3  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[11]),
	.S(irq_o_1_RNO_3_S),
	.Y(irq_o_1_RNO_3_Y),
	.B(mtime_hi_Z[22]),
	.C(mtime_hi_Z[23]),
	.D(mtimecmp_hi_Z[22]),
	.A(mtimecmp_hi_Z[23]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[10])
);
defparam \irq_gen.irq_o_1_RNO_3 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_2  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[12]),
	.S(irq_o_1_RNO_2_S),
	.Y(irq_o_1_RNO_2_Y),
	.B(mtime_hi_Z[24]),
	.C(mtime_hi_Z[25]),
	.D(mtimecmp_hi_Z[24]),
	.A(mtimecmp_hi_Z[25]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[11])
);
defparam \irq_gen.irq_o_1_RNO_2 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_1  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[13]),
	.S(irq_o_1_RNO_1_S),
	.Y(irq_o_1_RNO_1_Y),
	.B(mtime_hi_Z[26]),
	.C(mtime_hi_Z[27]),
	.D(mtimecmp_hi_Z[26]),
	.A(mtimecmp_hi_Z[27]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[12])
);
defparam \irq_gen.irq_o_1_RNO_1 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO_0  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[14]),
	.S(irq_o_1_RNO_0_S),
	.Y(irq_o_1_RNO_0_Y),
	.B(mtime_hi_Z[28]),
	.C(mtime_hi_Z[29]),
	.D(mtimecmp_hi_Z[28]),
	.A(mtimecmp_hi_Z[29]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[13])
);
defparam \irq_gen.irq_o_1_RNO_0 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.irq_o_1_RNO  (
	.FCO(un2_cmp_hi_eq_0_data_tmp[15]),
	.S(irq_o_1_RNO_S),
	.Y(irq_o_1_RNO_Y),
	.B(mtime_hi_Z[30]),
	.C(mtime_hi_Z[31]),
	.D(mtimecmp_hi_Z[30]),
	.A(mtimecmp_hi_Z[31]),
	.FCI(un2_cmp_hi_eq_0_data_tmp[14])
);
defparam \irq_gen.irq_o_1_RNO .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_14  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[0]),
	.S(cmp_lo_ge_1_RNO_14_S),
	.Y(cmp_lo_ge_1_RNO_14_Y),
	.B(mtime_lo_Z[0]),
	.C(mtime_lo_Z[1]),
	.D(mtimecmp_lo_Z[0]),
	.A(mtimecmp_lo_Z[1]),
	.FCI(GND)
);
defparam \irq_gen.cmp_lo_ge_1_RNO_14 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_13  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[1]),
	.S(cmp_lo_ge_1_RNO_13_S),
	.Y(cmp_lo_ge_1_RNO_13_Y),
	.B(mtime_lo_Z[2]),
	.C(mtime_lo_Z[3]),
	.D(mtimecmp_lo_Z[2]),
	.A(mtimecmp_lo_Z[3]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[0])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_13 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_12  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[2]),
	.S(cmp_lo_ge_1_RNO_12_S),
	.Y(cmp_lo_ge_1_RNO_12_Y),
	.B(mtime_lo_Z[4]),
	.C(mtime_lo_Z[5]),
	.D(mtimecmp_lo_Z[4]),
	.A(mtimecmp_lo_Z[5]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[1])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_12 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_11  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[3]),
	.S(cmp_lo_ge_1_RNO_11_S),
	.Y(cmp_lo_ge_1_RNO_11_Y),
	.B(mtime_lo_Z[6]),
	.C(mtime_lo_Z[7]),
	.D(mtimecmp_lo_Z[6]),
	.A(mtimecmp_lo_Z[7]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[2])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_11 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_10  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[4]),
	.S(cmp_lo_ge_1_RNO_10_S),
	.Y(cmp_lo_ge_1_RNO_10_Y),
	.B(mtime_lo_Z[8]),
	.C(mtime_lo_Z[9]),
	.D(mtimecmp_lo_Z[8]),
	.A(mtimecmp_lo_Z[9]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[3])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_10 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_9  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[5]),
	.S(cmp_lo_ge_1_RNO_9_S),
	.Y(cmp_lo_ge_1_RNO_9_Y),
	.B(mtime_lo_Z[10]),
	.C(mtime_lo_Z[11]),
	.D(mtimecmp_lo_Z[10]),
	.A(mtimecmp_lo_Z[11]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[4])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_9 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_8  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[6]),
	.S(cmp_lo_ge_1_RNO_8_S),
	.Y(cmp_lo_ge_1_RNO_8_Y),
	.B(mtime_lo_Z[12]),
	.C(mtime_lo_Z[13]),
	.D(mtimecmp_lo_Z[12]),
	.A(mtimecmp_lo_Z[13]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[5])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_8 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_7  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[7]),
	.S(cmp_lo_ge_1_RNO_7_S),
	.Y(cmp_lo_ge_1_RNO_7_Y),
	.B(mtime_lo_Z[14]),
	.C(mtime_lo_Z[15]),
	.D(mtimecmp_lo_Z[14]),
	.A(mtimecmp_lo_Z[15]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[6])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_7 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_6  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[8]),
	.S(cmp_lo_ge_1_RNO_6_S),
	.Y(cmp_lo_ge_1_RNO_6_Y),
	.B(mtime_lo_Z[16]),
	.C(mtime_lo_Z[17]),
	.D(mtimecmp_lo_Z[16]),
	.A(mtimecmp_lo_Z[17]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[7])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_6 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_5  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[9]),
	.S(cmp_lo_ge_1_RNO_5_S),
	.Y(cmp_lo_ge_1_RNO_5_Y),
	.B(mtime_lo_Z[18]),
	.C(mtime_lo_Z[19]),
	.D(mtimecmp_lo_Z[18]),
	.A(mtimecmp_lo_Z[19]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[8])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_5 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_4  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[10]),
	.S(cmp_lo_ge_1_RNO_4_S),
	.Y(cmp_lo_ge_1_RNO_4_Y),
	.B(mtime_lo_Z[20]),
	.C(mtime_lo_Z[21]),
	.D(mtimecmp_lo_Z[20]),
	.A(mtimecmp_lo_Z[21]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[9])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_4 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_3  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[11]),
	.S(cmp_lo_ge_1_RNO_3_S),
	.Y(cmp_lo_ge_1_RNO_3_Y),
	.B(mtime_lo_Z[22]),
	.C(mtime_lo_Z[23]),
	.D(mtimecmp_lo_Z[22]),
	.A(mtimecmp_lo_Z[23]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[10])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_3 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_2  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[12]),
	.S(cmp_lo_ge_1_RNO_2_S),
	.Y(cmp_lo_ge_1_RNO_2_Y),
	.B(mtime_lo_Z[24]),
	.C(mtime_lo_Z[25]),
	.D(mtimecmp_lo_Z[24]),
	.A(mtimecmp_lo_Z[25]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[11])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_2 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_1  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[13]),
	.S(cmp_lo_ge_1_RNO_1_S),
	.Y(cmp_lo_ge_1_RNO_1_Y),
	.B(mtime_lo_Z[26]),
	.C(mtime_lo_Z[27]),
	.D(mtimecmp_lo_Z[26]),
	.A(mtimecmp_lo_Z[27]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[12])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_1 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO_0  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[14]),
	.S(cmp_lo_ge_1_RNO_0_S),
	.Y(cmp_lo_ge_1_RNO_0_Y),
	.B(mtime_lo_Z[28]),
	.C(mtime_lo_Z[29]),
	.D(mtimecmp_lo_Z[28]),
	.A(mtimecmp_lo_Z[29]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[13])
);
defparam \irq_gen.cmp_lo_ge_1_RNO_0 .INIT=20'h68421;
// @24:100
  ARI1 \irq_gen.cmp_lo_ge_1_RNO  (
	.FCO(un2_cmp_lo_eq_0_data_tmp[15]),
	.S(cmp_lo_ge_1_RNO_S),
	.Y(cmp_lo_ge_1_RNO_Y),
	.B(mtime_lo_Z[30]),
	.C(mtime_lo_Z[31]),
	.D(mtimecmp_lo_Z[30]),
	.A(mtimecmp_lo_Z[31]),
	.FCI(un2_cmp_lo_eq_0_data_tmp[14])
);
defparam \irq_gen.cmp_lo_ge_1_RNO .INIT=20'h68421;
// @48:90
  ARI1 mtime_lo_s_1391 (
	.FCO(mtime_lo_s_1391_FCO),
	.S(mtime_lo_s_1391_S),
	.Y(mtime_lo_s_1391_Y),
	.B(mtime_lo_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mtime_lo_s_1391.INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[1]  (
	.FCO(mtime_lo_cry_Z[1]),
	.S(mtime_lo_s[1]),
	.Y(mtime_lo_cry_Y[1]),
	.B(mtime_lo_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_s_1391_FCO)
);
defparam \mtime_lo_cry[1] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[2]  (
	.FCO(mtime_lo_cry_Z[2]),
	.S(mtime_lo_s[2]),
	.Y(mtime_lo_cry_Y[2]),
	.B(mtime_lo_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[1])
);
defparam \mtime_lo_cry[2] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[3]  (
	.FCO(mtime_lo_cry_Z[3]),
	.S(mtime_lo_s[3]),
	.Y(mtime_lo_cry_Y[3]),
	.B(mtime_lo_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[2])
);
defparam \mtime_lo_cry[3] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[4]  (
	.FCO(mtime_lo_cry_Z[4]),
	.S(mtime_lo_s[4]),
	.Y(mtime_lo_cry_Y[4]),
	.B(mtime_lo_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[3])
);
defparam \mtime_lo_cry[4] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[5]  (
	.FCO(mtime_lo_cry_Z[5]),
	.S(mtime_lo_s[5]),
	.Y(mtime_lo_cry_Y[5]),
	.B(mtime_lo_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[4])
);
defparam \mtime_lo_cry[5] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[6]  (
	.FCO(mtime_lo_cry_Z[6]),
	.S(mtime_lo_s[6]),
	.Y(mtime_lo_cry_Y[6]),
	.B(mtime_lo_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[5])
);
defparam \mtime_lo_cry[6] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[7]  (
	.FCO(mtime_lo_cry_Z[7]),
	.S(mtime_lo_s[7]),
	.Y(mtime_lo_cry_Y[7]),
	.B(mtime_lo_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[6])
);
defparam \mtime_lo_cry[7] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[8]  (
	.FCO(mtime_lo_cry_Z[8]),
	.S(mtime_lo_s[8]),
	.Y(mtime_lo_cry_Y[8]),
	.B(mtime_lo_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[7])
);
defparam \mtime_lo_cry[8] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[9]  (
	.FCO(mtime_lo_cry_Z[9]),
	.S(mtime_lo_s[9]),
	.Y(mtime_lo_cry_Y[9]),
	.B(mtime_lo_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[8])
);
defparam \mtime_lo_cry[9] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[10]  (
	.FCO(mtime_lo_cry_Z[10]),
	.S(mtime_lo_s[10]),
	.Y(mtime_lo_cry_Y[10]),
	.B(mtime_lo_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[9])
);
defparam \mtime_lo_cry[10] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[11]  (
	.FCO(mtime_lo_cry_Z[11]),
	.S(mtime_lo_s[11]),
	.Y(mtime_lo_cry_Y[11]),
	.B(mtime_lo_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[10])
);
defparam \mtime_lo_cry[11] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[12]  (
	.FCO(mtime_lo_cry_Z[12]),
	.S(mtime_lo_s[12]),
	.Y(mtime_lo_cry_Y[12]),
	.B(mtime_lo_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[11])
);
defparam \mtime_lo_cry[12] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[13]  (
	.FCO(mtime_lo_cry_Z[13]),
	.S(mtime_lo_s[13]),
	.Y(mtime_lo_cry_Y[13]),
	.B(mtime_lo_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[12])
);
defparam \mtime_lo_cry[13] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[14]  (
	.FCO(mtime_lo_cry_Z[14]),
	.S(mtime_lo_s[14]),
	.Y(mtime_lo_cry_Y[14]),
	.B(mtime_lo_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[13])
);
defparam \mtime_lo_cry[14] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[15]  (
	.FCO(mtime_lo_cry_Z[15]),
	.S(mtime_lo_s[15]),
	.Y(mtime_lo_cry_Y[15]),
	.B(mtime_lo_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[14])
);
defparam \mtime_lo_cry[15] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[16]  (
	.FCO(mtime_lo_cry_Z[16]),
	.S(mtime_lo_s[16]),
	.Y(mtime_lo_cry_Y[16]),
	.B(mtime_lo_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[15])
);
defparam \mtime_lo_cry[16] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[17]  (
	.FCO(mtime_lo_cry_Z[17]),
	.S(mtime_lo_s[17]),
	.Y(mtime_lo_cry_Y[17]),
	.B(mtime_lo_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[16])
);
defparam \mtime_lo_cry[17] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[18]  (
	.FCO(mtime_lo_cry_Z[18]),
	.S(mtime_lo_s[18]),
	.Y(mtime_lo_cry_Y[18]),
	.B(mtime_lo_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[17])
);
defparam \mtime_lo_cry[18] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[19]  (
	.FCO(mtime_lo_cry_Z[19]),
	.S(mtime_lo_s[19]),
	.Y(mtime_lo_cry_Y[19]),
	.B(mtime_lo_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[18])
);
defparam \mtime_lo_cry[19] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[20]  (
	.FCO(mtime_lo_cry_Z[20]),
	.S(mtime_lo_s[20]),
	.Y(mtime_lo_cry_Y[20]),
	.B(mtime_lo_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[19])
);
defparam \mtime_lo_cry[20] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[21]  (
	.FCO(mtime_lo_cry_Z[21]),
	.S(mtime_lo_s[21]),
	.Y(mtime_lo_cry_Y[21]),
	.B(mtime_lo_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[20])
);
defparam \mtime_lo_cry[21] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[22]  (
	.FCO(mtime_lo_cry_Z[22]),
	.S(mtime_lo_s[22]),
	.Y(mtime_lo_cry_Y[22]),
	.B(mtime_lo_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[21])
);
defparam \mtime_lo_cry[22] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[23]  (
	.FCO(mtime_lo_cry_Z[23]),
	.S(mtime_lo_s[23]),
	.Y(mtime_lo_cry_Y[23]),
	.B(mtime_lo_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[22])
);
defparam \mtime_lo_cry[23] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[24]  (
	.FCO(mtime_lo_cry_Z[24]),
	.S(mtime_lo_s[24]),
	.Y(mtime_lo_cry_Y[24]),
	.B(mtime_lo_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[23])
);
defparam \mtime_lo_cry[24] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[25]  (
	.FCO(mtime_lo_cry_Z[25]),
	.S(mtime_lo_s[25]),
	.Y(mtime_lo_cry_Y[25]),
	.B(mtime_lo_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[24])
);
defparam \mtime_lo_cry[25] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[26]  (
	.FCO(mtime_lo_cry_Z[26]),
	.S(mtime_lo_s[26]),
	.Y(mtime_lo_cry_Y[26]),
	.B(mtime_lo_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[25])
);
defparam \mtime_lo_cry[26] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[27]  (
	.FCO(mtime_lo_cry_Z[27]),
	.S(mtime_lo_s[27]),
	.Y(mtime_lo_cry_Y[27]),
	.B(mtime_lo_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[26])
);
defparam \mtime_lo_cry[27] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[28]  (
	.FCO(mtime_lo_cry_Z[28]),
	.S(mtime_lo_s[28]),
	.Y(mtime_lo_cry_Y[28]),
	.B(mtime_lo_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[27])
);
defparam \mtime_lo_cry[28] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[29]  (
	.FCO(mtime_lo_cry_Z[29]),
	.S(mtime_lo_s[29]),
	.Y(mtime_lo_cry_Y[29]),
	.B(mtime_lo_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[28])
);
defparam \mtime_lo_cry[29] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[30]  (
	.FCO(mtime_lo_cry_Z[30]),
	.S(mtime_lo_s[30]),
	.Y(mtime_lo_cry_Y[30]),
	.B(mtime_lo_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[29])
);
defparam \mtime_lo_cry[30] .INIT=20'h4AA00;
// @48:90
  ARI1 \mtime_lo_cry[31]  (
	.FCO(mtime_lo_cry_Z[31]),
	.S(mtime_lo_s[31]),
	.Y(mtime_lo_cry_Y[31]),
	.B(mtime_lo_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_lo_cry_Z[30])
);
defparam \mtime_lo_cry[31] .INIT=20'h4AA00;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[20]  (
	.FCO(data_4_2_1_0_co1[20]),
	.S(data_4_2_1_wmux_0_S[20]),
	.Y(N_292),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[20]),
	.D(mtimecmp_hi_Z[20]),
	.A(data_4_2_1_0_y0[20]),
	.FCI(data_4_2_1_0_co0[20])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[20] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[20]  (
	.FCO(data_4_2_1_0_co0[20]),
	.S(data_4_2_1_0_wmux_S[20]),
	.Y(data_4_2_1_0_y0[20]),
	.B(addr[3]),
	.C(mtime_lo_Z[20]),
	.D(mtime_hi_Z[20]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[20] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[7]  (
	.FCO(data_4_2_1_0_co1[7]),
	.S(data_4_2_1_wmux_0_S[7]),
	.Y(N_279),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[7]),
	.D(mtimecmp_hi_Z[7]),
	.A(data_4_2_1_0_y0[7]),
	.FCI(data_4_2_1_0_co0[7])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[7] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[7]  (
	.FCO(data_4_2_1_0_co0[7]),
	.S(data_4_2_1_0_wmux_S[7]),
	.Y(data_4_2_1_0_y0[7]),
	.B(addr[3]),
	.C(mtime_lo_Z[7]),
	.D(mtime_hi_Z[7]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[7] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[21]  (
	.FCO(data_4_2_1_0_co1[21]),
	.S(data_4_2_1_wmux_0_S[21]),
	.Y(N_293),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[21]),
	.D(mtimecmp_hi_Z[21]),
	.A(data_4_2_1_0_y0[21]),
	.FCI(data_4_2_1_0_co0[21])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[21] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[21]  (
	.FCO(data_4_2_1_0_co0[21]),
	.S(data_4_2_1_0_wmux_S[21]),
	.Y(data_4_2_1_0_y0[21]),
	.B(addr[3]),
	.C(mtime_lo_Z[21]),
	.D(mtime_hi_Z[21]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[21] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[6]  (
	.FCO(data_4_2_1_0_co1[6]),
	.S(data_4_2_1_wmux_0_S[6]),
	.Y(N_278),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[6]),
	.D(mtimecmp_hi_Z[6]),
	.A(data_4_2_1_0_y0[6]),
	.FCI(data_4_2_1_0_co0[6])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[6] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[6]  (
	.FCO(data_4_2_1_0_co0[6]),
	.S(data_4_2_1_0_wmux_S[6]),
	.Y(data_4_2_1_0_y0[6]),
	.B(addr[3]),
	.C(mtime_lo_Z[6]),
	.D(mtime_hi_Z[6]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[6] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[11]  (
	.FCO(data_4_2_1_0_co1[11]),
	.S(data_4_2_1_wmux_0_S[11]),
	.Y(N_283),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[11]),
	.D(mtimecmp_hi_Z[11]),
	.A(data_4_2_1_0_y0[11]),
	.FCI(data_4_2_1_0_co0[11])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[11] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[11]  (
	.FCO(data_4_2_1_0_co0[11]),
	.S(data_4_2_1_0_wmux_S[11]),
	.Y(data_4_2_1_0_y0[11]),
	.B(addr[3]),
	.C(mtime_lo_Z[11]),
	.D(mtime_hi_Z[11]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[11] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[16]  (
	.FCO(data_4_2_1_0_co1[16]),
	.S(data_4_2_1_wmux_0_S[16]),
	.Y(N_288),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[16]),
	.D(mtimecmp_hi_Z[16]),
	.A(data_4_2_1_0_y0[16]),
	.FCI(data_4_2_1_0_co0[16])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[16] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[16]  (
	.FCO(data_4_2_1_0_co0[16]),
	.S(data_4_2_1_0_wmux_S[16]),
	.Y(data_4_2_1_0_y0[16]),
	.B(addr[3]),
	.C(mtime_lo_Z[16]),
	.D(mtime_hi_Z[16]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[16] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[17]  (
	.FCO(data_4_2_1_0_co1[17]),
	.S(data_4_2_1_wmux_0_S[17]),
	.Y(N_289),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[17]),
	.D(mtimecmp_hi_Z[17]),
	.A(data_4_2_1_0_y0[17]),
	.FCI(data_4_2_1_0_co0[17])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[17] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[17]  (
	.FCO(data_4_2_1_0_co0[17]),
	.S(data_4_2_1_0_wmux_S[17]),
	.Y(data_4_2_1_0_y0[17]),
	.B(addr[3]),
	.C(mtime_lo_Z[17]),
	.D(mtime_hi_Z[17]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[17] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[3]  (
	.FCO(data_4_2_1_0_co1[3]),
	.S(data_4_2_1_wmux_0_S[3]),
	.Y(N_275),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[3]),
	.D(mtimecmp_hi_Z[3]),
	.A(data_4_2_1_0_y0[3]),
	.FCI(data_4_2_1_0_co0[3])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[3] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[3]  (
	.FCO(data_4_2_1_0_co0[3]),
	.S(data_4_2_1_0_wmux_S[3]),
	.Y(data_4_2_1_0_y0[3]),
	.B(addr[3]),
	.C(mtime_lo_Z[3]),
	.D(mtime_hi_Z[3]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[3] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[30]  (
	.FCO(data_4_2_1_0_co1[30]),
	.S(data_4_2_1_wmux_0_S[30]),
	.Y(N_302),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[30]),
	.D(mtimecmp_hi_Z[30]),
	.A(data_4_2_1_0_y0[30]),
	.FCI(data_4_2_1_0_co0[30])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[30] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[30]  (
	.FCO(data_4_2_1_0_co0[30]),
	.S(data_4_2_1_0_wmux_S[30]),
	.Y(data_4_2_1_0_y0[30]),
	.B(addr[3]),
	.C(mtime_lo_Z[30]),
	.D(mtime_hi_Z[30]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[30] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[8]  (
	.FCO(data_4_2_1_0_co1[8]),
	.S(data_4_2_1_wmux_0_S[8]),
	.Y(N_280),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[8]),
	.D(mtimecmp_hi_Z[8]),
	.A(data_4_2_1_0_y0[8]),
	.FCI(data_4_2_1_0_co0[8])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[8] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[8]  (
	.FCO(data_4_2_1_0_co0[8]),
	.S(data_4_2_1_0_wmux_S[8]),
	.Y(data_4_2_1_0_y0[8]),
	.B(addr[3]),
	.C(mtime_lo_Z[8]),
	.D(mtime_hi_Z[8]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[8] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[25]  (
	.FCO(data_4_2_1_0_co1[25]),
	.S(data_4_2_1_wmux_0_S[25]),
	.Y(N_297),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[25]),
	.D(mtimecmp_hi_Z[25]),
	.A(data_4_2_1_0_y0[25]),
	.FCI(data_4_2_1_0_co0[25])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[25] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[25]  (
	.FCO(data_4_2_1_0_co0[25]),
	.S(data_4_2_1_0_wmux_S[25]),
	.Y(data_4_2_1_0_y0[25]),
	.B(addr[3]),
	.C(mtime_lo_Z[25]),
	.D(mtime_hi_Z[25]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[25] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[12]  (
	.FCO(data_4_2_1_0_co1[12]),
	.S(data_4_2_1_wmux_0_S[12]),
	.Y(N_284),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[12]),
	.D(mtimecmp_hi_Z[12]),
	.A(data_4_2_1_0_y0[12]),
	.FCI(data_4_2_1_0_co0[12])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[12] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[12]  (
	.FCO(data_4_2_1_0_co0[12]),
	.S(data_4_2_1_0_wmux_S[12]),
	.Y(data_4_2_1_0_y0[12]),
	.B(addr[3]),
	.C(mtime_lo_Z[12]),
	.D(mtime_hi_Z[12]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[12] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[0]  (
	.FCO(data_4_2_1_0_co1[0]),
	.S(data_4_2_1_wmux_0_S[0]),
	.Y(N_272),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[0]),
	.D(mtimecmp_hi_Z[0]),
	.A(data_4_2_1_0_y0[0]),
	.FCI(data_4_2_1_0_co0[0])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[0] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[0]  (
	.FCO(data_4_2_1_0_co0[0]),
	.S(data_4_2_1_0_wmux_S[0]),
	.Y(data_4_2_1_0_y0[0]),
	.B(addr[3]),
	.C(mtime_lo_Z[0]),
	.D(mtime_hi_Z[0]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[0] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[4]  (
	.FCO(data_4_2_1_0_co1[4]),
	.S(data_4_2_1_wmux_0_S[4]),
	.Y(N_276),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[4]),
	.D(mtimecmp_hi_Z[4]),
	.A(data_4_2_1_0_y0[4]),
	.FCI(data_4_2_1_0_co0[4])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[4] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[4]  (
	.FCO(data_4_2_1_0_co0[4]),
	.S(data_4_2_1_0_wmux_S[4]),
	.Y(data_4_2_1_0_y0[4]),
	.B(addr[3]),
	.C(mtime_lo_Z[4]),
	.D(mtime_hi_Z[4]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[4] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[2]  (
	.FCO(data_4_2_1_0_co1[2]),
	.S(data_4_2_1_wmux_0_S[2]),
	.Y(N_274),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[2]),
	.D(mtimecmp_hi_Z[2]),
	.A(data_4_2_1_0_y0[2]),
	.FCI(data_4_2_1_0_co0[2])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[2] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[2]  (
	.FCO(data_4_2_1_0_co0[2]),
	.S(data_4_2_1_0_wmux_S[2]),
	.Y(data_4_2_1_0_y0[2]),
	.B(addr[3]),
	.C(mtime_lo_Z[2]),
	.D(mtime_hi_Z[2]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[2] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[5]  (
	.FCO(data_4_2_1_0_co1[5]),
	.S(data_4_2_1_wmux_0_S[5]),
	.Y(N_277),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[5]),
	.D(mtimecmp_hi_Z[5]),
	.A(data_4_2_1_0_y0[5]),
	.FCI(data_4_2_1_0_co0[5])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[5] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[5]  (
	.FCO(data_4_2_1_0_co0[5]),
	.S(data_4_2_1_0_wmux_S[5]),
	.Y(data_4_2_1_0_y0[5]),
	.B(addr[3]),
	.C(mtime_lo_Z[5]),
	.D(mtime_hi_Z[5]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[5] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[13]  (
	.FCO(data_4_2_1_0_co1[13]),
	.S(data_4_2_1_wmux_0_S[13]),
	.Y(N_285),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[13]),
	.D(mtimecmp_hi_Z[13]),
	.A(data_4_2_1_0_y0[13]),
	.FCI(data_4_2_1_0_co0[13])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[13] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[13]  (
	.FCO(data_4_2_1_0_co0[13]),
	.S(data_4_2_1_0_wmux_S[13]),
	.Y(data_4_2_1_0_y0[13]),
	.B(addr[3]),
	.C(mtime_lo_Z[13]),
	.D(mtime_hi_Z[13]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[13] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[24]  (
	.FCO(data_4_2_1_0_co1[24]),
	.S(data_4_2_1_wmux_0_S[24]),
	.Y(N_296),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[24]),
	.D(mtimecmp_hi_Z[24]),
	.A(data_4_2_1_0_y0[24]),
	.FCI(data_4_2_1_0_co0[24])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[24] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[24]  (
	.FCO(data_4_2_1_0_co0[24]),
	.S(data_4_2_1_0_wmux_S[24]),
	.Y(data_4_2_1_0_y0[24]),
	.B(addr[3]),
	.C(mtime_lo_Z[24]),
	.D(mtime_hi_Z[24]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[24] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[10]  (
	.FCO(data_4_2_1_0_co1[10]),
	.S(data_4_2_1_wmux_0_S[10]),
	.Y(N_282),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[10]),
	.D(mtimecmp_hi_Z[10]),
	.A(data_4_2_1_0_y0[10]),
	.FCI(data_4_2_1_0_co0[10])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[10] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[10]  (
	.FCO(data_4_2_1_0_co0[10]),
	.S(data_4_2_1_0_wmux_S[10]),
	.Y(data_4_2_1_0_y0[10]),
	.B(addr[3]),
	.C(mtime_lo_Z[10]),
	.D(mtime_hi_Z[10]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[10] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[15]  (
	.FCO(data_4_2_1_0_co1[15]),
	.S(data_4_2_1_wmux_0_S[15]),
	.Y(N_287),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[15]),
	.D(mtimecmp_hi_Z[15]),
	.A(data_4_2_1_0_y0[15]),
	.FCI(data_4_2_1_0_co0[15])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[15] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[15]  (
	.FCO(data_4_2_1_0_co0[15]),
	.S(data_4_2_1_0_wmux_S[15]),
	.Y(data_4_2_1_0_y0[15]),
	.B(addr[3]),
	.C(mtime_lo_Z[15]),
	.D(mtime_hi_Z[15]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[15] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[27]  (
	.FCO(data_4_2_1_0_co1[27]),
	.S(data_4_2_1_wmux_0_S[27]),
	.Y(N_299),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[27]),
	.D(mtimecmp_hi_Z[27]),
	.A(data_4_2_1_0_y0[27]),
	.FCI(data_4_2_1_0_co0[27])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[27] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[27]  (
	.FCO(data_4_2_1_0_co0[27]),
	.S(data_4_2_1_0_wmux_S[27]),
	.Y(data_4_2_1_0_y0[27]),
	.B(addr[3]),
	.C(mtime_lo_Z[27]),
	.D(mtime_hi_Z[27]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[27] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[1]  (
	.FCO(data_4_2_1_0_co1[1]),
	.S(data_4_2_1_wmux_0_S[1]),
	.Y(N_273),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[1]),
	.D(mtimecmp_hi_Z[1]),
	.A(data_4_2_1_0_y0[1]),
	.FCI(data_4_2_1_0_co0[1])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[1] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[1]  (
	.FCO(data_4_2_1_0_co0[1]),
	.S(data_4_2_1_0_wmux_S[1]),
	.Y(data_4_2_1_0_y0[1]),
	.B(addr[3]),
	.C(mtime_lo_Z[1]),
	.D(mtime_hi_Z[1]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[1] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[29]  (
	.FCO(data_4_2_1_0_co1[29]),
	.S(data_4_2_1_wmux_0_S[29]),
	.Y(N_301),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[29]),
	.D(mtimecmp_hi_Z[29]),
	.A(data_4_2_1_0_y0[29]),
	.FCI(data_4_2_1_0_co0[29])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[29] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[29]  (
	.FCO(data_4_2_1_0_co0[29]),
	.S(data_4_2_1_0_wmux_S[29]),
	.Y(data_4_2_1_0_y0[29]),
	.B(addr[3]),
	.C(mtime_lo_Z[29]),
	.D(mtime_hi_Z[29]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[29] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[18]  (
	.FCO(data_4_2_1_0_co1[18]),
	.S(data_4_2_1_wmux_0_S[18]),
	.Y(N_290),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[18]),
	.D(mtimecmp_hi_Z[18]),
	.A(data_4_2_1_0_y0[18]),
	.FCI(data_4_2_1_0_co0[18])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[18] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[18]  (
	.FCO(data_4_2_1_0_co0[18]),
	.S(data_4_2_1_0_wmux_S[18]),
	.Y(data_4_2_1_0_y0[18]),
	.B(addr[3]),
	.C(mtime_lo_Z[18]),
	.D(mtime_hi_Z[18]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[18] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[26]  (
	.FCO(data_4_2_1_0_co1[26]),
	.S(data_4_2_1_wmux_0_S[26]),
	.Y(N_298),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[26]),
	.D(mtimecmp_hi_Z[26]),
	.A(data_4_2_1_0_y0[26]),
	.FCI(data_4_2_1_0_co0[26])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[26] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[26]  (
	.FCO(data_4_2_1_0_co0[26]),
	.S(data_4_2_1_0_wmux_S[26]),
	.Y(data_4_2_1_0_y0[26]),
	.B(addr[3]),
	.C(mtime_lo_Z[26]),
	.D(mtime_hi_Z[26]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[26] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[28]  (
	.FCO(data_4_2_1_0_co1[28]),
	.S(data_4_2_1_wmux_0_S[28]),
	.Y(N_300),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[28]),
	.D(mtimecmp_hi_Z[28]),
	.A(data_4_2_1_0_y0[28]),
	.FCI(data_4_2_1_0_co0[28])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[28] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[28]  (
	.FCO(data_4_2_1_0_co0[28]),
	.S(data_4_2_1_0_wmux_S[28]),
	.Y(data_4_2_1_0_y0[28]),
	.B(addr[3]),
	.C(mtime_lo_Z[28]),
	.D(mtime_hi_Z[28]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[28] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[22]  (
	.FCO(data_4_2_1_0_co1[22]),
	.S(data_4_2_1_wmux_0_S[22]),
	.Y(N_294),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[22]),
	.D(mtimecmp_hi_Z[22]),
	.A(data_4_2_1_0_y0[22]),
	.FCI(data_4_2_1_0_co0[22])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[22] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[22]  (
	.FCO(data_4_2_1_0_co0[22]),
	.S(data_4_2_1_0_wmux_S[22]),
	.Y(data_4_2_1_0_y0[22]),
	.B(addr[3]),
	.C(mtime_lo_Z[22]),
	.D(mtime_hi_Z[22]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[22] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[31]  (
	.FCO(data_4_2_1_0_co1[31]),
	.S(data_4_2_1_wmux_0_S[31]),
	.Y(N_303),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[31]),
	.D(mtimecmp_hi_Z[31]),
	.A(data_4_2_1_0_y0[31]),
	.FCI(data_4_2_1_0_co0[31])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[31] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[31]  (
	.FCO(data_4_2_1_0_co0[31]),
	.S(data_4_2_1_0_wmux_S[31]),
	.Y(data_4_2_1_0_y0[31]),
	.B(addr[3]),
	.C(mtime_lo_Z[31]),
	.D(mtime_hi_Z[31]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[31] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[9]  (
	.FCO(data_4_2_1_0_co1[9]),
	.S(data_4_2_1_wmux_0_S[9]),
	.Y(N_281),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[9]),
	.D(mtimecmp_hi_Z[9]),
	.A(data_4_2_1_0_y0[9]),
	.FCI(data_4_2_1_0_co0[9])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[9] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[9]  (
	.FCO(data_4_2_1_0_co0[9]),
	.S(data_4_2_1_0_wmux_S[9]),
	.Y(data_4_2_1_0_y0[9]),
	.B(addr[3]),
	.C(mtime_lo_Z[9]),
	.D(mtime_hi_Z[9]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[9] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[14]  (
	.FCO(data_4_2_1_0_co1[14]),
	.S(data_4_2_1_wmux_0_S[14]),
	.Y(N_286),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[14]),
	.D(mtimecmp_hi_Z[14]),
	.A(data_4_2_1_0_y0[14]),
	.FCI(data_4_2_1_0_co0[14])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[14] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[14]  (
	.FCO(data_4_2_1_0_co0[14]),
	.S(data_4_2_1_0_wmux_S[14]),
	.Y(data_4_2_1_0_y0[14]),
	.B(addr[3]),
	.C(mtime_lo_Z[14]),
	.D(mtime_hi_Z[14]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[14] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[23]  (
	.FCO(data_4_2_1_0_co1[23]),
	.S(data_4_2_1_wmux_0_S[23]),
	.Y(N_295),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[23]),
	.D(mtimecmp_hi_Z[23]),
	.A(data_4_2_1_0_y0[23]),
	.FCI(data_4_2_1_0_co0[23])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[23] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[23]  (
	.FCO(data_4_2_1_0_co0[23]),
	.S(data_4_2_1_0_wmux_S[23]),
	.Y(data_4_2_1_0_y0[23]),
	.B(addr[3]),
	.C(mtime_lo_Z[23]),
	.D(mtime_hi_Z[23]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[23] .INIT=20'h0FA44;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_wmux_0[19]  (
	.FCO(data_4_2_1_0_co1[19]),
	.S(data_4_2_1_wmux_0_S[19]),
	.Y(N_291),
	.B(addr[3]),
	.C(mtimecmp_lo_Z[19]),
	.D(mtimecmp_hi_Z[19]),
	.A(data_4_2_1_0_y0[19]),
	.FCI(data_4_2_1_0_co0[19])
);
defparam \bus_access.bus_rsp_o.data_4_2_1_wmux_0[19] .INIT=20'h0F588;
// @48:74
  ARI1 \bus_access.bus_rsp_o.data_4_2_1_0_wmux[19]  (
	.FCO(data_4_2_1_0_co0[19]),
	.S(data_4_2_1_0_wmux_S[19]),
	.Y(data_4_2_1_0_y0[19]),
	.B(addr[3]),
	.C(mtime_lo_Z[19]),
	.D(mtime_hi_Z[19]),
	.A(addr[2]),
	.FCI(VCC)
);
defparam \bus_access.bus_rsp_o.data_4_2_1_0_wmux[19] .INIT=20'h0FA44;
// @48:90
  CFG3 \mtime_lo_lm_0[0]  (
	.A(data[0]),
	.B(mtime_we_Z[0]),
	.C(mtime_lo_Z[0]),
	.Y(mtime_lo_lm[0])
);
defparam \mtime_lo_lm_0[0] .INIT=8'h8B;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[31]  (
	.A(data8),
	.B(N_303),
	.Y(data_4[31])
);
defparam \bus_access.bus_rsp_o.data_4[31] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[30]  (
	.A(data8),
	.B(N_302),
	.Y(data_4[30])
);
defparam \bus_access.bus_rsp_o.data_4[30] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[29]  (
	.A(data8),
	.B(N_301),
	.Y(data_4[29])
);
defparam \bus_access.bus_rsp_o.data_4[29] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[28]  (
	.A(data8),
	.B(N_300),
	.Y(data_4[28])
);
defparam \bus_access.bus_rsp_o.data_4[28] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[27]  (
	.A(data8),
	.B(N_299),
	.Y(data_4[27])
);
defparam \bus_access.bus_rsp_o.data_4[27] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[26]  (
	.A(data8),
	.B(N_298),
	.Y(data_4[26])
);
defparam \bus_access.bus_rsp_o.data_4[26] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[25]  (
	.A(data8),
	.B(N_297),
	.Y(data_4[25])
);
defparam \bus_access.bus_rsp_o.data_4[25] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[24]  (
	.A(data8),
	.B(N_296),
	.Y(data_4[24])
);
defparam \bus_access.bus_rsp_o.data_4[24] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[23]  (
	.A(data8),
	.B(N_295),
	.Y(data_4[23])
);
defparam \bus_access.bus_rsp_o.data_4[23] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[22]  (
	.A(data8),
	.B(N_294),
	.Y(data_4[22])
);
defparam \bus_access.bus_rsp_o.data_4[22] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[21]  (
	.A(data8),
	.B(N_293),
	.Y(data_4[21])
);
defparam \bus_access.bus_rsp_o.data_4[21] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[20]  (
	.A(data8),
	.B(N_292),
	.Y(data_4[20])
);
defparam \bus_access.bus_rsp_o.data_4[20] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[19]  (
	.A(data8),
	.B(N_291),
	.Y(data_4[19])
);
defparam \bus_access.bus_rsp_o.data_4[19] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[18]  (
	.A(data8),
	.B(N_290),
	.Y(data_4[18])
);
defparam \bus_access.bus_rsp_o.data_4[18] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[17]  (
	.A(data8),
	.B(N_289),
	.Y(data_4[17])
);
defparam \bus_access.bus_rsp_o.data_4[17] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[16]  (
	.A(data8),
	.B(N_288),
	.Y(data_4[16])
);
defparam \bus_access.bus_rsp_o.data_4[16] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[15]  (
	.A(data8),
	.B(N_287),
	.Y(data_4[15])
);
defparam \bus_access.bus_rsp_o.data_4[15] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[14]  (
	.A(data8),
	.B(N_286),
	.Y(data_4[14])
);
defparam \bus_access.bus_rsp_o.data_4[14] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[13]  (
	.A(data8),
	.B(N_285),
	.Y(data_4[13])
);
defparam \bus_access.bus_rsp_o.data_4[13] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[12]  (
	.A(data8),
	.B(N_284),
	.Y(data_4[12])
);
defparam \bus_access.bus_rsp_o.data_4[12] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[11]  (
	.A(data8),
	.B(N_283),
	.Y(data_4[11])
);
defparam \bus_access.bus_rsp_o.data_4[11] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[10]  (
	.A(data8),
	.B(N_282),
	.Y(data_4[10])
);
defparam \bus_access.bus_rsp_o.data_4[10] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[9]  (
	.A(data8),
	.B(N_281),
	.Y(data_4[9])
);
defparam \bus_access.bus_rsp_o.data_4[9] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[8]  (
	.A(data8),
	.B(N_280),
	.Y(data_4[8])
);
defparam \bus_access.bus_rsp_o.data_4[8] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[7]  (
	.A(data8),
	.B(N_279),
	.Y(data_4[7])
);
defparam \bus_access.bus_rsp_o.data_4[7] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[6]  (
	.A(data8),
	.B(N_278),
	.Y(data_4[6])
);
defparam \bus_access.bus_rsp_o.data_4[6] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[5]  (
	.A(data8),
	.B(N_277),
	.Y(data_4[5])
);
defparam \bus_access.bus_rsp_o.data_4[5] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[4]  (
	.A(data8),
	.B(N_276),
	.Y(data_4[4])
);
defparam \bus_access.bus_rsp_o.data_4[4] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[3]  (
	.A(data8),
	.B(N_275),
	.Y(data_4[3])
);
defparam \bus_access.bus_rsp_o.data_4[3] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[2]  (
	.A(data8),
	.B(N_274),
	.Y(data_4[2])
);
defparam \bus_access.bus_rsp_o.data_4[2] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[1]  (
	.A(data8),
	.B(N_273),
	.Y(data_4[1])
);
defparam \bus_access.bus_rsp_o.data_4[1] .INIT=4'h8;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data_4[0]  (
	.A(data8),
	.B(N_272),
	.Y(data_4[0])
);
defparam \bus_access.bus_rsp_o.data_4[0] .INIT=4'h8;
// @61:1203
  CFG2 \carry_RNIJTDP[0]  (
	.A(mtime_we_Z[1]),
	.B(carry_Z[0]),
	.Y(mtime_hie)
);
defparam \carry_RNIJTDP[0] .INIT=4'hE;
// @48:96
  CFG2 \counter.carry_3[0]  (
	.A(mtime_lo_cry_Z[31]),
	.B(mtime_we_Z[0]),
	.Y(carry_3[0])
);
defparam \counter.carry_3[0] .INIT=4'h2;
// @48:140
  CFG2 \irq_gen.cmp_lo_ge_1  (
	.A(un2_cmp_lo_eq_0_data_tmp[15]),
	.B(un2_cmp_lo_gt_cry_31_Z),
	.Y(cmp_lo_ge_1)
);
defparam \irq_gen.cmp_lo_ge_1 .INIT=4'hD;
// @48:90
  CFG3 \mtime_lo_lm_0[31]  (
	.A(mtime_lo_s[31]),
	.B(data[31]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[31])
);
defparam \mtime_lo_lm_0[31] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[30]  (
	.A(mtime_lo_s[30]),
	.B(data[30]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[30])
);
defparam \mtime_lo_lm_0[30] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[29]  (
	.A(mtime_lo_s[29]),
	.B(data[29]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[29])
);
defparam \mtime_lo_lm_0[29] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[28]  (
	.A(mtime_lo_s[28]),
	.B(data[28]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[28])
);
defparam \mtime_lo_lm_0[28] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[27]  (
	.A(mtime_lo_s[27]),
	.B(data[27]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[27])
);
defparam \mtime_lo_lm_0[27] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[26]  (
	.A(mtime_lo_s[26]),
	.B(data[26]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[26])
);
defparam \mtime_lo_lm_0[26] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[25]  (
	.A(mtime_lo_s[25]),
	.B(data[25]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[25])
);
defparam \mtime_lo_lm_0[25] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[24]  (
	.A(mtime_lo_s[24]),
	.B(data[24]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[24])
);
defparam \mtime_lo_lm_0[24] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[23]  (
	.A(mtime_lo_s[23]),
	.B(data[23]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[23])
);
defparam \mtime_lo_lm_0[23] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[22]  (
	.A(mtime_lo_s[22]),
	.B(data[22]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[22])
);
defparam \mtime_lo_lm_0[22] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[21]  (
	.A(mtime_lo_s[21]),
	.B(data[21]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[21])
);
defparam \mtime_lo_lm_0[21] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[20]  (
	.A(mtime_lo_s[20]),
	.B(data[20]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[20])
);
defparam \mtime_lo_lm_0[20] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[19]  (
	.A(mtime_lo_s[19]),
	.B(data[19]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[19])
);
defparam \mtime_lo_lm_0[19] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[18]  (
	.A(mtime_lo_s[18]),
	.B(data[18]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[18])
);
defparam \mtime_lo_lm_0[18] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[17]  (
	.A(mtime_lo_s[17]),
	.B(data[17]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[17])
);
defparam \mtime_lo_lm_0[17] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[16]  (
	.A(mtime_lo_s[16]),
	.B(data[16]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[16])
);
defparam \mtime_lo_lm_0[16] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[15]  (
	.A(mtime_lo_s[15]),
	.B(data[15]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[15])
);
defparam \mtime_lo_lm_0[15] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[14]  (
	.A(mtime_lo_s[14]),
	.B(data[14]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[14])
);
defparam \mtime_lo_lm_0[14] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[13]  (
	.A(mtime_lo_s[13]),
	.B(data[13]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[13])
);
defparam \mtime_lo_lm_0[13] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[12]  (
	.A(mtime_lo_s[12]),
	.B(data[12]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[12])
);
defparam \mtime_lo_lm_0[12] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[11]  (
	.A(mtime_lo_s[11]),
	.B(data[11]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[11])
);
defparam \mtime_lo_lm_0[11] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[10]  (
	.A(mtime_lo_s[10]),
	.B(data[10]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[10])
);
defparam \mtime_lo_lm_0[10] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[9]  (
	.A(mtime_lo_s[9]),
	.B(data[9]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[9])
);
defparam \mtime_lo_lm_0[9] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[8]  (
	.A(mtime_lo_s[8]),
	.B(data[8]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[8])
);
defparam \mtime_lo_lm_0[8] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[7]  (
	.A(mtime_lo_s[7]),
	.B(data[7]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[7])
);
defparam \mtime_lo_lm_0[7] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[6]  (
	.A(mtime_lo_s[6]),
	.B(data[6]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[6])
);
defparam \mtime_lo_lm_0[6] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[5]  (
	.A(mtime_lo_s[5]),
	.B(data[5]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[5])
);
defparam \mtime_lo_lm_0[5] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[4]  (
	.A(mtime_lo_s[4]),
	.B(data[4]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[4])
);
defparam \mtime_lo_lm_0[4] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[3]  (
	.A(mtime_lo_s[3]),
	.B(data[3]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[3])
);
defparam \mtime_lo_lm_0[3] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[2]  (
	.A(mtime_lo_s[2]),
	.B(data[2]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[2])
);
defparam \mtime_lo_lm_0[2] .INIT=8'hCA;
// @48:90
  CFG3 \mtime_lo_lm_0[1]  (
	.A(mtime_lo_s[1]),
	.B(data[1]),
	.C(mtime_we_Z[0]),
	.Y(mtime_lo_lm[1])
);
defparam \mtime_lo_lm_0[1] .INIT=8'hCA;
// @48:141
  CFG3 \irq_gen.irq_o_1  (
	.A(un2_cmp_hi_eq_0_data_tmp[15]),
	.B(cmp_lo_ge_Z),
	.C(un2_cmp_hi_gt_cry_31_Z),
	.Y(irq_o_1)
);
defparam \irq_gen.irq_o_1 .INIT=8'hF4;
// @48:74
  CFG2 \bus_access.bus_rsp_o.data8  (
	.A(un1_neorv32_bus_io_switch_inst_12_0),
	.B(rw),
	.Y(data8)
);
defparam \bus_access.bus_rsp_o.data8 .INIT=4'h2;
// @48:69
  CFG4 \bus_access.mtime_we_3[1]  (
	.A(rw),
	.B(addr[2]),
	.C(addr[3]),
	.D(un1_neorv32_bus_io_switch_inst_12_0),
	.Y(mtime_we_3[1])
);
defparam \bus_access.mtime_we_3[1] .INIT=16'h0800;
// @48:68
  CFG4 \bus_access.mtime_we_3[0]  (
	.A(rw),
	.B(addr[2]),
	.C(addr[3]),
	.D(un1_neorv32_bus_io_switch_inst_12_0),
	.Y(mtime_we_3[0])
);
defparam \bus_access.mtime_we_3[0] .INIT=16'h0200;
// @48:61
  CFG4 mtimecmp_hi_1_sqmuxa (
	.A(rw),
	.B(addr[2]),
	.C(addr[3]),
	.D(un1_neorv32_bus_io_switch_inst_12_0),
	.Y(mtimecmp_hi_1_sqmuxa_Z)
);
defparam mtimecmp_hi_1_sqmuxa.INIT=16'h8000;
// @48:61
  CFG4 mtimecmp_hi_0_sqmuxa (
	.A(rw),
	.B(addr[2]),
	.C(addr[3]),
	.D(un1_neorv32_bus_io_switch_inst_12_0),
	.Y(mtimecmp_hi_0_sqmuxa_Z)
);
defparam mtimecmp_hi_0_sqmuxa.INIT=16'h2000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_mtime */

module neorv32_fifo_1_8_true_true_false (
  state_0,
  addr_0,
  un1_neorv32_bus_io_switch_inst_11_0,
  data,
  rdata,
  N_29,
  N_38,
  rw,
  free,
  half,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input state_0 ;
input addr_0 ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
input [7:0] data ;
output [7:0] rdata ;
input N_29 ;
output N_38 ;
input rw ;
output free ;
output half ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire state_0 ;
wire addr_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire N_29 ;
wire N_38 ;
wire rw ;
wire free ;
wire half ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [0:0] r_pnt_Z;
wire [0:0] r_nxt;
wire [0:0] w_pnt_Z;
wire [0:0] w_nxt;
wire VCC ;
wire GND ;
wire un2_match_i_0_i ;
wire un2_match_i_0 ;
wire we ;
wire N_49 ;
// @25:74
  SLE \r_pnt[0]  (
	.Q(r_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \w_pnt[0]  (
	.Q(w_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:242
  SLE half_o (
	.Q(half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_match_i_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:242
  SLE free_o (
	.Q(free),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_match_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[1]  (
	.Q(rdata[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[0]  (
	.Q(rdata[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[7]  (
	.Q(rdata[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[6]  (
	.Q(rdata[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[5]  (
	.Q(rdata[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[5]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[4]  (
	.Q(rdata[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[3]  (
	.Q(rdata[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[2]  (
	.Q(rdata[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(we),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \r_pnt_RNIAJ9AD[0]  (
	.A(rw),
	.B(un2_match_i_0),
	.C(un1_neorv32_bus_io_switch_inst_11_0),
	.D(addr_0),
	.Y(we)
);
defparam \r_pnt_RNIAJ9AD[0] .INIT=16'h8000;
  CFG2 half_o_RNO (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.Y(un2_match_i_0_i)
);
defparam half_o_RNO.INIT=4'h6;
  CFG2 \r_pnt_RNI394H[0]  (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.Y(un2_match_i_0)
);
defparam \r_pnt_RNI394H[0] .INIT=4'h9;
// @38:321
  CFG2 half_o_RNISSD6 (
	.A(state_0),
	.B(half),
	.Y(N_38)
);
defparam half_o_RNISSD6.INIT=4'h7;
  CFG3 \w_pnt_RNO_0[0]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(N_49)
);
defparam \w_pnt_RNO_0[0] .INIT=8'h80;
  CFG4 \w_pnt_RNO[0]  (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.C(N_49),
	.D(N_29),
	.Y(w_nxt[0])
);
defparam \w_pnt_RNO[0] .INIT=16'h5C00;
  CFG4 \r_pnt_RNO[0]  (
	.A(w_pnt_Z[0]),
	.B(r_pnt_Z[0]),
	.C(state_0),
	.D(N_29),
	.Y(r_nxt[0])
);
defparam \r_pnt_RNO[0] .INIT=16'hAC00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_1_8_true_true_false */

module neorv32_fifo_1_8_true_true_false_0 (
  addr_0,
  un1_neorv32_bus_io_switch_inst_11_0,
  sreg,
  rdata,
  rw,
  N_21_0,
  done,
  free,
  FCCC_C0_0_GL0,
  rstn_sys,
  half
)
;
input addr_0 ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
input [7:0] sreg ;
output [7:0] rdata ;
input rw ;
input N_21_0 ;
input done ;
output free ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
output half ;
wire addr_0 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire rw ;
wire N_21_0 ;
wire done ;
wire free ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire half ;
wire [0:0] r_pnt_Z;
wire [0:0] r_nxt;
wire [0:0] w_pnt_Z;
wire [0:0] w_nxt;
wire VCC ;
wire N_5_0_i ;
wire GND ;
wire N_5_0 ;
wire we_Z ;
wire N_52 ;
// @25:242
  SLE half_o (
	.Q(half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:242
  SLE free_o (
	.Q(free),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \r_pnt[0]  (
	.Q(r_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(r_nxt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:74
  SLE \w_pnt[0]  (
	.Q(w_pnt_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(w_nxt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[7]  (
	.Q(rdata[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[7]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[6]  (
	.Q(rdata[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[6]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[5]  (
	.Q(rdata[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[5]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[4]  (
	.Q(rdata[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[4]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[3]  (
	.Q(rdata[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[3]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[2]  (
	.Q(rdata[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[2]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[1]  (
	.Q(rdata[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[1]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:162
  SLE \fifo_reg[0]  (
	.Q(rdata[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[0]),
	.EN(we_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \w_pnt_RNO[0]  (
	.A(r_pnt_Z[0]),
	.B(done),
	.C(N_21_0),
	.D(w_pnt_Z[0]),
	.Y(w_nxt[0])
);
defparam \w_pnt_RNO[0] .INIT=16'h7040;
// @25:67
  CFG3 we (
	.A(w_pnt_Z[0]),
	.B(done),
	.C(r_pnt_Z[0]),
	.Y(we_Z)
);
defparam we.INIT=8'h84;
  CFG2 half_o_RNO (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.Y(N_5_0_i)
);
defparam half_o_RNO.INIT=4'h6;
  CFG2 free_o_RNO (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.Y(N_5_0)
);
defparam free_o_RNO.INIT=4'h9;
  CFG3 \r_pnt_RNO_0[0]  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(N_52)
);
defparam \r_pnt_RNO_0[0] .INIT=8'h20;
  CFG4 \r_pnt_RNO[0]  (
	.A(r_pnt_Z[0]),
	.B(w_pnt_Z[0]),
	.C(N_52),
	.D(N_21_0),
	.Y(r_nxt[0])
);
defparam \r_pnt_RNO[0] .INIT=16'hCA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_fifo_1_8_true_true_false_0 */

module neorv32_uart (
  data,
  addr_0,
  clk_div_10,
  clk_div_2,
  clk_div_1,
  clk_div_9,
  clk_div_11,
  clk_div_5,
  clk_div_0,
  clk_gen_0,
  clk_div_ff_9,
  clk_div_ff_1,
  clk_div_ff_8,
  clk_div_ff_0,
  clk_div_ff_10,
  clk_div_ff_4,
  data_0_10,
  data_0_9,
  data_0_8,
  data_0_7,
  data_0_6,
  data_0_4,
  data_0_3,
  data_0_2,
  data_0_1,
  data_0_0,
  data_0_5,
  data_0_25,
  data_0_24,
  data_0_23,
  data_0_22,
  data_0_15,
  data_0_14,
  data_0_13,
  data_0_12,
  data_0_11,
  data_0_26,
  firq,
  un1_neorv32_bus_io_switch_inst_11_0,
  un1_neorv32_uart0_inst_0,
  rw,
  UART_RX_c,
  clk_div_lcry,
  UART_TX_c,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
inout [31:0] data /* synthesis syn_tristate = 1 */ ;
input addr_0 ;
input clk_div_10 ;
input clk_div_2 ;
input clk_div_1 ;
input clk_div_9 ;
input clk_div_11 ;
input clk_div_5 ;
input clk_div_0 ;
input clk_gen_0 ;
input clk_div_ff_9 ;
input clk_div_ff_1 ;
input clk_div_ff_8 ;
input clk_div_ff_0 ;
input clk_div_ff_10 ;
input clk_div_ff_4 ;
output data_0_10 ;
output data_0_9 ;
output data_0_8 ;
output data_0_7 ;
output data_0_6 ;
output data_0_4 ;
output data_0_3 ;
output data_0_2 ;
output data_0_1 ;
output data_0_0 ;
input data_0_5 ;
output data_0_25 ;
output data_0_24 ;
output data_0_23 ;
output data_0_22 ;
output data_0_15 ;
output data_0_14 ;
output data_0_13 ;
output data_0_12 ;
output data_0_11 ;
output data_0_26 ;
output [2:1] firq ;
input un1_neorv32_bus_io_switch_inst_11_0 ;
output un1_neorv32_uart0_inst_0 ;
input rw ;
input UART_RX_c ;
output clk_div_lcry ;
output UART_TX_c ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire addr_0 ;
wire clk_div_10 ;
wire clk_div_2 ;
wire clk_div_1 ;
wire clk_div_9 ;
wire clk_div_11 ;
wire clk_div_5 ;
wire clk_div_0 ;
wire clk_gen_0 ;
wire clk_div_ff_9 ;
wire clk_div_ff_1 ;
wire clk_div_ff_8 ;
wire clk_div_ff_0 ;
wire clk_div_ff_10 ;
wire clk_div_ff_4 ;
wire data_0_10 ;
wire data_0_9 ;
wire data_0_8 ;
wire data_0_7 ;
wire data_0_6 ;
wire data_0_4 ;
wire data_0_3 ;
wire data_0_2 ;
wire data_0_1 ;
wire data_0_0 ;
wire data_0_5 ;
wire data_0_25 ;
wire data_0_24 ;
wire data_0_23 ;
wire data_0_22 ;
wire data_0_15 ;
wire data_0_14 ;
wire data_0_13 ;
wire data_0_12 ;
wire data_0_11 ;
wire data_0_26 ;
wire un1_neorv32_bus_io_switch_inst_11_0 ;
wire un1_neorv32_uart0_inst_0 ;
wire rw ;
wire UART_RX_c ;
wire clk_div_lcry ;
wire UART_TX_c ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire [9:0] baudcnt;
wire [9:0] baudcnt_s;
wire [9:0] baudcnt_0;
wire [9:0] baudcnt_s_0;
wire [5:0] state;
wire [0:0] state_0;
wire [1:1] cg_en;
wire [8:0] sreg;
wire [8:0] sreg_6;
wire [8:0] sreg_0;
wire [2:0] prsc;
wire [9:0] baud;
wire [2:0] sync;
wire [31:0] data_28;
wire [3:0] bitcnt;
wire [2:0] bitcnt_6;
wire [3:0] bitcnt_0;
wire [3:0] bitcnt_5;
wire [8:0] baudcnt_cry;
wire [0:0] baudcnt_5_RNILAVV1_Y;
wire [8:0] baudcnt_5;
wire [1:1] baudcnt_5_RNI8J1E3_Y;
wire [2:2] baudcnt_5_RNITT3S4_Y;
wire [3:3] baudcnt_5_RNIKA6A6_Y;
wire [4:4] baudcnt_5_RNIDP8O7_Y;
wire [5:5] baudcnt_5_RNI8AB69_Y;
wire [6:6] baudcnt_5_RNI5TDKA_Y;
wire [7:7] baudcnt_5_RNI4IG2C_Y;
wire [9:9] baudcnt_RNO_FCO;
wire [9:9] baudcnt_RNO_Y;
wire [0:0] state_RNINKEQ;
wire [8:8] baudcnt_5_RNI59JGD_Y;
wire [2:2] state_RNIE5O53_S;
wire [2:2] state_RNIE5O53_Y;
wire [8:8] baudcnt_RNIFNVV2;
wire [8:0] baudcnt_cry_0;
wire [0:0] baudcnt_RNI51U37_Y;
wire [1:1] baudcnt_RNIUU32B_Y;
wire [2:2] baudcnt_RNIPU90F_Y;
wire [3:3] baudcnt_RNIM0GUI_Y;
wire [4:4] baudcnt_RNIL4MSM_Y;
wire [5:5] baudcnt_RNIMASQQ_Y;
wire [6:6] baudcnt_RNIPI2PU_Y;
wire [7:7] baudcnt_RNIUS8N21_Y;
wire [9:9] baudcnt_RNO_FCO_0;
wire [9:9] baudcnt_RNO_Y_0;
wire [8:8] baudcnt_RNI59FL61_Y;
wire [7:0] rdata;
wire [7:0] rdata_0;
wire [5:5] state_ns_i_0_0;
wire VCC ;
wire baudcnte ;
wire GND ;
wire baudcnt_1_sqmuxa_i ;
wire N_21_i ;
wire N_23_i ;
wire clr_tx ;
wire clr_tx_4 ;
wire clr_rx ;
wire clr_rx_4 ;
wire done ;
wire state_0_sqmuxa ;
wire txd_3 ;
wire N_111_i ;
wire N_109_i ;
wire N_103_i ;
wire N_113_i ;
wire N_317_i ;
wire hwfc_en ;
wire clr_rx_0_sqmuxa ;
wire irq_rx_full ;
wire irq_rx_half ;
wire irq_rx_nempty ;
wire irq_tx_empty ;
wire irq_tx_nhalf ;
wire sim_mode ;
wire over ;
wire enable ;
wire baudcnt_0_sqmuxa ;
wire state_3_0_0 ;
wire uart_clk ;
wire N_815_i ;
wire baudcnt_cry_cy ;
wire un55_uart_clk_RNI44TH_S ;
wire un55_uart_clk_RNI44TH_Y ;
wire un55_uart_clk ;
wire baudcnt_cry_cy_0 ;
wire N_807 ;
wire CO2 ;
wire uart_clk_7_2_Z ;
wire uart_clk_7_2_0_Z ;
wire N_32 ;
wire free ;
wire N_21_i_1 ;
wire half ;
wire uart_clk_7_1_Z ;
wire uart_clk_7_2_1 ;
wire uart_clk_7_1_0_1_Z ;
wire uart_clk_7_1_0_Z ;
wire uart_clk_7_2_0_1_Z ;
wire N_320 ;
wire N_48 ;
wire N_814 ;
wire N_810 ;
wire state_3_0_166_0_o3_6 ;
wire state_3_0_166_0_o3_5 ;
wire un55_uart_clk_6 ;
wire un55_uart_clk_5 ;
wire N_322_3 ;
wire N_29 ;
wire N_21_0 ;
wire data_1_sqmuxa ;
wire free_0 ;
wire half_0 ;
wire N_809 ;
wire N_38 ;
wire N_811 ;
wire CO1 ;
wire N_136 ;
wire N_135 ;
wire N_134 ;
wire N_133 ;
wire N_132 ;
wire N_131 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_2 ;
// @38:321
  SLE \tx_engine.baudcnt[9]  (
	.Q(baudcnt[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[9]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[8]  (
	.Q(baudcnt[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[8]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[7]  (
	.Q(baudcnt[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[7]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[6]  (
	.Q(baudcnt[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[6]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[5]  (
	.Q(baudcnt[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[5]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[4]  (
	.Q(baudcnt[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[4]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[3]  (
	.Q(baudcnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[3]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[2]  (
	.Q(baudcnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[2]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[1]  (
	.Q(baudcnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[1]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.baudcnt[0]  (
	.Q(baudcnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s[0]),
	.EN(baudcnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[9]  (
	.Q(baudcnt_0[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[9]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[8]  (
	.Q(baudcnt_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[8]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[7]  (
	.Q(baudcnt_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[7]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[6]  (
	.Q(baudcnt_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[6]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[5]  (
	.Q(baudcnt_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[5]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[4]  (
	.Q(baudcnt_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[4]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[3]  (
	.Q(baudcnt_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[3]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[2]  (
	.Q(baudcnt_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[2]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[1]  (
	.Q(baudcnt_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[1]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.baudcnt[0]  (
	.Q(baudcnt_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(baudcnt_s_0[0]),
	.EN(baudcnt_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.ack  (
	.Q(un1_neorv32_uart0_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_neorv32_bus_io_switch_inst_11_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:306
  SLE irq_rx_o (
	.Q(firq[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_21_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:265
  SLE irq_tx_o (
	.Q(firq[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_23_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.clr_tx  (
	.Q(clr_tx),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_tx_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.clr_rx  (
	.Q(clr_rx),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(clr_rx_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.done  (
	.Q(done),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(state_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.txd  (
	.Q(UART_TX_c),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(txd_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.state[5]  (
	.Q(state[5]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_103_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.state[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.state[0]  (
	.Q(state_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_317_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.hwfc_en  (
	.Q(hwfc_en),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.irq_rx_full  (
	.Q(irq_rx_full),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[24]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.irq_rx_half  (
	.Q(irq_rx_half),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[23]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.irq_rx_nempty  (
	.Q(irq_rx_nempty),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[22]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.irq_tx_empty  (
	.Q(irq_tx_empty),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[25]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.irq_tx_nhalf  (
	.Q(irq_tx_nhalf),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[26]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.sim_mode  (
	.Q(sim_mode),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:449
  SLE \rx_engine.over  (
	.Q(over),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cg_en[1]),
	.EN(enable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.state[1]  (
	.Q(clk_div_lcry),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(cg_en[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.enable  (
	.Q(cg_en[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[5]  (
	.Q(sreg[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[6]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[4]  (
	.Q(sreg[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[5]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[3]  (
	.Q(sreg[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[4]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[2]  (
	.Q(sreg[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[3]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[1]  (
	.Q(sreg[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[2]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[0]  (
	.Q(sreg[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg[1]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[8]  (
	.Q(sreg[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[8]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[7]  (
	.Q(sreg[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[7]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[6]  (
	.Q(sreg_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[6]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[5]  (
	.Q(sreg_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[5]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[4]  (
	.Q(sreg_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[4]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[3]  (
	.Q(sreg_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[3]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[2]  (
	.Q(sreg_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[2]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[1]  (
	.Q(sreg_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[1]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.sreg[0]  (
	.Q(sreg_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_6[0]),
	.EN(state_3_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.prsc[1]  (
	.Q(prsc[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.prsc[0]  (
	.Q(prsc[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[9]  (
	.Q(baud[9]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[15]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[8]  (
	.Q(baud[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[14]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[7]  (
	.Q(baud[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[13]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[6]  (
	.Q(baud[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[12]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[5]  (
	.Q(baud[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[11]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[4]  (
	.Q(baud[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[10]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[3]  (
	.Q(baud[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[9]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[2]  (
	.Q(baud[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[8]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[1]  (
	.Q(baud[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.baud[0]  (
	.Q(baud[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[8]  (
	.Q(sreg_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sync[2]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[7]  (
	.Q(sreg_0[7]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_0[8]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sreg[6]  (
	.Q(sreg[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sreg_0[7]),
	.EN(baudcnt_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[13]  (
	.Q(data_0_10),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[12]  (
	.Q(data_0_9),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[11]  (
	.Q(data_0_8),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[10]  (
	.Q(data_0_7),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[9]  (
	.Q(data_0_6),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[8]  (
	.Q(data[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[7]  (
	.Q(data_0_4),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[6]  (
	.Q(data_0_3),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[5]  (
	.Q(data_0_2),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[4]  (
	.Q(data_0_1),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[3]  (
	.Q(data_0_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sync[2]  (
	.Q(sync[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(UART_RX_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sync[1]  (
	.Q(sync[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sync[2]),
	.EN(uart_clk),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.sync[0]  (
	.Q(sync[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(sync[1]),
	.EN(uart_clk),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \ctrl.prsc[2]  (
	.Q(prsc[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_0_5),
	.EN(clr_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[28]  (
	.Q(data_0_25),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[27]  (
	.Q(data_0_24),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[26]  (
	.Q(data_0_23),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[25]  (
	.Q(data_0_22),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[24]  (
	.Q(data[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[22]  (
	.Q(data[19]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[21]  (
	.Q(data[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[19]  (
	.Q(data[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[18]  (
	.Q(data_0_15),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[17]  (
	.Q(data_0_14),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[16]  (
	.Q(data_0_13),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[15]  (
	.Q(data_0_12),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[14]  (
	.Q(data_0_11),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.bitcnt[3]  (
	.Q(bitcnt[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(N_815_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.bitcnt[2]  (
	.Q(bitcnt[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.bitcnt[1]  (
	.Q(bitcnt[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:321
  SLE \tx_engine.bitcnt[0]  (
	.Q(bitcnt[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.bitcnt[3]  (
	.Q(bitcnt_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.bitcnt[2]  (
	.Q(bitcnt_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.bitcnt[1]  (
	.Q(bitcnt_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:393
  SLE \rx_engine.bitcnt[0]  (
	.Q(bitcnt_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(bitcnt_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[31]  (
	.Q(data[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[30]  (
	.Q(data[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:155
  SLE \bus_rsp_o.data[29]  (
	.Q(data_0_26),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data_28[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:1226
  ARI1 \receiver.un55_uart_clk_RNI44TH  (
	.FCO(baudcnt_cry_cy),
	.S(un55_uart_clk_RNI44TH_S),
	.Y(un55_uart_clk_RNI44TH_Y),
	.B(un55_uart_clk),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \receiver.un55_uart_clk_RNI44TH .INIT=20'h4BB00;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNILAVV1[0]  (
	.FCO(baudcnt_cry[0]),
	.S(baudcnt_s_0[0]),
	.Y(baudcnt_5_RNILAVV1_Y[0]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[0]),
	.D(baudcnt_0[0]),
	.A(VCC),
	.FCI(baudcnt_cry_cy)
);
defparam \receiver.rx_engine.baudcnt_5_RNILAVV1[0] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNI8J1E3[1]  (
	.FCO(baudcnt_cry[1]),
	.S(baudcnt_s_0[1]),
	.Y(baudcnt_5_RNI8J1E3_Y[1]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[1]),
	.D(baudcnt_0[1]),
	.A(VCC),
	.FCI(baudcnt_cry[0])
);
defparam \receiver.rx_engine.baudcnt_5_RNI8J1E3[1] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNITT3S4[2]  (
	.FCO(baudcnt_cry[2]),
	.S(baudcnt_s_0[2]),
	.Y(baudcnt_5_RNITT3S4_Y[2]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[2]),
	.D(baudcnt_0[2]),
	.A(VCC),
	.FCI(baudcnt_cry[1])
);
defparam \receiver.rx_engine.baudcnt_5_RNITT3S4[2] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNIKA6A6[3]  (
	.FCO(baudcnt_cry[3]),
	.S(baudcnt_s_0[3]),
	.Y(baudcnt_5_RNIKA6A6_Y[3]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[3]),
	.D(baudcnt_0[3]),
	.A(VCC),
	.FCI(baudcnt_cry[2])
);
defparam \receiver.rx_engine.baudcnt_5_RNIKA6A6[3] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNIDP8O7[4]  (
	.FCO(baudcnt_cry[4]),
	.S(baudcnt_s_0[4]),
	.Y(baudcnt_5_RNIDP8O7_Y[4]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[4]),
	.D(baudcnt_0[4]),
	.A(VCC),
	.FCI(baudcnt_cry[3])
);
defparam \receiver.rx_engine.baudcnt_5_RNIDP8O7[4] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNI8AB69[5]  (
	.FCO(baudcnt_cry[5]),
	.S(baudcnt_s_0[5]),
	.Y(baudcnt_5_RNI8AB69_Y[5]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[5]),
	.D(baudcnt_0[5]),
	.A(VCC),
	.FCI(baudcnt_cry[4])
);
defparam \receiver.rx_engine.baudcnt_5_RNI8AB69[5] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNI5TDKA[6]  (
	.FCO(baudcnt_cry[6]),
	.S(baudcnt_s_0[6]),
	.Y(baudcnt_5_RNI5TDKA_Y[6]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[6]),
	.D(baudcnt_0[6]),
	.A(VCC),
	.FCI(baudcnt_cry[5])
);
defparam \receiver.rx_engine.baudcnt_5_RNI5TDKA[6] .INIT=20'h62700;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNI4IG2C[7]  (
	.FCO(baudcnt_cry[7]),
	.S(baudcnt_s_0[7]),
	.Y(baudcnt_5_RNI4IG2C_Y[7]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[7]),
	.D(baudcnt_0[7]),
	.A(VCC),
	.FCI(baudcnt_cry[6])
);
defparam \receiver.rx_engine.baudcnt_5_RNI4IG2C[7] .INIT=20'h62700;
// @61:1226
  ARI1 \rx_engine.baudcnt_RNO[9]  (
	.FCO(baudcnt_RNO_FCO[9]),
	.S(baudcnt_s_0[9]),
	.Y(baudcnt_RNO_Y[9]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baud[9]),
	.D(baudcnt_0[9]),
	.A(state_RNINKEQ[0]),
	.FCI(baudcnt_cry[8])
);
defparam \rx_engine.baudcnt_RNO[9] .INIT=20'h4AF27;
// @61:1226
  ARI1 \receiver.rx_engine.baudcnt_5_RNI59JGD[8]  (
	.FCO(baudcnt_cry[8]),
	.S(baudcnt_s_0[8]),
	.Y(baudcnt_5_RNI59JGD_Y[8]),
	.B(un55_uart_clk_RNI44TH_Y),
	.C(baudcnt_5[8]),
	.D(baudcnt_0[8]),
	.A(VCC),
	.FCI(baudcnt_cry[7])
);
defparam \receiver.rx_engine.baudcnt_5_RNI59JGD[8] .INIT=20'h62700;
// @61:1226
  ARI1 \tx_engine.state_RNIE5O53[2]  (
	.FCO(baudcnt_cry_cy_0),
	.S(state_RNIE5O53_S[2]),
	.Y(state_RNIE5O53_Y[2]),
	.B(baudcnt_RNIFNVV2[8]),
	.C(state[2]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \tx_engine.state_RNIE5O53[2] .INIT=20'h4DD00;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNI51U37[0]  (
	.FCO(baudcnt_cry_0[0]),
	.S(baudcnt_s[0]),
	.Y(baudcnt_RNI51U37_Y[0]),
	.B(baud[0]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[0]),
	.A(VCC),
	.FCI(baudcnt_cry_cy_0)
);
defparam \tx_engine.baudcnt_RNI51U37[0] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIUU32B[1]  (
	.FCO(baudcnt_cry_0[1]),
	.S(baudcnt_s[1]),
	.Y(baudcnt_RNIUU32B_Y[1]),
	.B(baud[1]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[1]),
	.A(VCC),
	.FCI(baudcnt_cry_0[0])
);
defparam \tx_engine.baudcnt_RNIUU32B[1] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIPU90F[2]  (
	.FCO(baudcnt_cry_0[2]),
	.S(baudcnt_s[2]),
	.Y(baudcnt_RNIPU90F_Y[2]),
	.B(baud[2]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[2]),
	.A(VCC),
	.FCI(baudcnt_cry_0[1])
);
defparam \tx_engine.baudcnt_RNIPU90F[2] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIM0GUI[3]  (
	.FCO(baudcnt_cry_0[3]),
	.S(baudcnt_s[3]),
	.Y(baudcnt_RNIM0GUI_Y[3]),
	.B(baud[3]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[3]),
	.A(VCC),
	.FCI(baudcnt_cry_0[2])
);
defparam \tx_engine.baudcnt_RNIM0GUI[3] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIL4MSM[4]  (
	.FCO(baudcnt_cry_0[4]),
	.S(baudcnt_s[4]),
	.Y(baudcnt_RNIL4MSM_Y[4]),
	.B(baud[4]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[4]),
	.A(VCC),
	.FCI(baudcnt_cry_0[3])
);
defparam \tx_engine.baudcnt_RNIL4MSM[4] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIMASQQ[5]  (
	.FCO(baudcnt_cry_0[5]),
	.S(baudcnt_s[5]),
	.Y(baudcnt_RNIMASQQ_Y[5]),
	.B(baud[5]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[5]),
	.A(VCC),
	.FCI(baudcnt_cry_0[4])
);
defparam \tx_engine.baudcnt_RNIMASQQ[5] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIPI2PU[6]  (
	.FCO(baudcnt_cry_0[6]),
	.S(baudcnt_s[6]),
	.Y(baudcnt_RNIPI2PU_Y[6]),
	.B(baud[6]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[6]),
	.A(VCC),
	.FCI(baudcnt_cry_0[5])
);
defparam \tx_engine.baudcnt_RNIPI2PU[6] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNIUS8N21[7]  (
	.FCO(baudcnt_cry_0[7]),
	.S(baudcnt_s[7]),
	.Y(baudcnt_RNIUS8N21_Y[7]),
	.B(baud[7]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[7]),
	.A(VCC),
	.FCI(baudcnt_cry_0[6])
);
defparam \tx_engine.baudcnt_RNIUS8N21[7] .INIT=20'h64700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNO[9]  (
	.FCO(baudcnt_RNO_FCO_0[9]),
	.S(baudcnt_s[9]),
	.Y(baudcnt_RNO_Y_0[9]),
	.B(baud[9]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[9]),
	.A(VCC),
	.FCI(baudcnt_cry_0[8])
);
defparam \tx_engine.baudcnt_RNO[9] .INIT=20'h44700;
// @61:1226
  ARI1 \tx_engine.baudcnt_RNI59FL61[8]  (
	.FCO(baudcnt_cry_0[8]),
	.S(baudcnt_s[8]),
	.Y(baudcnt_RNI59FL61_Y[8]),
	.B(baud[8]),
	.C(state_RNIE5O53_Y[2]),
	.D(baudcnt[8]),
	.A(VCC),
	.FCI(baudcnt_cry_0[7])
);
defparam \tx_engine.baudcnt_RNI59FL61[8] .INIT=20'h64700;
// @38:339
  CFG4 \transmitter.tx_engine.bitcnt_6_0[0]  (
	.A(bitcnt[0]),
	.B(state[2]),
	.C(baudcnt_RNIFNVV2[8]),
	.D(N_807),
	.Y(bitcnt_6[0])
);
defparam \transmitter.tx_engine.bitcnt_6_0[0] .INIT=16'hEEED;
// @38:339
  CFG3 \un1_tx_engine.state_3_0_0  (
	.A(state[2]),
	.B(baudcnt_RNIFNVV2[8]),
	.C(N_807),
	.Y(state_3_0_0)
);
defparam \un1_tx_engine.state_3_0_0 .INIT=8'hAB;
// @61:1226
  CFG4 \tx_engine.state_RNI24094[1]  (
	.A(state[1]),
	.B(state[2]),
	.C(baudcnt_RNIFNVV2[8]),
	.D(N_807),
	.Y(baudcnte)
);
defparam \tx_engine.state_RNI24094[1] .INIT=16'hCCDF;
// @38:427
  CFG4 \un1_rx_engine.bitcnt_1_1.CO2  (
	.A(bitcnt_0[1]),
	.B(bitcnt_0[2]),
	.C(baudcnt_0_sqmuxa),
	.D(bitcnt_0[0]),
	.Y(CO2)
);
defparam \un1_rx_engine.bitcnt_1_1.CO2 .INIT=16'hF0E0;
// @61:1226
  CFG4 uart_clk_7_2_RNIMHFT (
	.A(prsc[0]),
	.B(state[0]),
	.C(uart_clk_7_2_Z),
	.D(uart_clk_7_2_0_Z),
	.Y(N_807)
);
defparam uart_clk_7_2_RNIMHFT.INIT=16'h37BF;
// @38:321
  CFG3 \tx_engine.bitcnt_RNI37UK[2]  (
	.A(bitcnt[2]),
	.B(bitcnt[1]),
	.C(bitcnt[0]),
	.Y(N_32)
);
defparam \tx_engine.bitcnt_RNI37UK[2] .INIT=8'hFE;
// @38:306
  CFG4 irq_rx_o_RNO (
	.A(free),
	.B(irq_rx_full),
	.C(cg_en[1]),
	.D(N_21_i_1),
	.Y(N_21_i)
);
defparam irq_rx_o_RNO.INIT=16'h40F0;
// @38:306
  CFG3 irq_rx_o_RNO_0 (
	.A(half),
	.B(irq_rx_nempty),
	.C(irq_rx_half),
	.Y(N_21_i_1)
);
defparam irq_rx_o_RNO_0.INIT=8'h57;
// @38:230
  CFG4 uart_clk_7_2 (
	.A(uart_clk_7_1_Z),
	.B(uart_clk_7_2_1),
	.C(clk_div_ff_9),
	.D(prsc[1]),
	.Y(uart_clk_7_2_Z)
);
defparam uart_clk_7_2.INIT=16'h46AA;
// @38:230
  CFG4 uart_clk_7_2_1_0 (
	.A(clk_div_ff_1),
	.B(clk_div_10),
	.C(clk_div_2),
	.D(uart_clk_7_1_Z),
	.Y(uart_clk_7_2_1)
);
defparam uart_clk_7_2_1_0.INIT=16'h3350;
// @38:230
  CFG4 uart_clk_7_1_0 (
	.A(clk_div_ff_8),
	.B(prsc[2]),
	.C(prsc[1]),
	.D(uart_clk_7_1_0_1_Z),
	.Y(uart_clk_7_1_0_Z)
);
defparam uart_clk_7_1_0.INIT=16'hC3C4;
// @38:230
  CFG4 uart_clk_7_1_0_1 (
	.A(clk_div_1),
	.B(prsc[2]),
	.C(clk_div_ff_0),
	.D(clk_div_9),
	.Y(uart_clk_7_1_0_1_Z)
);
defparam uart_clk_7_1_0_1.INIT=16'h02CE;
// @38:230
  CFG4 uart_clk_7_2_0 (
	.A(uart_clk_7_1_0_Z),
	.B(uart_clk_7_2_0_1_Z),
	.C(clk_div_ff_10),
	.D(prsc[1]),
	.Y(uart_clk_7_2_0_Z)
);
defparam uart_clk_7_2_0.INIT=16'h46AA;
// @38:230
  CFG4 uart_clk_7_2_0_1 (
	.A(clk_div_ff_4),
	.B(clk_div_11),
	.C(clk_div_5),
	.D(uart_clk_7_1_0_Z),
	.Y(uart_clk_7_2_0_1_Z)
);
defparam uart_clk_7_2_0_1.INIT=16'h3350;
  CFG3 uart_clk_7_2_RNIP5NN (
	.A(uart_clk_7_2_0_Z),
	.B(prsc[0]),
	.C(uart_clk_7_2_Z),
	.Y(uart_clk)
);
defparam uart_clk_7_2_RNIP5NN.INIT=8'hB8;
// @38:230
  CFG4 uart_clk_7_1 (
	.A(prsc[1]),
	.B(clk_gen_0),
	.C(clk_div_0),
	.D(prsc[2]),
	.Y(uart_clk_7_1_Z)
);
defparam uart_clk_7_1.INIT=16'hEE50;
// @38:393
  CFG2 \rx_engine.state_RNINKEQ[0]  (
	.A(clk_div_lcry),
	.B(state_0[0]),
	.Y(state_RNINKEQ[0])
);
defparam \rx_engine.state_RNINKEQ[0] .INIT=4'h2;
// @38:393
  CFG2 \rx_engine.state_RNO_0[0]  (
	.A(sync[1]),
	.B(sync[0]),
	.Y(N_320)
);
defparam \rx_engine.state_RNO_0[0] .INIT=4'hB;
  CFG2 m10 (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.Y(N_48)
);
defparam m10.INIT=4'h2;
// @38:321
  CFG2 \tx_engine.state_RNO_0[1]  (
	.A(uart_clk),
	.B(state[2]),
	.Y(N_814)
);
defparam \tx_engine.state_RNO_0[1] .INIT=4'h2;
// @38:339
  CFG2 \transmitter.tx_engine.bitcnt_6_0_o3_1[1]  (
	.A(bitcnt[0]),
	.B(bitcnt[1]),
	.Y(N_810)
);
defparam \transmitter.tx_engine.bitcnt_6_0_o3_1[1] .INIT=4'hE;
// @38:339
  CFG2 \transmitter.tx_engine.sreg_6[8]  (
	.A(state[2]),
	.B(rdata[7]),
	.Y(sreg_6[8])
);
defparam \transmitter.tx_engine.sreg_6[8] .INIT=4'hD;
// @38:339
  CFG2 \transmitter.tx_engine.sreg_6[0]  (
	.A(state[2]),
	.B(sreg_0[1]),
	.Y(sreg_6[0])
);
defparam \transmitter.tx_engine.sreg_6[0] .INIT=4'h4;
// @38:371
  CFG2 \transmitter.tx_engine.txd_3  (
	.A(state[0]),
	.B(sreg_0[0]),
	.Y(txd_3)
);
defparam \transmitter.tx_engine.txd_3 .INIT=4'hD;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[7]  (
	.A(state[2]),
	.B(rdata[6]),
	.C(sreg[8]),
	.Y(sreg_6[7])
);
defparam \transmitter.tx_engine.sreg_6[7] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[6]  (
	.A(state[2]),
	.B(rdata[5]),
	.C(sreg[7]),
	.Y(sreg_6[6])
);
defparam \transmitter.tx_engine.sreg_6[6] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[5]  (
	.A(state[2]),
	.B(rdata[4]),
	.C(sreg_0[6]),
	.Y(sreg_6[5])
);
defparam \transmitter.tx_engine.sreg_6[5] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[4]  (
	.A(state[2]),
	.B(rdata[3]),
	.C(sreg_0[5]),
	.Y(sreg_6[4])
);
defparam \transmitter.tx_engine.sreg_6[4] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[3]  (
	.A(state[2]),
	.B(rdata[2]),
	.C(sreg_0[4]),
	.Y(sreg_6[3])
);
defparam \transmitter.tx_engine.sreg_6[3] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[2]  (
	.A(state[2]),
	.B(rdata[1]),
	.C(sreg_0[3]),
	.Y(sreg_6[2])
);
defparam \transmitter.tx_engine.sreg_6[2] .INIT=8'hD8;
// @38:339
  CFG3 \transmitter.tx_engine.sreg_6[1]  (
	.A(state[2]),
	.B(rdata[0]),
	.C(sreg_0[2]),
	.Y(sreg_6[1])
);
defparam \transmitter.tx_engine.sreg_6[1] .INIT=8'hD8;
// @61:1226
  CFG4 \tx_engine.baudcnt_RNIAQC61[4]  (
	.A(baudcnt[7]),
	.B(baudcnt[6]),
	.C(baudcnt[5]),
	.D(baudcnt[4]),
	.Y(state_3_0_166_0_o3_6)
);
defparam \tx_engine.baudcnt_RNIAQC61[4] .INIT=16'hFFFE;
// @61:1226
  CFG4 \tx_engine.baudcnt_RNIQ9C61[0]  (
	.A(baudcnt[3]),
	.B(baudcnt[2]),
	.C(baudcnt[1]),
	.D(baudcnt[0]),
	.Y(state_3_0_166_0_o3_5)
);
defparam \tx_engine.baudcnt_RNIQ9C61[0] .INIT=16'hFFFE;
// @38:425
  CFG4 \receiver.un55_uart_clk_6  (
	.A(baudcnt_0[3]),
	.B(baudcnt_0[2]),
	.C(baudcnt_0[1]),
	.D(baudcnt_0[0]),
	.Y(un55_uart_clk_6)
);
defparam \receiver.un55_uart_clk_6 .INIT=16'h0001;
// @38:425
  CFG4 \receiver.un55_uart_clk_5  (
	.A(baudcnt_0[7]),
	.B(baudcnt_0[6]),
	.C(baudcnt_0[5]),
	.D(baudcnt_0[4]),
	.Y(un55_uart_clk_5)
);
defparam \receiver.un55_uart_clk_5 .INIT=16'h0001;
// @38:393
  CFG4 \rx_engine.bitcnt_RNIU5HL1[3]  (
	.A(bitcnt_0[3]),
	.B(bitcnt_0[2]),
	.C(bitcnt_0[1]),
	.D(bitcnt_0[0]),
	.Y(N_322_3)
);
defparam \rx_engine.bitcnt_RNIU5HL1[3] .INIT=16'h0001;
  CFG3 m2 (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(clr_rx_0_sqmuxa)
);
defparam m2.INIT=8'h08;
  CFG3 \ctrl.clr_tx_RNIO4QT  (
	.A(sim_mode),
	.B(cg_en[1]),
	.C(clr_tx),
	.Y(N_29)
);
defparam \ctrl.clr_tx_RNIO4QT .INIT=8'h04;
  CFG3 \ctrl.clr_rx_RNIM2QT  (
	.A(sim_mode),
	.B(cg_en[1]),
	.C(clr_rx),
	.Y(N_21_0)
);
defparam \ctrl.clr_rx_RNIM2QT .INIT=8'h04;
// @38:195
  CFG3 \bus_rsp_o.data_1_sqmuxa  (
	.A(un1_neorv32_bus_io_switch_inst_11_0),
	.B(rw),
	.C(addr_0),
	.Y(data_1_sqmuxa)
);
defparam \bus_rsp_o.data_1_sqmuxa .INIT=8'h02;
// @38:454
  CFG3 \fifo_overrun.un1_ctrl.enable_0  (
	.A(free),
	.B(done),
	.C(cg_en[1]),
	.Y(enable)
);
defparam \fifo_overrun.un1_ctrl.enable_0 .INIT=8'h4F;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[8]  (
	.A(baud[8]),
	.B(state_RNINKEQ[0]),
	.C(baud[9]),
	.Y(baudcnt_5[8])
);
defparam \receiver.rx_engine.baudcnt_5[8] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[7]  (
	.A(baud[7]),
	.B(state_RNINKEQ[0]),
	.C(baud[8]),
	.Y(baudcnt_5[7])
);
defparam \receiver.rx_engine.baudcnt_5[7] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[6]  (
	.A(baud[6]),
	.B(state_RNINKEQ[0]),
	.C(baud[7]),
	.Y(baudcnt_5[6])
);
defparam \receiver.rx_engine.baudcnt_5[6] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[5]  (
	.A(baud[5]),
	.B(state_RNINKEQ[0]),
	.C(baud[6]),
	.Y(baudcnt_5[5])
);
defparam \receiver.rx_engine.baudcnt_5[5] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[4]  (
	.A(baud[4]),
	.B(state_RNINKEQ[0]),
	.C(baud[5]),
	.Y(baudcnt_5[4])
);
defparam \receiver.rx_engine.baudcnt_5[4] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[3]  (
	.A(baud[3]),
	.B(state_RNINKEQ[0]),
	.C(baud[4]),
	.Y(baudcnt_5[3])
);
defparam \receiver.rx_engine.baudcnt_5[3] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[2]  (
	.A(baud[2]),
	.B(state_RNINKEQ[0]),
	.C(baud[3]),
	.Y(baudcnt_5[2])
);
defparam \receiver.rx_engine.baudcnt_5[2] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[1]  (
	.A(baud[1]),
	.B(state_RNINKEQ[0]),
	.C(baud[2]),
	.Y(baudcnt_5[1])
);
defparam \receiver.rx_engine.baudcnt_5[1] .INIT=8'hE2;
// @38:412
  CFG3 \receiver.rx_engine.baudcnt_5[0]  (
	.A(baud[0]),
	.B(baud[1]),
	.C(state_RNINKEQ[0]),
	.Y(baudcnt_5[0])
);
defparam \receiver.rx_engine.baudcnt_5[0] .INIT=8'hCA;
// @38:178
  CFG4 \bus_access.bus_rsp_o.data_28[2]  (
	.A(rdata_0[2]),
	.B(hwfc_en),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[2])
);
defparam \bus_access.bus_rsp_o.data_28[2] .INIT=16'hAC00;
  CFG4 \bus_rsp_o.data_RNO[8]  (
	.A(rdata_0[5]),
	.B(prsc[2]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[5])
);
defparam \bus_rsp_o.data_RNO[8] .INIT=16'hAC00;
  CFG4 \bus_rsp_o.data_RNO[7]  (
	.A(rdata_0[4]),
	.B(prsc[1]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[4])
);
defparam \bus_rsp_o.data_RNO[7] .INIT=16'hAC00;
  CFG4 \bus_rsp_o.data_RNO[6]  (
	.A(rdata_0[3]),
	.B(prsc[0]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[3])
);
defparam \bus_rsp_o.data_RNO[6] .INIT=16'hAC00;
  CFG4 \bus_rsp_o.data_RNO[4]  (
	.A(rdata_0[1]),
	.B(sim_mode),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[1])
);
defparam \bus_rsp_o.data_RNO[4] .INIT=16'hAC00;
// @38:178
  CFG4 \bus_access.bus_rsp_o.data_28[7]  (
	.A(rdata_0[7]),
	.B(baud[1]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[7])
);
defparam \bus_access.bus_rsp_o.data_28[7] .INIT=16'hAC00;
// @38:178
  CFG4 \bus_access.bus_rsp_o.data_28[6]  (
	.A(rdata_0[6]),
	.B(baud[0]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[6])
);
defparam \bus_access.bus_rsp_o.data_28[6] .INIT=16'hAC00;
// @38:178
  CFG4 \bus_access.bus_rsp_o.data_28[0]  (
	.A(rdata_0[0]),
	.B(cg_en[1]),
	.C(addr_0),
	.D(N_48),
	.Y(data_28[0])
);
defparam \bus_access.bus_rsp_o.data_28[0] .INIT=16'hAC00;
// @38:393
  CFG3 \rx_engine.state_RNIGQ5I1[0]  (
	.A(state_0[0]),
	.B(clk_div_lcry),
	.C(uart_clk),
	.Y(baudcnt_1_sqmuxa_i)
);
defparam \rx_engine.state_RNIGQ5I1[0] .INIT=8'hC4;
// @38:433
  CFG3 \rx_engine.state_0_sqmuxa_0_a2  (
	.A(clk_div_lcry),
	.B(N_322_3),
	.C(state_0[0]),
	.Y(state_0_sqmuxa)
);
defparam \rx_engine.state_0_sqmuxa_0_a2 .INIT=8'h80;
// @38:177
  CFG2 \bus_access.ctrl.clr_rx_4  (
	.A(clr_rx_0_sqmuxa),
	.B(data[28]),
	.Y(clr_rx_4)
);
defparam \bus_access.ctrl.clr_rx_4 .INIT=4'h8;
// @38:177
  CFG2 \bus_access.ctrl.clr_tx_4  (
	.A(clr_rx_0_sqmuxa),
	.B(data[29]),
	.Y(clr_tx_4)
);
defparam \bus_access.ctrl.clr_tx_4 .INIT=4'h8;
// @38:178
  CFG2 \bus_access.bus_rsp_o.data_28[30]  (
	.A(data_1_sqmuxa),
	.B(over),
	.Y(data_28[30])
);
defparam \bus_access.bus_rsp_o.data_28[30] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[24]  (
	.A(data_1_sqmuxa),
	.B(free_0),
	.Y(data_28[21])
);
defparam \bus_rsp_o.data_RNO[24] .INIT=4'h2;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[22]  (
	.A(data_1_sqmuxa),
	.B(half_0),
	.Y(data_28[19])
);
defparam \bus_rsp_o.data_RNO[22] .INIT=4'h2;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[18]  (
	.A(data_1_sqmuxa),
	.B(baud[9]),
	.Y(data_28[15])
);
defparam \bus_rsp_o.data_RNO[18] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[17]  (
	.A(data_1_sqmuxa),
	.B(baud[8]),
	.Y(data_28[14])
);
defparam \bus_rsp_o.data_RNO[17] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[16]  (
	.A(data_1_sqmuxa),
	.B(baud[7]),
	.Y(data_28[13])
);
defparam \bus_rsp_o.data_RNO[16] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[15]  (
	.A(data_1_sqmuxa),
	.B(baud[6]),
	.Y(data_28[12])
);
defparam \bus_rsp_o.data_RNO[15] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[14]  (
	.A(data_1_sqmuxa),
	.B(baud[5]),
	.Y(data_28[11])
);
defparam \bus_rsp_o.data_RNO[14] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[13]  (
	.A(data_1_sqmuxa),
	.B(baud[4]),
	.Y(data_28[10])
);
defparam \bus_rsp_o.data_RNO[13] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[12]  (
	.A(data_1_sqmuxa),
	.B(baud[3]),
	.Y(data_28[9])
);
defparam \bus_rsp_o.data_RNO[12] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[11]  (
	.A(data_1_sqmuxa),
	.B(baud[2]),
	.Y(data_28[8])
);
defparam \bus_rsp_o.data_RNO[11] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[19]  (
	.A(data_1_sqmuxa),
	.B(half),
	.Y(data_28[16])
);
defparam \bus_rsp_o.data_RNO[19] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[21]  (
	.A(data_1_sqmuxa),
	.B(free),
	.Y(data_28[18])
);
defparam \bus_rsp_o.data_RNO[21] .INIT=4'h2;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[25]  (
	.A(data_1_sqmuxa),
	.B(irq_rx_nempty),
	.Y(data_28[22])
);
defparam \bus_rsp_o.data_RNO[25] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[26]  (
	.A(data_1_sqmuxa),
	.B(irq_rx_half),
	.Y(data_28[23])
);
defparam \bus_rsp_o.data_RNO[26] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[27]  (
	.A(data_1_sqmuxa),
	.B(irq_rx_full),
	.Y(data_28[24])
);
defparam \bus_rsp_o.data_RNO[27] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[28]  (
	.A(data_1_sqmuxa),
	.B(irq_tx_empty),
	.Y(data_28[25])
);
defparam \bus_rsp_o.data_RNO[28] .INIT=4'h8;
// @38:195
  CFG2 \bus_rsp_o.data_RNO[29]  (
	.A(data_1_sqmuxa),
	.B(irq_tx_nhalf),
	.Y(data_28[26])
);
defparam \bus_rsp_o.data_RNO[29] .INIT=4'h8;
// @38:178
  CFG4 \bus_access.bus_rsp_o.data_28[31]  (
	.A(half_0),
	.B(state[5]),
	.C(data_1_sqmuxa),
	.D(state[2]),
	.Y(data_28[31])
);
defparam \bus_access.bus_rsp_o.data_28[31] .INIT=16'hA0B0;
// @38:265
  CFG4 irq_tx_o_RNO (
	.A(half_0),
	.B(cg_en[1]),
	.C(irq_tx_nhalf),
	.D(irq_tx_empty),
	.Y(N_23_i)
);
defparam irq_tx_o_RNO.INIT=16'h4440;
// @61:1226
  CFG4 \tx_engine.baudcnt_RNIFNVV2[8]  (
	.A(baudcnt[9]),
	.B(baudcnt[8]),
	.C(state_3_0_166_0_o3_6),
	.D(state_3_0_166_0_o3_5),
	.Y(baudcnt_RNIFNVV2[8])
);
defparam \tx_engine.baudcnt_RNIFNVV2[8] .INIT=16'hFFFE;
// @38:425
  CFG4 \receiver.un55_uart_clk  (
	.A(baudcnt_0[9]),
	.B(baudcnt_0[8]),
	.C(un55_uart_clk_6),
	.D(un55_uart_clk_5),
	.Y(un55_uart_clk)
);
defparam \receiver.un55_uart_clk .INIT=16'h1000;
// @38:321
  CFG4 \tx_engine.state_RNO_0[0]  (
	.A(state[1]),
	.B(bitcnt[3]),
	.C(N_32),
	.D(cg_en[1]),
	.Y(state_ns_i_0_0[5])
);
defparam \tx_engine.state_RNO_0[0] .INIT=16'h01FF;
// @38:339
  CFG2 \transmitter.tx_engine.bitcnt_6_0_o3[0]  (
	.A(N_807),
	.B(baudcnt_RNIFNVV2[8]),
	.Y(N_809)
);
defparam \transmitter.tx_engine.bitcnt_6_0_o3[0] .INIT=4'hE;
// @38:321
  CFG4 \tx_engine.bitcnt_RNIVU381[3]  (
	.A(bitcnt[3]),
	.B(state[0]),
	.C(N_32),
	.D(N_38),
	.Y(N_811)
);
defparam \tx_engine.bitcnt_RNIVU381[3] .INIT=16'hC8FF;
// @38:321
  CFG4 \tx_engine.state_RNO[1]  (
	.A(cg_en[1]),
	.B(state[1]),
	.C(N_814),
	.D(N_38),
	.Y(N_111_i)
);
defparam \tx_engine.state_RNO[1] .INIT=16'h080A;
// @38:393
  CFG4 \rx_engine.state_RNO[0]  (
	.A(state_0[0]),
	.B(N_320),
	.C(N_322_3),
	.D(clk_div_lcry),
	.Y(N_317_i)
);
defparam \rx_engine.state_RNO[0] .INIT=16'h1B00;
// @38:425
  CFG4 \rx_engine.baudcnt_0_sqmuxa  (
	.A(un55_uart_clk),
	.B(uart_clk),
	.C(state_0[0]),
	.D(clk_div_lcry),
	.Y(baudcnt_0_sqmuxa)
);
defparam \rx_engine.baudcnt_0_sqmuxa .INIT=16'h8000;
// @38:321
  CFG3 \tx_engine.state_RNO[2]  (
	.A(state[1]),
	.B(cg_en[1]),
	.C(N_811),
	.Y(N_109_i)
);
defparam \tx_engine.state_RNO[2] .INIT=8'h04;
// @38:321
  CFG3 \tx_engine.state_RNO[5]  (
	.A(state[1]),
	.B(cg_en[1]),
	.C(N_811),
	.Y(N_103_i)
);
defparam \tx_engine.state_RNO[5] .INIT=8'h01;
// @38:321
  CFG4 \tx_engine.state_RNO[0]  (
	.A(state[0]),
	.B(state[1]),
	.C(state_ns_i_0_0[5]),
	.D(uart_clk),
	.Y(N_113_i)
);
defparam \tx_engine.state_RNO[0] .INIT=16'h0E0A;
// @38:339
  CFG4 \transmitter.tx_engine.bitcnt_6_0[1]  (
	.A(bitcnt[1]),
	.B(bitcnt[0]),
	.C(state[2]),
	.D(N_809),
	.Y(bitcnt_6[1])
);
defparam \transmitter.tx_engine.bitcnt_6_0[1] .INIT=16'hFAF9;
// @38:427
  CFG3 \un1_rx_engine.bitcnt_1_1.CO1  (
	.A(bitcnt_0[1]),
	.B(bitcnt_0[0]),
	.C(baudcnt_0_sqmuxa),
	.Y(CO1)
);
defparam \un1_rx_engine.bitcnt_1_1.CO1 .INIT=8'hE0;
// @38:412
  CFG3 \receiver.rx_engine.bitcnt_5[0]  (
	.A(baudcnt_0_sqmuxa),
	.B(bitcnt_0[0]),
	.C(state_RNINKEQ[0]),
	.Y(bitcnt_5[0])
);
defparam \receiver.rx_engine.bitcnt_5[0] .INIT=8'h06;
// @38:339
  CFG4 \transmitter.tx_engine.bitcnt_6_0[2]  (
	.A(bitcnt[2]),
	.B(N_810),
	.C(state[2]),
	.D(N_809),
	.Y(bitcnt_6[2])
);
defparam \transmitter.tx_engine.bitcnt_6_0[2] .INIT=16'h0A09;
// @38:412
  CFG4 \receiver.rx_engine.bitcnt_5[1]  (
	.A(bitcnt_0[0]),
	.B(bitcnt_0[1]),
	.C(baudcnt_0_sqmuxa),
	.D(state_RNINKEQ[0]),
	.Y(bitcnt_5[1])
);
defparam \receiver.rx_engine.bitcnt_5[1] .INIT=16'hFF9C;
// @38:321
  CFG4 \tx_engine.bitcnt_RNO[3]  (
	.A(state[2]),
	.B(bitcnt[3]),
	.C(N_809),
	.D(N_32),
	.Y(N_815_i)
);
defparam \tx_engine.bitcnt_RNO[3] .INIT=16'hEEEB;
// @38:412
  CFG4 \receiver.rx_engine.bitcnt_5[2]  (
	.A(state_RNINKEQ[0]),
	.B(bitcnt_0[2]),
	.C(CO1),
	.D(baudcnt_0_sqmuxa),
	.Y(bitcnt_5[2])
);
defparam \receiver.rx_engine.bitcnt_5[2] .INIT=16'h4114;
// @38:412
  CFG4 \receiver.rx_engine.bitcnt_5[3]  (
	.A(state_RNINKEQ[0]),
	.B(bitcnt_0[3]),
	.C(CO2),
	.D(baudcnt_0_sqmuxa),
	.Y(bitcnt_5[3])
);
defparam \receiver.rx_engine.bitcnt_5[3] .INIT=16'hEBBE;
// @38:235
  neorv32_fifo_1_8_true_true_false tx_engine_fifo_inst (
	.state_0(state[2]),
	.addr_0(addr_0),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11_0),
	.data({data[7:6], data_0_5, data[4:0]}),
	.rdata(rdata[7:0]),
	.N_29(N_29),
	.N_38(N_38),
	.rw(rw),
	.free(free_0),
	.half(half_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys)
);
// @38:277
  neorv32_fifo_1_8_true_true_false_0 rx_engine_fifo_inst (
	.addr_0(addr_0),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11_0),
	.sreg({sreg_0[7], sreg[6:0]}),
	.rdata(rdata_0[7:0]),
	.rw(rw),
	.N_21_0(N_21_0),
	.done(done),
	.free(free),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys),
	.half(half)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_uart */

module neorv32_sysinfo (
  un1_neorv32_cpu_inst_1_0,
  addr_0,
  addr_1,
  addr_6,
  addr_7,
  addr_9,
  buf_adr,
  data,
  sysinfo_0,
  un1_neorv32_bus_io_switch_inst_2_0,
  un1_neorv32_sysinfo_inst_0,
  N_26_mux,
  rw,
  N_1968,
  FCCC_C0_0_GL0,
  rstn_sys
)
;
input un1_neorv32_cpu_inst_1_0 ;
input addr_0 ;
input addr_1 ;
input addr_6 ;
input addr_7 ;
input addr_9 ;
output [1:0] buf_adr ;
input [31:0] data ;
output [31:0] sysinfo_0 ;
input un1_neorv32_bus_io_switch_inst_2_0 ;
output un1_neorv32_sysinfo_inst_0 ;
input N_26_mux ;
input rw ;
output N_1968 ;
input FCCC_C0_0_GL0 ;
input rstn_sys ;
wire un1_neorv32_cpu_inst_1_0 ;
wire addr_0 ;
wire addr_1 ;
wire addr_6 ;
wire addr_7 ;
wire addr_9 ;
wire un1_neorv32_bus_io_switch_inst_2_0 ;
wire un1_neorv32_sysinfo_inst_0 ;
wire N_26_mux ;
wire rw ;
wire N_1968 ;
wire FCCC_C0_0_GL0 ;
wire rstn_sys ;
wire VCC ;
wire sysinfo_02 ;
wire GND ;
wire sysinfo_02_2 ;
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[6]  (
	.Q(sysinfo_0[6]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[6]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[5]  (
	.Q(sysinfo_0[5]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[5]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[4]  (
	.Q(sysinfo_0[4]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[4]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[3]  (
	.Q(sysinfo_0[3]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[3]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[2]  (
	.Q(sysinfo_0[2]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[2]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[1]  (
	.Q(sysinfo_0[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[1]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[0]  (
	.Q(sysinfo_0[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[0]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:159
  SLE buf_ack (
	.Q(un1_neorv32_sysinfo_inst_0),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_neorv32_bus_io_switch_inst_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[21]  (
	.Q(sysinfo_0[21]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[21]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[20]  (
	.Q(sysinfo_0[20]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[20]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[19]  (
	.Q(sysinfo_0[19]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[19]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[18]  (
	.Q(sysinfo_0[18]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[18]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[17]  (
	.Q(sysinfo_0[17]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[17]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[16]  (
	.Q(sysinfo_0[16]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[16]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[15]  (
	.Q(sysinfo_0[15]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[15]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[14]  (
	.Q(sysinfo_0[14]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[14]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[13]  (
	.Q(sysinfo_0[13]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[13]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[12]  (
	.Q(sysinfo_0[12]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[12]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[11]  (
	.Q(sysinfo_0[11]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[11]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[10]  (
	.Q(sysinfo_0[10]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[10]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[9]  (
	.Q(sysinfo_0[9]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[9]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[8]  (
	.Q(sysinfo_0[8]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[8]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[7]  (
	.Q(sysinfo_0[7]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[7]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[31]  (
	.Q(sysinfo_0[31]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[31]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[30]  (
	.Q(sysinfo_0[30]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[30]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[29]  (
	.Q(sysinfo_0[29]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[29]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[28]  (
	.Q(sysinfo_0[28]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[28]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[27]  (
	.Q(sysinfo_0[27]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[27]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[26]  (
	.Q(sysinfo_0[26]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[26]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[25]  (
	.Q(sysinfo_0[25]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[25]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[24]  (
	.Q(sysinfo_0[24]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[24]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[23]  (
	.Q(sysinfo_0[23]),
	.ADn(GND),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[23]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:92
  SLE \sysinfo_0_write.sysinfo_0[22]  (
	.Q(sysinfo_0[22]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(data[22]),
	.EN(sysinfo_02),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:159
  SLE \buf_adr_Z[0]  (
	.Q(buf_adr[0]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr_0),
	.EN(un1_neorv32_bus_io_switch_inst_2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:159
  SLE \buf_adr_Z[1]  (
	.Q(buf_adr[1]),
	.ADn(VCC),
	.ALn(rstn_sys),
	.CLK(FCCC_C0_0_GL0),
	.D(addr_1),
	.EN(un1_neorv32_bus_io_switch_inst_2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:95
  CFG2 \sysinfo_0_write.sysinfo_02_2  (
	.A(addr_6),
	.B(addr_7),
	.Y(N_1968)
);
defparam \sysinfo_0_write.sysinfo_02_2 .INIT=4'h4;
// @37:95
  CFG4 \sysinfo_0_write.sysinfo_02_2_0  (
	.A(addr_9),
	.B(rw),
	.C(addr_1),
	.D(addr_0),
	.Y(sysinfo_02_2)
);
defparam \sysinfo_0_write.sysinfo_02_2_0 .INIT=16'h0008;
// @37:95
  CFG4 \sysinfo_0_write.sysinfo_02  (
	.A(N_26_mux),
	.B(un1_neorv32_cpu_inst_1_0),
	.C(N_1968),
	.D(sysinfo_02_2),
	.Y(sysinfo_02)
);
defparam \sysinfo_0_write.sysinfo_02 .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_sysinfo */

module neorv32_top (
  UART_TX_c,
  UART_RX_c,
  led7_c,
  led6_c,
  led5_c,
  led4_c,
  led3_c,
  led2_c,
  led1_c,
  led0_c,
  FCCC_C0_0_GL0_i,
  AND2_0_Y,
  FCCC_C0_0_GL0
)
;
output UART_TX_c ;
input UART_RX_c ;
output led7_c ;
output led6_c ;
output led5_c ;
output led4_c ;
output led3_c ;
output led2_c ;
output led1_c ;
output led0_c ;
input FCCC_C0_0_GL0_i ;
input AND2_0_Y ;
input FCCC_C0_0_GL0 ;
wire UART_TX_c ;
wire UART_RX_c ;
wire led7_c ;
wire led6_c ;
wire led5_c ;
wire led4_c ;
wire led3_c ;
wire led2_c ;
wire led1_c ;
wire led0_c ;
wire FCCC_C0_0_GL0_i ;
wire AND2_0_Y ;
wire FCCC_C0_0_GL0 ;
wire [11:0] clk_div_Z;
wire [11:11] clk_div_s_Z;
wire [10:0] clk_div_s;
wire [11:1] clk_div_ff_Z;
wire [3:0] rstn_sys_sreg_Z;
wire [10:0] clk_div_cry_Z;
wire [10:0] clk_div_cry_Y;
wire [11:11] clk_div_s_FCO;
wire [11:11] clk_div_s_Y;
wire [4:4] clk_gen_Z;
wire [71:69] un1_neorv32_cpu_inst_1;
wire [31:0] data;
wire [31:0] data_0;
wire [31:0] data_1;
wire [7:0] data_2;
wire [3:0] ben;
wire [32:32] un1_neorv32_int_imem_inst;
wire [29:3] res_o_6;
wire [1:0] buf_adr;
wire [32:32] un1_neorv32_sysinfo_inst;
wire [7:0] data_3;
wire [31:0] rdata;
wire [31:2] rdata_0;
wire [31:0] sysinfo_0;
wire [30:2] sreg;
wire [29:3] rs2;
wire [0:0] alu_cp_trig;
wire [2:2] ir_funct3;
wire [1:0] ir_funct3_i;
wire [2:1] firq;
wire [31:2] addr;
wire [31:2] addr_0;
wire [2:2] alu_op;
wire [29:3] imm;
wire [68:68] un1_neorv32_cpu_inst;
wire [32:32] bus_rsp_i;
wire [29:3] rs1;
wire [68:68] un1_neorv32_bus_io_switch_inst_4;
wire [68:68] un1_neorv32_bus_io_switch_inst_12;
wire [68:68] un1_neorv32_bus_io_switch_inst_2;
wire [68:68] un1_neorv32_bus_io_switch_inst_11;
wire [31:2] addr_1;
wire [33:33] x_rsp_i;
wire [32:32] un1_neorv32_int_dmem_inst;
wire [32:32] un1_neorv32_uart0_inst;
wire [32:32] un1_neorv32_mtime_inst;
wire [32:32] un1_neorv32_gpio_inst;
wire rstn_sys_Z ;
wire rstn_sys_0 ;
wire VCC ;
wire GND ;
wire tmp_v_3 ;
wire clk_div_s_1390_FCO ;
wire clk_div_s_1390_S ;
wire clk_div_s_1390_Y ;
wire clk_div_lcry ;
wire N_4224 ;
wire N_4225 ;
wire N_4226 ;
wire N_4227 ;
wire N_4228 ;
wire N_4229 ;
wire N_4230 ;
wire N_4231 ;
wire N_168_i ;
wire N_1096_i ;
wire m30_0 ;
wire m31_2 ;
wire m32 ;
wire m33_1 ;
wire m34 ;
wire m35_1 ;
wire rden ;
wire m53 ;
wire N_1106_i ;
wire m55 ;
wire N_1107_i ;
wire m61 ;
wire N_1105_i ;
wire m59 ;
wire N_1104_i ;
wire N_1094 ;
wire N_170 ;
wire N_1089 ;
wire misaligned ;
wire N_1112_i ;
wire N_1110_i ;
wire N_1109_i ;
wire N_103_i ;
wire lsu_req ;
wire alu_sub ;
wire alu_opb_mux ;
wire mtime_irq ;
wire lsu_wait_i ;
wire N_112_mux ;
wire N_4232 ;
wire N_26_mux ;
wire N_835 ;
wire rw ;
wire N_160 ;
wire ack ;
wire sel ;
wire stb ;
wire stb_9 ;
wire N_4233 ;
wire N_4234 ;
wire N_4235 ;
wire N_4236 ;
wire N_4237 ;
wire N_1968 ;
wire dout8 ;
wire N_4238 ;
wire N_4239 ;
wire N_4240 ;
  CLKINT rstn_sys_RNIN5R3 (
	.Y(rstn_sys_Z),
	.A(rstn_sys_0)
);
// @61:438
  SLE \clk_div[11]  (
	.Q(clk_div_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[10]  (
	.Q(clk_div_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[9]  (
	.Q(clk_div_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[8]  (
	.Q(clk_div_Z[8]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[7]  (
	.Q(clk_div_Z[7]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[6]  (
	.Q(clk_div_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[5]  (
	.Q(clk_div_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[4]  (
	.Q(clk_div_Z[4]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[3]  (
	.Q(clk_div_Z[3]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[2]  (
	.Q(clk_div_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[1]  (
	.Q(clk_div_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div[0]  (
	.Q(clk_div_Z[0]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:398
  SLE rstn_sys (
	.Q(rstn_sys_0),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0_i),
	.D(tmp_v_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[6]  (
	.Q(clk_div_ff_Z[6]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[5]  (
	.Q(clk_div_ff_Z[5]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[2]  (
	.Q(clk_div_ff_Z[2]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[1]  (
	.Q(clk_div_ff_Z[1]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:398
  SLE \rstn_sys_sreg[3]  (
	.Q(rstn_sys_sreg_Z[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0_i),
	.D(rstn_sys_sreg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:398
  SLE \rstn_sys_sreg[2]  (
	.Q(rstn_sys_sreg_Z[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0_i),
	.D(rstn_sys_sreg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:398
  SLE \rstn_sys_sreg[1]  (
	.Q(rstn_sys_sreg_Z[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0_i),
	.D(rstn_sys_sreg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:398
  SLE \rstn_sys_sreg[0]  (
	.Q(rstn_sys_sreg_Z[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0_i),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[11]  (
	.Q(clk_div_ff_Z[11]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[10]  (
	.Q(clk_div_ff_Z[10]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  SLE \clk_div_ff[9]  (
	.Q(clk_div_ff_Z[9]),
	.ADn(VCC),
	.ALn(rstn_sys_Z),
	.CLK(FCCC_C0_0_GL0),
	.D(clk_div_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:438
  ARI1 clk_div_s_1390 (
	.FCO(clk_div_s_1390_FCO),
	.S(clk_div_s_1390_S),
	.Y(clk_div_s_1390_Y),
	.B(clk_div_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_div_s_1390.INIT=20'h4AA00;
// @61:438
  ARI1 \clk_div_cry[0]  (
	.FCO(clk_div_cry_Z[0]),
	.S(clk_div_s[0]),
	.Y(clk_div_cry_Y[0]),
	.B(clk_div_Z[0]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_s_1390_FCO)
);
defparam \clk_div_cry[0] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[1]  (
	.FCO(clk_div_cry_Z[1]),
	.S(clk_div_s[1]),
	.Y(clk_div_cry_Y[1]),
	.B(clk_div_Z[1]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[0])
);
defparam \clk_div_cry[1] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[2]  (
	.FCO(clk_div_cry_Z[2]),
	.S(clk_div_s[2]),
	.Y(clk_div_cry_Y[2]),
	.B(clk_div_Z[2]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[1])
);
defparam \clk_div_cry[2] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[3]  (
	.FCO(clk_div_cry_Z[3]),
	.S(clk_div_s[3]),
	.Y(clk_div_cry_Y[3]),
	.B(clk_div_Z[3]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[2])
);
defparam \clk_div_cry[3] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[4]  (
	.FCO(clk_div_cry_Z[4]),
	.S(clk_div_s[4]),
	.Y(clk_div_cry_Y[4]),
	.B(clk_div_Z[4]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[3])
);
defparam \clk_div_cry[4] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[5]  (
	.FCO(clk_div_cry_Z[5]),
	.S(clk_div_s[5]),
	.Y(clk_div_cry_Y[5]),
	.B(clk_div_Z[5]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[4])
);
defparam \clk_div_cry[5] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[6]  (
	.FCO(clk_div_cry_Z[6]),
	.S(clk_div_s[6]),
	.Y(clk_div_cry_Y[6]),
	.B(clk_div_Z[6]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[5])
);
defparam \clk_div_cry[6] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[7]  (
	.FCO(clk_div_cry_Z[7]),
	.S(clk_div_s[7]),
	.Y(clk_div_cry_Y[7]),
	.B(clk_div_Z[7]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[6])
);
defparam \clk_div_cry[7] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[8]  (
	.FCO(clk_div_cry_Z[8]),
	.S(clk_div_s[8]),
	.Y(clk_div_cry_Y[8]),
	.B(clk_div_Z[8]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[7])
);
defparam \clk_div_cry[8] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[9]  (
	.FCO(clk_div_cry_Z[9]),
	.S(clk_div_s[9]),
	.Y(clk_div_cry_Y[9]),
	.B(clk_div_Z[9]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[8])
);
defparam \clk_div_cry[9] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_s[11]  (
	.FCO(clk_div_s_FCO[11]),
	.S(clk_div_s_Z[11]),
	.Y(clk_div_s_Y[11]),
	.B(clk_div_Z[11]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[10])
);
defparam \clk_div_s[11] .INIT=20'h48800;
// @61:438
  ARI1 \clk_div_cry[10]  (
	.FCO(clk_div_cry_Z[10]),
	.S(clk_div_s[10]),
	.Y(clk_div_cry_Y[10]),
	.B(clk_div_Z[10]),
	.C(clk_div_lcry),
	.D(GND),
	.A(VCC),
	.FCI(clk_div_cry_Z[9])
);
defparam \clk_div_cry[10] .INIT=20'h48800;
// @61:458
  CFG2 \clk_gen[4]  (
	.A(clk_div_Z[6]),
	.B(clk_div_ff_Z[6]),
	.Y(clk_gen_Z[4])
);
defparam \clk_gen[4] .INIT=4'h2;
// @12:1031
  CFG3 \generators.reset_generator.and_reduce_f.1.tmp_v_3  (
	.A(rstn_sys_sreg_Z[3]),
	.B(rstn_sys_sreg_Z[2]),
	.C(rstn_sys_sreg_Z[1]),
	.Y(tmp_v_3)
);
defparam \generators.reset_generator.and_reduce_f.1.tmp_v_3 .INIT=8'h80;
// @61:498
  neorv32_cpu \core_complex.neorv32_cpu_inst  (
	.un1_neorv32_cpu_inst_1_2(un1_neorv32_cpu_inst_1[71]),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[69]),
	.data_1({data[31:30], N_4228, N_4227, N_4226, data[26:21], N_4225, data[19:18], N_4224, data[16:0]}),
	.data_0({data_0[31:30], data[29:27], data_0[26:21], data[20], data_0[19:18], data[17], data_0[16:0]}),
	.data_3_0(data_1[0]),
	.data_3_4(data_1[4]),
	.data_3_5(data_1[5]),
	.data_3_7(data_1[7]),
	.data_2({data_2[7], data_1[6], data_2[5:4], data_1[3:1], data_2[0]}),
	.ben(ben[3:0]),
	.un1_neorv32_int_imem_inst_0(un1_neorv32_int_imem_inst[32]),
	.res_o_6_11(res_o_6[14]),
	.res_o_6_9(res_o_6[12]),
	.res_o_6_24(res_o_6[27]),
	.res_o_6_25(res_o_6[28]),
	.res_o_6_26(res_o_6[29]),
	.res_o_6_0(res_o_6[3]),
	.buf_adr(buf_adr[1:0]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst[32]),
	.data({data_1[31:30], data_0[29:27], data_1[26:21], data_0[20], data_1[19:18], data_0[17], data_1[16:8], data_3[7], data_2[6], data_3[5:4], data_2[3:1], data_3[0]}),
	.rdata_0({rdata[31:8], N_4231, rdata[6], N_4230, N_4229, rdata[3:2]}),
	.rdata({rdata_0[31:8], rdata[7], rdata_0[6], rdata[5:4], rdata_0[3:2], rdata[1:0]}),
	.sysinfo_0(sysinfo_0[31:0]),
	.sreg_27(sreg[29]),
	.sreg_25(sreg[27]),
	.sreg_26(sreg[28]),
	.sreg_24(sreg[26]),
	.sreg_28(sreg[30]),
	.sreg_0(sreg[2]),
	.sreg_2(sreg[4]),
	.rs2_0(rs2[3]),
	.rs2_8(rs2[11]),
	.rs2_9(rs2[12]),
	.rs2_11(rs2[14]),
	.rs2_24(rs2[27]),
	.rs2_25(rs2[28]),
	.rs2_26(rs2[29]),
	.alu_cp_trig_0(alu_cp_trig[0]),
	.ir_funct3_0(ir_funct3[2]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.firq(firq[2:1]),
	.addr_0(addr[31:2]),
	.addr(addr_0[31:2]),
	.alu_op_0(alu_op[2]),
	.imm_0(imm[3]),
	.imm_9(imm[12]),
	.imm_11(imm[14]),
	.imm_24(imm[27]),
	.imm_25(imm[28]),
	.imm_26(imm[29]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst[68]),
	.bus_rsp_i_0(bus_rsp_i[32]),
	.rs1_0(rs1[3]),
	.rs1_9(rs1[12]),
	.rs1_11(rs1[14]),
	.rs1_24(rs1[27]),
	.rs1_25(rs1[28]),
	.rs1_26(rs1[29]),
	.N_168_i(N_168_i),
	.N_1096_i(N_1096_i),
	.m30_0(m30_0),
	.m31_2(m31_2),
	.m32(m32),
	.m33_1(m33_1),
	.m34(m34),
	.m35_1(m35_1),
	.rden(rden),
	.m53(m53),
	.N_1106_i(N_1106_i),
	.m55(m55),
	.N_1107_i(N_1107_i),
	.m61(m61),
	.N_1105_i(N_1105_i),
	.m59(m59),
	.N_1104_i(N_1104_i),
	.N_1094(N_1094),
	.N_170(N_170),
	.N_1089(N_1089),
	.misaligned(misaligned),
	.N_1112_i(N_1112_i),
	.N_1110_i(N_1110_i),
	.N_1109_i(N_1109_i),
	.N_103_i(N_103_i),
	.rstn_sys(rstn_sys_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.lsu_req(lsu_req),
	.alu_sub(alu_sub),
	.alu_opb_mux(alu_opb_mux),
	.mtime_irq(mtime_irq),
	.lsu_wait_i(lsu_wait_i),
	.N_112_mux(N_112_mux)
);
// @61:635
  neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst  (
	.un1_neorv32_bus_io_switch_inst_4_0(un1_neorv32_bus_io_switch_inst_4[68]),
	.un1_neorv32_bus_io_switch_inst_12_0(un1_neorv32_bus_io_switch_inst_12[68]),
	.un1_neorv32_bus_io_switch_inst_2_0(un1_neorv32_bus_io_switch_inst_2[68]),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11[68]),
	.addr_0(addr[31:2]),
	.addr(addr_0[31:2]),
	.addr_1({addr_1[31:26], N_4232, addr_1[24:2]}),
	.bus_rsp_i_0(bus_rsp_i[32]),
	.un1_neorv32_cpu_inst_1_2(un1_neorv32_cpu_inst_1[71]),
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[69]),
	.res_o_6_0(res_o_6[3]),
	.res_o_6_26(res_o_6[29]),
	.res_o_6_24(res_o_6[27]),
	.res_o_6_11(res_o_6[14]),
	.res_o_6_9(res_o_6[12]),
	.res_o_6_25(res_o_6[28]),
	.rs1_0(rs1[3]),
	.rs1_26(rs1[29]),
	.rs1_24(rs1[27]),
	.rs1_11(rs1[14]),
	.rs1_9(rs1[12]),
	.rs1_25(rs1[28]),
	.imm_0(imm[3]),
	.imm_26(imm[29]),
	.imm_24(imm[27]),
	.imm_9(imm[12]),
	.imm_11(imm[14]),
	.imm_25(imm[28]),
	.rs2_0(rs2[3]),
	.rs2_26(rs2[29]),
	.rs2_24(rs2[27]),
	.rs2_9(rs2[12]),
	.rs2_11(rs2[14]),
	.rs2_8(rs2[11]),
	.rs2_25(rs2[28]),
	.sreg_26(sreg[28]),
	.sreg_24(sreg[26]),
	.sreg_27(sreg[29]),
	.sreg_25(sreg[27]),
	.sreg_28(sreg[30]),
	.sreg_2(sreg[4]),
	.sreg_0(sreg[2]),
	.ir_funct3_0(ir_funct3[2]),
	.alu_cp_trig_0(alu_cp_trig[0]),
	.ir_funct3_i(ir_funct3_i[1:0]),
	.alu_op_0(alu_op[2]),
	.x_rsp_i_0(x_rsp_i[33]),
	.un1_neorv32_cpu_inst_0(un1_neorv32_cpu_inst[68]),
	.N_26_mux(N_26_mux),
	.N_835(N_835),
	.N_168_i(N_168_i),
	.N_112_mux(N_112_mux),
	.N_1112_i_1z(N_1112_i),
	.N_1110_i_1z(N_1110_i),
	.N_1109_i_1z(N_1109_i),
	.N_103_i_1z(N_103_i),
	.N_1096_i_1z(N_1096_i),
	.lsu_wait_i(lsu_wait_i),
	.rw(rw),
	.N_1104_i_1z(N_1104_i),
	.m34_1z(m34),
	.m59_1z(m59),
	.N_1106_i_1z(N_1106_i),
	.N_1107_i_1z(N_1107_i),
	.N_1105_i_1z(N_1105_i),
	.N_160(N_160),
	.m31_2(m31_2),
	.m32_1z(m32),
	.m53_1z(m53),
	.m55_1z(m55),
	.m33_1(m33_1),
	.m35_1(m35_1),
	.m61_1z(m61),
	.N_170(N_170),
	.m30_0(m30_0),
	.alu_sub(alu_sub),
	.misaligned(misaligned),
	.lsu_req(lsu_req),
	.N_1094(N_1094),
	.N_1089(N_1089),
	.alu_opb_mux(alu_opb_mux),
	.ack(ack),
	.sel(sel),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:735
  neorv32_bus_gateway neorv32_bus_gateway_inst (
	.addr({addr_1[31:26], addr_0[25], addr_1[24:13]}),
	.addr_0_0(addr[25]),
	.un1_neorv32_int_imem_inst_0(un1_neorv32_int_imem_inst[32]),
	.un1_neorv32_int_dmem_inst_0(un1_neorv32_int_dmem_inst[32]),
	.un1_neorv32_uart0_inst_0(un1_neorv32_uart0_inst[32]),
	.un1_neorv32_mtime_inst_0(un1_neorv32_mtime_inst[32]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst[32]),
	.un1_neorv32_gpio_inst_0(un1_neorv32_gpio_inst[32]),
	.x_rsp_i_0(x_rsp_i[33]),
	.stb(stb),
	.stb_9(stb_9),
	.sel(sel),
	.ack(ack),
	.N_160(N_160),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:806
  neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  (
	.addr({addr_1[31:29], N_4234, N_4233, addr_1[26], addr_0[25], addr_1[24:13], addr[12], addr_1[11:2]}),
	.addr_0_0(addr_0[12]),
	.addr_0_13(addr[25]),
	.data_7(data_2[7]),
	.data_5(data_2[5]),
	.data_4(data_2[4]),
	.data_0(data_2[0]),
	.rdata({rdata[31:8], N_4237, rdata_0[6], N_4236, N_4235, rdata_0[3:2]}),
	.un1_neorv32_int_imem_inst_0(un1_neorv32_int_imem_inst[32]),
	.stb_9(stb_9),
	.N_1968(N_1968),
	.rw(rw),
	.N_160(N_160),
	.N_835(N_835),
	.dout8(dout8),
	.sel(sel),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:829
  neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  (
	.ben(ben[3:0]),
	.data({data[31:8], data_1[7:0]}),
	.rdata({rdata_0[31:8], rdata[7:0]}),
	.addr(addr_1[12:2]),
	.un1_neorv32_int_dmem_inst_0(un1_neorv32_int_dmem_inst[32]),
	.rw(rw),
	.stb(stb),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z),
	.rden_1z(rden)
);
// @61:1151
  neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst  (
	.addr(addr_1[3:2]),
	.data_0({data_3[7], data_0[6], data_3[5:4], data_0[3:2], data_2[1], data_3[0]}),
	.data(data_1[7:0]),
	.un1_neorv32_bus_io_switch_inst_4_0(un1_neorv32_bus_io_switch_inst_4[68]),
	.un1_neorv32_gpio_inst_0(un1_neorv32_gpio_inst[32]),
	.rw(rw),
	.dout8(dout8),
	.led0_c(led0_c),
	.led1_c(led1_c),
	.led2_c(led2_c),
	.led3_c(led3_c),
	.led4_c(led4_c),
	.led5_c(led5_c),
	.led6_c(led6_c),
	.led7_c(led7_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:1203
  neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst  (
	.addr(addr_1[3:2]),
	.data_0({data_1[31:30], data_0[29:27], data_1[26:21], data_0[20], data_1[19:18], data_0[17], data_1[16:8], data[7:0]}),
	.data({data[31:8], data_1[7:0]}),
	.un1_neorv32_bus_io_switch_inst_12_0(un1_neorv32_bus_io_switch_inst_12[68]),
	.un1_neorv32_mtime_inst_0(un1_neorv32_mtime_inst[32]),
	.rw(rw),
	.mtime_irq(mtime_irq),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:1226
  neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst  (
	.data({data_0[31:30], data[29:28], N_4240, data[26:22], data_0[21], N_4239, data_0[19:18], N_4238, data_0[16], data[15:8], data_1[7:6], data_0[5], data_1[4:0]}),
	.addr_0(addr_1[2]),
	.clk_div_10(clk_div_Z[10]),
	.clk_div_2(clk_div_Z[2]),
	.clk_div_1(clk_div_Z[1]),
	.clk_div_9(clk_div_Z[9]),
	.clk_div_11(clk_div_Z[11]),
	.clk_div_5(clk_div_Z[5]),
	.clk_div_0(clk_div_Z[0]),
	.clk_gen_0(clk_gen_Z[4]),
	.clk_div_ff_9(clk_div_ff_Z[10]),
	.clk_div_ff_1(clk_div_ff_Z[2]),
	.clk_div_ff_8(clk_div_ff_Z[9]),
	.clk_div_ff_0(clk_div_ff_Z[1]),
	.clk_div_ff_10(clk_div_ff_Z[11]),
	.clk_div_ff_4(clk_div_ff_Z[5]),
	.data_0_10(data_0[10]),
	.data_0_9(data_0[9]),
	.data_0_8(data_0[8]),
	.data_0_7(data_0[7]),
	.data_0_6(data_2[6]),
	.data_0_4(data_0[4]),
	.data_0_3(data_2[3]),
	.data_0_2(data_2[2]),
	.data_0_1(data_0[1]),
	.data_0_0(data_0[0]),
	.data_0_5(data_1[5]),
	.data_0_25(data_0[25]),
	.data_0_24(data_0[24]),
	.data_0_23(data_0[23]),
	.data_0_22(data_0[22]),
	.data_0_15(data_0[15]),
	.data_0_14(data_0[14]),
	.data_0_13(data_0[13]),
	.data_0_12(data_0[12]),
	.data_0_11(data_0[11]),
	.data_0_26(data_0[26]),
	.firq(firq[2:1]),
	.un1_neorv32_bus_io_switch_inst_11_0(un1_neorv32_bus_io_switch_inst_11[68]),
	.un1_neorv32_uart0_inst_0(un1_neorv32_uart0_inst[32]),
	.rw(rw),
	.UART_RX_c(UART_RX_c),
	.clk_div_lcry(clk_div_lcry),
	.UART_TX_c(UART_TX_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
// @61:1584
  neorv32_sysinfo \io_system.neorv32_sysinfo_inst_true.neorv32_sysinfo_inst  (
	.un1_neorv32_cpu_inst_1_0(un1_neorv32_cpu_inst_1[71]),
	.addr_0(addr_1[2]),
	.addr_1(addr_1[3]),
	.addr_6(addr_1[8]),
	.addr_7(addr_1[9]),
	.addr_9(addr_1[11]),
	.buf_adr(buf_adr[1:0]),
	.data({data[31:8], data_1[7:0]}),
	.sysinfo_0(sysinfo_0[31:0]),
	.un1_neorv32_bus_io_switch_inst_2_0(un1_neorv32_bus_io_switch_inst_2[68]),
	.un1_neorv32_sysinfo_inst_0(un1_neorv32_sysinfo_inst[32]),
	.N_26_mux(N_26_mux),
	.rw(rw),
	.N_1968(N_1968),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.rstn_sys(rstn_sys_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_top */

module neorv32_ProcessorTop_MinimalBoot (
  FCCC_C0_0_GL0,
  AND2_0_Y,
  FCCC_C0_0_GL0_i,
  led0_c,
  led1_c,
  led2_c,
  led3_c,
  led4_c,
  led5_c,
  led6_c,
  led7_c,
  UART_RX_c,
  UART_TX_c
)
;
input FCCC_C0_0_GL0 ;
input AND2_0_Y ;
input FCCC_C0_0_GL0_i ;
output led0_c ;
output led1_c ;
output led2_c ;
output led3_c ;
output led4_c ;
output led5_c ;
output led6_c ;
output led7_c ;
input UART_RX_c ;
output UART_TX_c ;
wire FCCC_C0_0_GL0 ;
wire AND2_0_Y ;
wire FCCC_C0_0_GL0_i ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire UART_RX_c ;
wire UART_TX_c ;
wire GND ;
wire VCC ;
// @62:87
  neorv32_top neorv32_inst (
	.UART_TX_c(UART_TX_c),
	.UART_RX_c(UART_RX_c),
	.led7_c(led7_c),
	.led6_c(led6_c),
	.led5_c(led5_c),
	.led4_c(led4_c),
	.led3_c(led3_c),
	.led2_c(led2_c),
	.led1_c(led1_c),
	.led0_c(led0_c),
	.FCCC_C0_0_GL0_i(FCCC_C0_0_GL0_i),
	.AND2_0_Y(AND2_0_Y),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* neorv32_ProcessorTop_MinimalBoot */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @16:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @17:92
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module top_sd (
  DEVRST_N,
  UART_RX,
  UART_TX,
  led0,
  led1,
  led2,
  led3,
  led4,
  led5,
  led6,
  led7
)
;
input DEVRST_N ;
input UART_RX ;
output UART_TX ;
output led0 ;
output led1 ;
output led2 ;
output led3 ;
output led4 ;
output led5 ;
output led6 ;
output led7 ;
wire DEVRST_N ;
wire UART_RX ;
wire UART_TX ;
wire led0 ;
wire led1 ;
wire led2 ;
wire led3 ;
wire led4 ;
wire led5 ;
wire led6 ;
wire led7 ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
wire AND2_0_Y ;
wire UART_RX_c ;
wire UART_TX_c ;
wire led0_c ;
wire led1_c ;
wire led2_c ;
wire led3_c ;
wire led4_c ;
wire led5_c ;
wire led6_c ;
wire led7_c ;
wire FCCC_C0_0_GL0_i ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
// @63:22
  INBUF UART_RX_ibuf (
	.Y(UART_RX_c),
	.PAD(UART_RX)
);
// @63:24
  OUTBUF UART_TX_obuf (
	.PAD(UART_TX),
	.D(UART_TX_c)
);
// @63:25
  OUTBUF led0_obuf (
	.PAD(led0),
	.D(led0_c)
);
// @63:26
  OUTBUF led1_obuf (
	.PAD(led1),
	.D(led1_c)
);
// @63:27
  OUTBUF led2_obuf (
	.PAD(led2),
	.D(led2_c)
);
// @63:28
  OUTBUF led3_obuf (
	.PAD(led3),
	.D(led3_c)
);
// @63:29
  OUTBUF led4_obuf (
	.PAD(led4),
	.D(led4_c)
);
// @63:30
  OUTBUF led5_obuf (
	.PAD(led5),
	.D(led5_c)
);
// @63:31
  OUTBUF led6_obuf (
	.PAD(led6),
	.D(led6_c)
);
// @63:32
  OUTBUF led7_obuf (
	.PAD(led7),
	.D(led7_c)
);
// @63:195
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @63:160
  AND2 AND2_0 (
	.Y(AND2_0_Y),
	.A(SYSRESET_0_POWER_ON_RESET_N),
	.B(FCCC_C0_0_LOCK)
);
// @63:169
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL0_i(FCCC_C0_0_GL0_i),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @63:178
  neorv32_ProcessorTop_MinimalBoot neorv32_ProcessorTop_MinimalBoot_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.AND2_0_Y(AND2_0_Y),
	.FCCC_C0_0_GL0_i(FCCC_C0_0_GL0_i),
	.led0_c(led0_c),
	.led1_c(led1_c),
	.led2_c(led2_c),
	.led3_c(led3_c),
	.led4_c(led4_c),
	.led5_c(led5_c),
	.led6_c(led6_c),
	.led7_c(led7_c),
	.UART_RX_c(UART_RX_c),
	.UART_TX_c(UART_TX_c)
);
// @63:189
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top_sd */

