Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 14 22:23:40 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 638 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 702 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.371        0.000                      0                  367        0.174        0.000                      0                  367        3.000        0.000                       0                   323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.371        0.000                      0                  313        0.178        0.000                      0                  313        3.000        0.000                       0                   283  
  clk25_clk_wiz_0          31.833        0.000                      0                   54        0.174        0.000                      0                   54       19.500        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.766ns (11.630%)  route 5.820ns (88.370%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  GEN_TOP_CONV/state_index_reg[2]/Q
                         net (fo=65, routed)          3.080     8.835    GEN_TOP_CONV/state_index_reg_n_0_[2]
    SLICE_X49Y102        LUT3 (Prop_lut3_I2_O)        0.124     8.959 r  GEN_TOP_CONV/data[59]_i_2/O
                         net (fo=12, routed)          2.740    11.699    GEN_TOP_CONV/data[59]_i_2_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.823 r  GEN_TOP_CONV/key[107]_i_1/O
                         net (fo=1, routed)           0.000    11.823    GEN_TOP_CONV/key[107]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.516    14.939    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[107]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.032    15.194    GEN_TOP_CONV/key_reg[107]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.766ns (11.940%)  route 5.650ns (88.060%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  GEN_TOP_CONV/state_index_reg[2]/Q
                         net (fo=65, routed)          3.080     8.835    GEN_TOP_CONV/state_index_reg_n_0_[2]
    SLICE_X49Y102        LUT3 (Prop_lut3_I2_O)        0.124     8.959 r  GEN_TOP_CONV/data[59]_i_2/O
                         net (fo=12, routed)          2.569    11.528    GEN_TOP_CONV/data[59]_i_2_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.652 r  GEN_TOP_CONV/key[123]_i_1/O
                         net (fo=1, routed)           0.000    11.652    GEN_TOP_CONV/key[123]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  GEN_TOP_CONV/key_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.498    14.920    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  GEN_TOP_CONV/key_reg[123]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)        0.031    15.096    GEN_TOP_CONV/key_reg[123]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.766ns (11.913%)  route 5.664ns (88.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  GEN_TOP_CONV/state_index_reg[2]/Q
                         net (fo=65, routed)          3.080     8.835    GEN_TOP_CONV/state_index_reg_n_0_[2]
    SLICE_X49Y102        LUT3 (Prop_lut3_I2_O)        0.124     8.959 r  GEN_TOP_CONV/data[59]_i_2/O
                         net (fo=12, routed)          2.584    11.543    GEN_TOP_CONV/data[59]_i_2_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.667 r  GEN_TOP_CONV/key[106]_i_1/O
                         net (fo=1, routed)           0.000    11.667    GEN_TOP_CONV/key[106]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.516    14.939    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[106]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    15.193    GEN_TOP_CONV/key_reg[106]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.842ns (13.351%)  route 5.465ns (86.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.419     5.656 r  GEN_TOP_CONV/state_index_reg[4]/Q
                         net (fo=102, routed)         3.805     9.461    GEN_TOP_CONV/state_index_reg_n_0_[4]
    SLICE_X47Y98         LUT2 (Prop_lut2_I0_O)        0.299     9.760 r  GEN_TOP_CONV/data[33]_i_3/O
                         net (fo=12, routed)          1.660    11.419    GEN_TOP_CONV/data[33]_i_3_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.543 r  GEN_TOP_CONV/key[21]_i_1/O
                         net (fo=1, routed)           0.000    11.543    GEN_TOP_CONV/key[21]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  GEN_TOP_CONV/key_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.488    14.910    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  GEN_TOP_CONV/key_reg[21]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)        0.031    15.086    GEN_TOP_CONV/key_reg[21]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.842ns (13.355%)  route 5.463ns (86.645%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.419     5.656 r  GEN_TOP_CONV/state_index_reg[4]/Q
                         net (fo=102, routed)         3.805     9.461    GEN_TOP_CONV/state_index_reg_n_0_[4]
    SLICE_X47Y98         LUT2 (Prop_lut2_I0_O)        0.299     9.760 r  GEN_TOP_CONV/data[33]_i_3/O
                         net (fo=12, routed)          1.658    11.417    GEN_TOP_CONV/data[33]_i_3_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.541 r  GEN_TOP_CONV/key[20]_i_1/O
                         net (fo=1, routed)           0.000    11.541    GEN_TOP_CONV/key[20]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  GEN_TOP_CONV/key_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.488    14.910    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  GEN_TOP_CONV/key_reg[20]/C
                         clock pessimism              0.180    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)        0.029    15.084    GEN_TOP_CONV/key_reg[20]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.854ns (29.018%)  route 4.535ns (70.982%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.633     5.236    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  GEN_TOP_CONV/a_data_reg[7]/Q
                         net (fo=2, routed)           0.682     6.337    GEN_TOP_CONV/a_data_reg_n_0_[7]
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.296     6.633 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.883     7.516    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  GEN_TOP_CONV/state_index[6]_i_12/O
                         net (fo=1, routed)           0.483     8.124    GEN_TOP_CONV/state_index[6]_i_12_n_0
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.116     8.240 r  GEN_TOP_CONV/state_index[6]_i_5/O
                         net (fo=14, routed)          0.933     9.172    GEN_TOP_CONV/output_hex[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.328     9.500 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.656    10.156    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.120    10.276 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.452    10.729    GEN_TOP_CONV/key[97]_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.327    11.056 r  GEN_TOP_CONV/key[81]_i_3/O
                         net (fo=2, routed)           0.445    11.501    GEN_TOP_CONV/key[81]_i_3_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.625 r  GEN_TOP_CONV/key[81]_i_1/O
                         net (fo=1, routed)           0.000    11.625    GEN_TOP_CONV/key[81]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.937    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[81]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.032    15.192    GEN_TOP_CONV/key_reg[81]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.854ns (29.040%)  route 4.530ns (70.960%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.633     5.236    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  GEN_TOP_CONV/a_data_reg[7]/Q
                         net (fo=2, routed)           0.682     6.337    GEN_TOP_CONV/a_data_reg_n_0_[7]
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.296     6.633 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.883     7.516    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  GEN_TOP_CONV/state_index[6]_i_12/O
                         net (fo=1, routed)           0.483     8.124    GEN_TOP_CONV/state_index[6]_i_12_n_0
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.116     8.240 r  GEN_TOP_CONV/state_index[6]_i_5/O
                         net (fo=14, routed)          0.933     9.172    GEN_TOP_CONV/output_hex[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.328     9.500 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.656    10.156    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.120    10.276 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.452    10.729    GEN_TOP_CONV/key[97]_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.327    11.056 r  GEN_TOP_CONV/key[81]_i_3/O
                         net (fo=2, routed)           0.440    11.496    GEN_TOP_CONV/key[81]_i_3_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.620 r  GEN_TOP_CONV/key[80]_i_1/O
                         net (fo=1, routed)           0.000    11.620    GEN_TOP_CONV/key[80]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.937    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  GEN_TOP_CONV/key_reg[80]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.031    15.191    GEN_TOP_CONV/key_reg[80]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.854ns (29.142%)  route 4.508ns (70.858%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.633     5.236    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  GEN_TOP_CONV/a_data_reg[7]/Q
                         net (fo=2, routed)           0.682     6.337    GEN_TOP_CONV/a_data_reg_n_0_[7]
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.296     6.633 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.883     7.516    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  GEN_TOP_CONV/state_index[6]_i_12/O
                         net (fo=1, routed)           0.483     8.124    GEN_TOP_CONV/state_index[6]_i_12_n_0
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.116     8.240 r  GEN_TOP_CONV/state_index[6]_i_5/O
                         net (fo=14, routed)          0.933     9.172    GEN_TOP_CONV/output_hex[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.328     9.500 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.656    10.156    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.120    10.276 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.457    10.734    GEN_TOP_CONV/key[97]_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.327    11.061 r  GEN_TOP_CONV/key[97]_i_3/O
                         net (fo=2, routed)           0.413    11.474    GEN_TOP_CONV/key[97]_i_3_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.598 r  GEN_TOP_CONV/key[96]_i_1/O
                         net (fo=1, routed)           0.000    11.598    GEN_TOP_CONV/key[96]_i_1_n_0
    SLICE_X47Y97         FDRE                                         r  GEN_TOP_CONV/key_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.937    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  GEN_TOP_CONV/key_reg[96]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.031    15.191    GEN_TOP_CONV/key_reg[96]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.854ns (29.146%)  route 4.507ns (70.854%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.633     5.236    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  GEN_TOP_CONV/a_data_reg[7]/Q
                         net (fo=2, routed)           0.682     6.337    GEN_TOP_CONV/a_data_reg_n_0_[7]
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.296     6.633 f  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.883     7.516    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  GEN_TOP_CONV/state_index[6]_i_12/O
                         net (fo=1, routed)           0.483     8.124    GEN_TOP_CONV/state_index[6]_i_12_n_0
    SLICE_X46Y92         LUT2 (Prop_lut2_I0_O)        0.116     8.240 r  GEN_TOP_CONV/state_index[6]_i_5/O
                         net (fo=14, routed)          0.933     9.172    GEN_TOP_CONV/output_hex[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.328     9.500 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.656    10.156    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.120    10.276 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.457    10.734    GEN_TOP_CONV/key[97]_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.327    11.061 r  GEN_TOP_CONV/key[97]_i_3/O
                         net (fo=2, routed)           0.412    11.473    GEN_TOP_CONV/key[97]_i_3_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.597 r  GEN_TOP_CONV/key[97]_i_1/O
                         net (fo=1, routed)           0.000    11.597    GEN_TOP_CONV/key[97]_i_1_n_0
    SLICE_X47Y97         FDRE                                         r  GEN_TOP_CONV/key_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.514    14.937    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  GEN_TOP_CONV/key_reg[97]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.032    15.192    GEN_TOP_CONV/key_reg[97]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.000ns (16.034%)  route 5.237ns (83.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.634     5.237    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  GEN_TOP_CONV/state_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  GEN_TOP_CONV/state_index_reg[2]/Q
                         net (fo=65, routed)          2.998     8.753    GEN_TOP_CONV/state_index_reg_n_0_[2]
    SLICE_X48Y103        LUT3 (Prop_lut3_I2_O)        0.150     8.903 r  GEN_TOP_CONV/data[31]_i_2/O
                         net (fo=12, routed)          2.239    11.142    GEN_TOP_CONV/data[31]_i_2_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.332    11.474 r  GEN_TOP_CONV/data[15]_i_1/O
                         net (fo=1, routed)           0.000    11.474    GEN_TOP_CONV/data[15]_i_1_n_0
    SLICE_X37Y101        FDRE                                         r  GEN_TOP_CONV/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.504    14.926    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  GEN_TOP_CONV/data_reg[15]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)        0.031    15.102    GEN_TOP_CONV/data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  3.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GEN_TEA/FSM_onehot_curr_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TEA/FSM_onehot_curr_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.307%)  route 0.124ns (46.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.481    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X40Y103        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  GEN_TEA/FSM_onehot_curr_state_reg[8]/Q
                         net (fo=34, routed)          0.124     1.746    GEN_TEA/FSM_onehot_curr_state_reg_n_0_[8]
    SLICE_X39Y102        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     2.000    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[9]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.070     1.568    GEN_TEA/FSM_onehot_curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.485    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.112     1.761    GEN_TOP_CONV/o_RX_Byte[7]
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     2.001    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.071     1.572    GEN_TOP_CONV/a_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.183%)  route 0.113ns (40.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.485    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.113     1.762    GEN_TOP_CONV/o_RX_Byte[5]
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     2.001    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.070     1.571    GEN_TOP_CONV/a_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.183%)  route 0.113ns (40.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.485    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.113     1.762    GEN_TOP_CONV/o_RX_Byte[2]
    SLICE_X45Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     2.001    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.066     1.567    GEN_TOP_CONV/a_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 GEN_TEA/FSM_onehot_curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TEA/FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.937%)  route 0.136ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.563     1.482    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  GEN_TEA/FSM_onehot_curr_state_reg[6]/Q
                         net (fo=29, routed)          0.136     1.759    GEN_TEA/FSM_onehot_curr_state_reg_n_0_[6]
    SLICE_X40Y103        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.834     1.999    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X40Y103        FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.066     1.563    GEN_TEA/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/choice_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.256%)  route 0.373ns (66.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.568     1.487    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  GEN_TOP_CONV/choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  GEN_TOP_CONV/choice_reg/Q
                         net (fo=34, routed)          0.373     2.002    GEN_TOP_CONV/choice_reg_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.045     2.047 r  GEN_TOP_CONV/data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.047    GEN_TOP_CONV/data[9]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  GEN_TOP_CONV/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     2.000    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  GEN_TOP_CONV/data_reg[9]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.092     1.846    GEN_TOP_CONV/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/key_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.480    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  GEN_TOP_CONV/key_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  GEN_TOP_CONV/key_reg[82]/Q
                         net (fo=2, routed)           0.122     1.743    GEN_TOP_CONV/key_reg[127]_0[78]
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  GEN_TOP_CONV/key[82]_i_1/O
                         net (fo=1, routed)           0.000     1.788    GEN_TOP_CONV/key[82]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  GEN_TOP_CONV/key_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.832     1.997    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X47Y100        FDRE                                         r  GEN_TOP_CONV/key_reg[82]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     1.572    GEN_TOP_CONV/key_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/key_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.568     1.487    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  GEN_TOP_CONV/key_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  GEN_TOP_CONV/key_reg[67]/Q
                         net (fo=2, routed)           0.123     1.751    GEN_TOP_CONV/key_reg[127]_0[63]
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  GEN_TOP_CONV/key[67]_i_1/O
                         net (fo=1, routed)           0.000     1.796    GEN_TOP_CONV/key[67]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  GEN_TOP_CONV/key_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.838     2.003    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  GEN_TOP_CONV/key_reg[67]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.579    GEN_TOP_CONV/key_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.485    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X43Y89         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.164     1.791    GEN_TOP_CONV/o_RX_Byte[0]
    SLICE_X45Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     2.001    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.070     1.571    GEN_TOP_CONV/a_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.485    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X43Y89         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.168     1.795    GEN_TOP_CONV/o_RX_Byte[6]
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     2.001    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.072     1.573    GEN_TOP_CONV/a_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y78     GEN_SS/v_count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y80     GEN_SS/v_count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y80     GEN_SS/v_count_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X53Y98    GEN_TOP_CONV/key_reg[9]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y103   GEN_TEA/FSM_onehot_curr_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y103   GEN_TEA/FSM_onehot_curr_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y103   GEN_TEA/FSM_onehot_curr_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y103   GEN_TOP_CONV/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y104   GEN_TOP_CONV/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y104   GEN_TOP_CONV/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y105   GEN_TOP_CONV/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y105   GEN_TOP_CONV/data_reg[5]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C            n/a            0.500         5.000       4.500      SLICE_X59Y100   GEN_TEA/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y102   GEN_TEA/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y104   GEN_TEA/FSM_onehot_curr_state_reg[18]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y100   GEN_TEA/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y102   GEN_TEA/FSM_onehot_curr_state_reg[6]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y102   GEN_TEA/FSM_onehot_curr_state_reg[9]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y102   GEN_TOP_CONV/data_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y102   GEN_TOP_CONV/data_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 1.842ns (22.601%)  route 6.308ns (77.399%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 46.030 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         3.237    10.090    GEN_TEA/R_i_37_0[0]
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.124    10.214 r  GEN_TEA/R_i_191/O
                         net (fo=1, routed)           0.970    11.183    GEN_VGA/VGA_INITIALS/VGA_DRIVER/R_reg_i_32_1
    SLICE_X40Y107        LUT4 (Prop_lut4_I2_O)        0.124    11.307 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/R_i_91/O
                         net (fo=1, routed)           0.000    11.307    GEN_VGA/VGA_INITIALS/VGA_DRIVER/R_i_91_n_0
    SLICE_X40Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.524 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/R_reg_i_32/O
                         net (fo=1, routed)           0.000    11.524    GEN_VGA/VGA_INITIALS/INIT/R_i_4_1
    SLICE_X40Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    11.618 r  GEN_VGA/VGA_INITIALS/INIT/R_reg_i_11/O
                         net (fo=1, routed)           1.157    12.775    GEN_VGA/VGA_INITIALS/INIT/R_reg_i_11_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.316    13.091 r  GEN_VGA/VGA_INITIALS/INIT/R_i_4/O
                         net (fo=1, routed)           0.000    13.091    GEN_VGA/VGA_INITIALS/INIT/R_i_4_n_0
    SLICE_X36Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.303 r  GEN_VGA/VGA_INITIALS/INIT/R_reg_i_2/O
                         net (fo=1, routed)           0.945    14.248    GEN_VGA/VGA_INITIALS/INIT/R_reg_i_2_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.299    14.547 r  GEN_VGA/VGA_INITIALS/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    14.547    GEN_VGA/VGA_INITIALS/INIT/R_i_1_n_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.603    46.030    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                         clock pessimism              0.420    46.450    
                         clock uncertainty           -0.099    46.351    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.029    46.380    GEN_VGA/VGA_INITIALS/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         46.380    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             34.642ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.756ns (32.691%)  route 3.615ns (67.309%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.060ns = ( 46.060 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         2.619     9.472    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[0]
    SLICE_X29Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.596 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     9.596    GEN_VGA/VGA_INITIALS/INIT/geqOp_carry__0_0[0]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.128 r  GEN_VGA/VGA_INITIALS/INIT/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.128    GEN_VGA/VGA_INITIALS/INIT/geqOp_carry_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.399 r  GEN_VGA/VGA_INITIALS/INIT/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.997    11.395    GEN_VGA/VGA_INITIALS/INIT/geqOp
    SLICE_X31Y102        LUT4 (Prop_lut4_I2_O)        0.373    11.768 r  GEN_VGA/VGA_INITIALS/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    11.768    GEN_VGA/VGA_INITIALS/INIT/spriteon0
    SLICE_X31Y102        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.633    46.060    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X31Y102        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/spriteon_reg/C
                         clock pessimism              0.420    46.480    
                         clock uncertainty           -0.099    46.381    
    SLICE_X31Y102        FDCE (Setup_fdce_C_D)        0.029    46.410    GEN_VGA/VGA_INITIALS/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         46.410    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                 34.642    

Slack (MET) :             35.593ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.084ns (27.115%)  route 2.914ns (72.885%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 45.938 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         1.244     8.097    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[1]
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.152     8.249 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433     8.682    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.326     9.008 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.893     9.901    GEN_VGA/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.150    10.051 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.343    10.395    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[2]_i_1_n_0
    SLICE_X31Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.511    45.938    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X31Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism              0.420    46.358    
                         clock uncertainty           -0.099    46.259    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.271    45.988    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.988    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                 35.593    

Slack (MET) :             35.638ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.052ns (26.433%)  route 2.928ns (73.567%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 45.909 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         1.244     8.097    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[1]
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.152     8.249 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433     8.682    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.326     9.008 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.678     9.686    GEN_VGA/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.118     9.804 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.573    10.377    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.483    45.909    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism              0.487    46.397    
                         clock uncertainty           -0.099    46.297    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)       -0.283    46.014    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         46.014    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                 35.638    

Slack (MET) :             35.707ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.828ns (19.288%)  route 3.465ns (80.712%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 46.047 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         2.156     9.009    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[0]
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.133 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_5/O
                         net (fo=1, routed)           0.507     9.640    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_5_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.764 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_2/O
                         net (fo=1, routed)           0.801    10.566    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_2_n_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.690 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000    10.690    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.620    46.047    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y100        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_reg/C
                         clock pessimism              0.420    46.467    
                         clock uncertainty           -0.099    46.368    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.029    46.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         46.397    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 35.707    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.966ns (26.061%)  route 2.741ns (73.939%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 46.080 - 40.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.744     6.591    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.419     7.010 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          0.887     7.897    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[3]
    SLICE_X32Y102        LUT5 (Prop_lut5_I1_O)        0.299     8.196 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847     9.043    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.167 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          1.006    10.174    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.298 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.298    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[2]_i_1_n_0
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.654    46.080    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism              0.510    46.591    
                         clock uncertainty           -0.099    46.491    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)        0.029    46.520    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         46.520    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 36.223    

Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.994ns (26.615%)  route 2.741ns (73.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 46.080 - 40.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.744     6.591    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.419     7.010 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          0.887     7.897    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[3]
    SLICE_X32Y102        LUT5 (Prop_lut5_I1_O)        0.299     8.196 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847     9.043    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.167 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          1.006    10.174    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.152    10.326 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.326    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[3]_i_1_n_0
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.654    46.080    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism              0.510    46.591    
                         clock uncertainty           -0.099    46.491    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)        0.075    46.566    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         46.566    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.311ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.058ns (29.159%)  route 2.570ns (70.841%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 45.938 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         1.244     8.097    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[1]
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.152     8.249 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433     8.682    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.326     9.008 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.893     9.901    GEN_VGA/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.124    10.025 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.025    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.511    45.938    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism              0.420    46.358    
                         clock uncertainty           -0.099    46.259    
    SLICE_X30Y98         FDCE (Setup_fdce_C_D)        0.077    46.336    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         46.336    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                 36.311    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.966ns (27.221%)  route 2.583ns (72.779%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 46.080 - 40.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.744     6.591    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.419     7.010 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          0.887     7.897    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[3]
    SLICE_X32Y102        LUT5 (Prop_lut5_I1_O)        0.299     8.196 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.847     9.043    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.167 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.848    10.016    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X32Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.140 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.140    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[6]_i_1_n_0
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.654    46.080    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
                         clock pessimism              0.510    46.591    
                         clock uncertainty           -0.099    46.491    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)        0.031    46.522    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         46.522    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.430ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.058ns (30.119%)  route 2.455ns (69.881%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 45.938 - 40.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.832     5.435    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.119     5.723    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.847 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.550     6.397    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y99         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.456     6.853 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=157, routed)         1.244     8.097    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[1]
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.152     8.249 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.433     8.682    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.326     9.008 f  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.778     9.786    GEN_VGA/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.910 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.910    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[7]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.705    45.127    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.901    45.327    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.427 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.511    45.938    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[7]/C
                         clock pessimism              0.420    46.358    
                         clock uncertainty           -0.099    46.259    
    SLICE_X30Y98         FDCE (Setup_fdce_C_D)        0.081    46.340    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         46.340    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 36.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.041%)  route 0.151ns (41.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.288     1.982    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     2.146 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.151     2.297    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[3]
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.045     2.342 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.342    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[5]_i_1_n_0
    SLICE_X30Y97         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.363     2.619    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y97         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.571     2.048    
    SLICE_X30Y97         FDCE (Hold_fdce_C_D)         0.121     2.169    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.459%)  route 0.169ns (47.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.314     2.008    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X31Y102        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.141     2.149 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=59, routed)          0.169     2.318    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.363    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[4]_i_1_n_0
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.388     2.643    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
                         clock pessimism             -0.569     2.074    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.092     2.166    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.864%)  route 0.365ns (72.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.317     2.012    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  GEN_VGA/VGA_INITIALS/INIT/R_reg/Q
                         net (fo=10, routed)          0.365     2.518    GEN_VGA/VGA_INITIALS/INIT/B
    SLICE_X47Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.555     2.811    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X47Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8/C
                         clock pessimism             -0.561     2.250    
    SLICE_X47Y105        FDCE (Hold_fdce_C_D)         0.070     2.320    GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.588%)  route 0.352ns (71.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.317     2.012    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  GEN_VGA/VGA_INITIALS/INIT/R_reg/Q
                         net (fo=10, routed)          0.352     2.505    GEN_VGA/VGA_INITIALS/INIT/B
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.540     2.796    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_4/C
                         clock pessimism             -0.561     2.234    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.071     2.305    GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.588%)  route 0.352ns (71.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.317     2.012    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  GEN_VGA/VGA_INITIALS/INIT/R_reg/Q
                         net (fo=10, routed)          0.352     2.505    GEN_VGA/VGA_INITIALS/INIT/B
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.540     2.796    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]/C
                         clock pessimism             -0.561     2.234    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.067     2.301    GEN_VGA/VGA_INITIALS/INIT/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.083%)  route 0.158ns (45.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.288     1.982    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X31Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=155, routed)         0.158     2.281    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.326 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.326    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.319     2.575    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.579     1.995    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.120     2.115    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.451%)  route 0.161ns (43.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.288     1.982    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     2.146 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/Q
                         net (fo=9, routed)           0.161     2.308    GEN_VGA/VGA_INITIALS/VGA_DRIVER/Q[9]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.353 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.353    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg[9]_i_1_n_0
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.319     2.575    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X30Y98         FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]/C
                         clock pessimism             -0.592     1.982    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.121     2.103    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.475%)  route 0.412ns (74.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.317     2.012    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  GEN_VGA/VGA_INITIALS/INIT/R_reg/Q
                         net (fo=10, routed)          0.412     2.565    GEN_VGA/VGA_INITIALS/INIT/B
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.540     2.796    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_5/C
                         clock pessimism             -0.561     2.234    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.066     2.300    GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.475%)  route 0.412ns (74.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.317     2.012    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X35Y102        FDRE                                         r  GEN_VGA/VGA_INITIALS/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  GEN_VGA/VGA_INITIALS/INIT/R_reg/Q
                         net (fo=10, routed)          0.412     2.565    GEN_VGA/VGA_INITIALS/INIT/B
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.540     2.796    GEN_VGA/VGA_INITIALS/INIT/R_reg_0
    SLICE_X49Y105        FDCE                                         r  GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica/C
                         clock pessimism             -0.561     2.234    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.063     2.297    GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.257%)  route 0.265ns (58.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.629     1.549    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.727     1.649    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.348     2.042    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y101        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141     2.183 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/Q
                         net (fo=12, routed)          0.265     2.448    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[6]
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.045     2.493 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.493    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_1_n_0
    SLICE_X32Y103        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.903     2.068    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.032     2.199    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clk25
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.255 r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.458     2.713    GEN_VGA/VGA_INITIALS/VGA_DRIVER/clkout1_buf
    SLICE_X32Y103        FDCE                                         r  GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.580     2.133    
    SLICE_X32Y103        FDCE (Hold_fdce_C_D)         0.092     2.225    GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y12  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X49Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_3/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X49Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_4/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X49Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_5/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X49Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_6/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X49Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_7/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X47Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X31Y102   GEN_VGA/VGA_INITIALS/INIT/spriteon_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y102   GEN_VGA/VGA_INITIALS/INIT/R_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X47Y105   GEN_VGA/VGA_INITIALS/INIT/red_reg[2]_lopt_replica_8/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y102   GEN_VGA/VGA_INITIALS/INIT/R_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y102   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X31Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X31Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hsync_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y99    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y99    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y101   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y101   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y101   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y101   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y103   GEN_VGA/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X31Y98    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X30Y98    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X30Y98    GEN_VGA/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



