// Seed: 3200174176
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri1 id_2
);
  logic id_4;
  assign module_1.id_8 = 0;
  logic id_5, id_6;
  parameter id_7 = -1;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    output tri id_0,
    inout supply0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15,
    output tri id_16,
    output logic id_17
);
  assign id_1 = id_10 ? id_2 : id_14;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
  always @(-1) begin : LABEL_0
    if (1) id_17 <= 1;
  end
  logic [1 : 1] id_19;
  ;
endmodule
