
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.modules.common.smrr &#8212; CHIPSEC 1.5.8 documentation</title>
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../../../../" src="../../../../_static/documentation_options.js"></script>
    <script src="../../../../_static/jquery.js"></script>
    <script src="../../../../_static/underscore.js"></script>
    <script src="../../../../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">CHIPSEC 1.5.8 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.common.smrr</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.modules.common.smrr</h1><div class="highlight"><pre>
<span></span><span class="c1">#CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1">#Copyright (c) 2010-2020, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1">#This program is free software; you can redistribute it and/or</span>
<span class="c1">#modify it under the terms of the GNU General Public License</span>
<span class="c1">#as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1">#This program is distributed in the hope that it will be useful,</span>
<span class="c1">#but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1">#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1">#GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1">#You should have received a copy of the GNU General Public License</span>
<span class="c1">#along with this program; if not, write to the Free Software</span>
<span class="c1">#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1">#Contact information:</span>
<span class="c1">#chipsec@intel.com</span>
<span class="c1">#</span>



<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Researchers demonstrated a way to use CPU cache to effectively change values in SMRAM in `Attacking SMM Memory via Intel CPU Cache Poisoning &lt;http://www.invisiblethingslab.com/resources/misc09/smm_cache_fun.pdf&gt;`_ and `Getting into the SMRAM: SMM Reloaded &lt;http://cansecwest.com/csw09/csw09-duflot.pdf&gt;`_ . If ring 0 software can make SMRAM cacheable and then populate cache lines at SMBASE with exploit code, then when an SMI is triggered, the CPU could execute the exploit code from cache. System Management Mode Range Registers (SMRRs) force non-cachable behavior and block access to SMRAM when the CPU is not in SMM. These registers need to be enabled/configured by the BIOS.</span>

<span class="sd">This module checks to see that SMRRs are enabled and configured.</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">chipsec.module_common</span> <span class="kn">import</span> <span class="n">BaseModule</span><span class="p">,</span> <span class="n">ModuleResult</span><span class="p">,</span> <span class="n">MTAG_BIOS</span><span class="p">,</span> <span class="n">MTAG_SMM</span><span class="p">,</span> <span class="n">OPT_MODIFY</span>
<span class="kn">from</span> <span class="nn">chipsec.hal.msr</span> <span class="kn">import</span> <span class="n">MemType</span>

<span class="n">TAGS</span> <span class="o">=</span> <span class="p">[</span><span class="n">MTAG_BIOS</span><span class="p">,</span> <span class="n">MTAG_SMM</span><span class="p">]</span>

<div class="viewcode-block" id="smrr"><a class="viewcode-back" href="../../../../modules/chipsec.modules.common.smrr.html#chipsec.modules.common.smrr.smrr">[docs]</a><span class="k">class</span> <span class="nc">smrr</span><span class="p">(</span><span class="n">BaseModule</span><span class="p">):</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">BaseModule</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span>

<div class="viewcode-block" id="smrr.is_supported"><a class="viewcode-back" href="../../../../modules/chipsec.modules.common.smrr.html#chipsec.modules.common.smrr.smrr.is_supported">[docs]</a>    <span class="k">def</span> <span class="nf">is_supported</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="kc">True</span></div>

    <span class="c1">#</span>
    <span class="c1"># Check that SMRR are supported by CPU in IA32_MTRRCAP_MSR[SMRR]</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="smrr.check_SMRR"><a class="viewcode-back" href="../../../../modules/chipsec.modules.common.smrr.html#chipsec.modules.common.smrr.smrr.check_SMRR">[docs]</a>    <span class="k">def</span> <span class="nf">check_SMRR</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">do_modify</span><span class="p">):</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_register_defined</span><span class="p">(</span> <span class="s1">&#39;MTRRCAP&#39;</span> <span class="p">)</span> <span class="ow">or</span> \
           <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_register_defined</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span> <span class="p">)</span> <span class="ow">or</span> \
           <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_register_defined</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span> <span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span> <span class="s2">&quot;Couldn&#39;t find definition of required configuration registers&quot;</span> <span class="p">)</span>
            <span class="k">return</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">ERROR</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">cpu</span><span class="o">.</span><span class="n">check_SMRR_supported</span><span class="p">():</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span> <span class="s2">&quot;OK. SMRR range protection is supported&quot;</span> <span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_important</span><span class="p">(</span> <span class="s2">&quot;CPU does not support SMRR range protection of SMRAM&quot;</span> <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_skipped_check</span><span class="p">(</span><span class="s2">&quot;CPU does not support SMRR range protection of SMRAM&quot;</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">SKIPPED</span>

        <span class="c1">#</span>
        <span class="c1"># SMRR are supported</span>
        <span class="c1">#</span>
        <span class="n">smrr_ok</span> <span class="o">=</span> <span class="kc">True</span>

        <span class="c1">#</span>
        <span class="c1"># 2. Check SMRR_BASE is programmed correctly (on CPU0)</span>
        <span class="c1">#</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Checking SMRR range base programming..&quot;</span> <span class="p">)</span>
        <span class="n">msr_smrrbase</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span><span class="p">,</span> <span class="n">msr_smrrbase</span> <span class="p">)</span>
        <span class="n">smrrbase</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span><span class="p">,</span> <span class="n">msr_smrrbase</span><span class="p">,</span> <span class="s1">&#39;PhysBase&#39;</span><span class="p">,</span> <span class="kc">True</span> <span class="p">)</span>
        <span class="n">smrrtype</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span><span class="p">,</span> <span class="n">msr_smrrbase</span><span class="p">,</span> <span class="s1">&#39;Type&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] SMRR range base: 0x</span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">smrrbase</span><span class="p">)</span> <span class="p">)</span>

        <span class="k">if</span> <span class="n">smrrtype</span> <span class="ow">in</span> <span class="n">MemType</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] SMRR range memory type is </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">MemType</span><span class="p">[</span><span class="n">smrrtype</span><span class="p">])</span> <span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">smrr_ok</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span> <span class="s2">&quot;SMRR range memory type 0x</span><span class="si">{:X}</span><span class="s2"> is invalid&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">smrrtype</span><span class="p">)</span> <span class="p">)</span>

        <span class="k">if</span> <span class="p">(</span> <span class="mi">0</span> <span class="o">==</span> <span class="n">smrrbase</span> <span class="p">):</span>
            <span class="n">smrr_ok</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span> <span class="s2">&quot;SMRR range base is not programmed&quot;</span> <span class="p">)</span>

        <span class="k">if</span> <span class="n">smrr_ok</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span> <span class="s2">&quot;OK so far. SMRR range base is programmed&quot;</span> <span class="p">)</span>

        <span class="c1">#</span>
        <span class="c1"># 3. Check SMRR_MASK is programmed and SMRR are enabled (on CPU0)</span>
        <span class="c1">#</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Checking SMRR range mask programming..&quot;</span> <span class="p">)</span>
        <span class="n">msr_smrrmask</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span><span class="p">,</span> <span class="n">msr_smrrmask</span> <span class="p">)</span>
        <span class="n">smrrmask</span>  <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span><span class="p">,</span> <span class="n">msr_smrrmask</span><span class="p">,</span> <span class="s1">&#39;PhysMask&#39;</span><span class="p">,</span> <span class="kc">True</span> <span class="p">)</span>
        <span class="n">smrrvalid</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span><span class="p">,</span> <span class="n">msr_smrrmask</span><span class="p">,</span> <span class="s1">&#39;Valid&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] SMRR range mask: 0x</span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">smrrmask</span><span class="p">)</span> <span class="p">)</span>

        <span class="k">if</span> <span class="ow">not</span> <span class="p">(</span> <span class="n">smrrvalid</span> <span class="ow">and</span> <span class="p">(</span><span class="mi">0</span> <span class="o">!=</span> <span class="n">smrrmask</span><span class="p">)</span> <span class="p">):</span>
            <span class="n">smrr_ok</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span> <span class="s2">&quot;SMRR range is not enabled&quot;</span> <span class="p">)</span>

        <span class="k">if</span> <span class="n">smrr_ok</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span> <span class="s2">&quot;OK so far. SMRR range is enabled&quot;</span> <span class="p">)</span>

        <span class="c1">#</span>
        <span class="c1"># 4. Verify that SMRR_BASE/MASK MSRs have the same values on all logical CPUs</span>
        <span class="c1">#</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;&#39;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Verifying that SMRR range base &amp; mask are the same on all logical CPUs..&quot;</span> <span class="p">)</span>
        <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
            <span class="n">msr_base</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span><span class="p">,</span> <span class="n">tid</span> <span class="p">)</span>
            <span class="n">msr_mask</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span><span class="p">,</span> <span class="n">tid</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[CPU</span><span class="si">{:d}</span><span class="s2">] SMRR_PHYSBASE = </span><span class="si">{:016X}</span><span class="s2">, SMRR_PHYSMASK = </span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">tid</span><span class="p">,</span> <span class="n">msr_base</span><span class="p">,</span> <span class="n">msr_mask</span><span class="p">)</span> <span class="p">)</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">msr_base</span> <span class="o">!=</span> <span class="n">msr_smrrbase</span><span class="p">)</span> <span class="ow">or</span> <span class="p">(</span><span class="n">msr_mask</span> <span class="o">!=</span> <span class="n">msr_smrrmask</span><span class="p">):</span>
                <span class="n">smrr_ok</span> <span class="o">=</span> <span class="kc">False</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span> <span class="s2">&quot;SMRR range base/mask do not match on all logical CPUs&quot;</span> <span class="p">)</span>
                <span class="k">break</span>

        <span class="k">if</span> <span class="n">smrr_ok</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span> <span class="s2">&quot;OK so far. SMRR range base/mask match on all logical CPUs&quot;</span> <span class="p">)</span>


        <span class="c1">#</span>
        <span class="c1"># 5. Reading from &amp; writing to SMRR_BASE physical address</span>
        <span class="c1"># writes should be dropped, reads should return all F&#39;s</span>
        <span class="c1">#</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Trying to read memory at SMRR base 0x</span><span class="si">{:08X}</span><span class="s2">..&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">smrrbase</span><span class="p">)</span> <span class="p">)</span>

        <span class="n">ok</span> <span class="o">=</span> <span class="p">(</span> <span class="mh">0xFFFFFFFF</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">read_physical_mem_dword</span><span class="p">(</span> <span class="n">smrrbase</span> <span class="p">)</span> <span class="p">)</span>
        <span class="n">smrr_ok</span> <span class="o">=</span> <span class="n">smrr_ok</span> <span class="ow">and</span> <span class="n">ok</span>
        <span class="k">if</span> <span class="n">ok</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_passed_check</span><span class="p">(</span> <span class="s2">&quot;SMRR reads are blocked in non-SMM mode&quot;</span> <span class="p">)</span> <span class="c1">#return all F&#39;s</span>
        <span class="k">else</span><span class="p">:</span>  <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_failed_check</span><span class="p">(</span> <span class="s2">&quot;SMRR reads are not blocked in non-SMM mode&quot;</span> <span class="p">)</span> <span class="c1">#all F&#39;s are not returned</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">do_modify</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Trying to modify memory at SMRR base 0x</span><span class="si">{:08X}</span><span class="s2">..&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">smrrbase</span><span class="p">)</span> <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">write_physical_mem_dword</span><span class="p">(</span> <span class="n">smrrbase</span><span class="p">,</span> <span class="mh">0x90909090</span> <span class="p">)</span>
            <span class="n">ok</span> <span class="o">=</span> <span class="p">(</span> <span class="mh">0x90909090</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">read_physical_mem_dword</span><span class="p">(</span> <span class="n">smrrbase</span> <span class="p">)</span> <span class="p">)</span>
            <span class="n">smrr_ok</span> <span class="o">=</span> <span class="n">smrr_ok</span> <span class="ow">and</span> <span class="n">ok</span>
            <span class="k">if</span> <span class="n">ok</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span> <span class="s2">&quot;SMRR writes are blocked in non-SMM mode&quot;</span> <span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>  <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span> <span class="s2">&quot;SMRR writes are not blocked in non-SMM mode&quot;</span> <span class="p">)</span>


        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;&#39;</span> <span class="p">)</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">smrr_ok</span><span class="p">:</span>
            <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">FAILED</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_failed_check</span><span class="p">(</span> <span class="s2">&quot;SMRR protection against cache attack is not configured properly&quot;</span> <span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">PASSED</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_passed_check</span><span class="p">(</span> <span class="s2">&quot;SMRR protection against cache attack is properly configured&quot;</span> <span class="p">)</span>

        <span class="k">return</span> <span class="n">res</span></div>

    <span class="c1"># --------------------------------------------------------------------------</span>
    <span class="c1"># run( module_argv )</span>
    <span class="c1"># Required function: run here all tests from this module</span>
    <span class="c1"># --------------------------------------------------------------------------</span>
<div class="viewcode-block" id="smrr.run"><a class="viewcode-back" href="../../../../modules/chipsec.modules.common.smrr.html#chipsec.modules.common.smrr.smrr.run">[docs]</a>    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span> <span class="bp">self</span><span class="p">,</span> <span class="n">module_argv</span> <span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">start_test</span><span class="p">(</span> <span class="s2">&quot;CPU SMM Cache Poisoning / System Management Range Registers&quot;</span> <span class="p">)</span>
        <span class="n">do_modify</span> <span class="o">=</span> <span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">module_argv</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="ow">and</span> <span class="n">module_argv</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">OPT_MODIFY</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">check_SMRR</span><span class="p">(</span> <span class="n">do_modify</span> <span class="p">)</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../../index.html">
              <img class="logo" src="../../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">CHIPSEC 1.5.8 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.common.smrr</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Jan 27, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>