<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>NA</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>NA</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>NA</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>NA</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>NA</SLACK_SYNTH>
    <TIMING_MET>NA</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>9.362</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>9.362</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>0</FF>
      <LATCH>0</LATCH>
      <LUT>32</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>1934</BRAM>
      <CLB>0</CLB>
      <DSP>1968</DSP>
      <FF>1799680</FF>
      <LUT>899840</LUT>
      <URAM>463</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="add" DISPNAME="inst" RTLNAME="add">
      <Resources LUT="32"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="0.638" DATAPATH_LOGIC_DELAY="0.566" DATAPATH_NET_DELAY="0.072" ENDPOINT_PIN="ap_return[31]" LOGIC_LEVELS="7" MAX_FANOUT="3" SLACK="9.362" STARTPOINT_PIN="b[0]">
      <CELL NAME="ap_return[0]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[8]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[16]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[30]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[30]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[31]_INST_0/LUTCY1_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="0.635" DATAPATH_LOGIC_DELAY="0.565" DATAPATH_NET_DELAY="0.070" ENDPOINT_PIN="ap_return[27]" LOGIC_LEVELS="7" MAX_FANOUT="3" SLACK="9.365" STARTPOINT_PIN="b[0]">
      <CELL NAME="ap_return[0]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[8]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[16]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[30]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[26]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[27]_INST_0/LUTCY1_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="0.634" DATAPATH_LOGIC_DELAY="0.556" DATAPATH_NET_DELAY="0.078" ENDPOINT_PIN="ap_return[29]" LOGIC_LEVELS="7" MAX_FANOUT="3" SLACK="9.366" STARTPOINT_PIN="b[0]">
      <CELL NAME="ap_return[0]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[8]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[16]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[30]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[28]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[29]_INST_0/LUTCY1_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="0.629" DATAPATH_LOGIC_DELAY="0.516" DATAPATH_NET_DELAY="0.113" ENDPOINT_PIN="ap_return[25]" LOGIC_LEVELS="6" MAX_FANOUT="3" SLACK="9.371" STARTPOINT_PIN="b[0]">
      <CELL NAME="ap_return[0]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[8]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[16]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[25]_INST_0/LUTCY1_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="0.596" DATAPATH_LOGIC_DELAY="0.526" DATAPATH_NET_DELAY="0.070" ENDPOINT_PIN="ap_return[23]" LOGIC_LEVELS="6" MAX_FANOUT="3" SLACK="9.404" STARTPOINT_PIN="b[0]">
      <CELL NAME="ap_return[0]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[8]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[16]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[24]_INST_0_i_1" PRIMITIVE_TYPE="CLB.CARRY.LOOKAHEAD8" LINE_NUMBER="38"/>
      <CELL NAME="ap_return[22]_INST_0/LUTCY2_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
      <CELL NAME="ap_return[23]_INST_0/LUTCY1_INST" PRIMITIVE_TYPE="CLB.LUT.LUT6CY" LINE_NUMBER=""/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/add_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/add_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/add_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/add_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/add_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/add_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun May 05 22:28:57 CEST 2024"/>
    <item NAME="Version" VALUE="2023.1 (Build 3854077 on May  4 2023)"/>
    <item NAME="Project" VALUE="hls_component"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="versalaicore"/>
    <item NAME="Target device" VALUE="xcvc1902-vsva2197-2MP-e-S"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

