-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Tue Jan 14 22:14:49 2025
-- Host        : Sergiu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.gen/sources_1/bd/design_1/ip/design_1_fp_equation_solver_0_1/design_1_fp_equation_solver_0_1_sim_netlist.vhdl
-- Design      : design_1_fp_equation_solver_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1_fp_adder is
  port (
    B_sgn : out STD_LOGIC;
    A_sgn_reg_0 : out STD_LOGIC;
    add_done_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1_in5559_in : out STD_LOGIC;
    sum_exponent2 : out STD_LOGIC;
    p_1_in1006_in : out STD_LOGIC;
    p_1_in5549_in : out STD_LOGIC;
    p_1_in5545_in : out STD_LOGIC;
    p_1_in5547_in : out STD_LOGIC;
    p_1_in5541_in : out STD_LOGIC;
    p_1_in5543_in : out STD_LOGIC;
    p_1_in5534_in : out STD_LOGIC;
    p_1_in5537_in : out STD_LOGIC;
    p_1_in5525_in : out STD_LOGIC;
    p_1_in5528_in : out STD_LOGIC;
    p_1_in5522_in : out STD_LOGIC;
    p_1_in144_in : out STD_LOGIC;
    sum_exponent8 : out STD_LOGIC;
    p_1_in5570_in : out STD_LOGIC;
    p_1_in5551_in : out STD_LOGIC;
    p_1_in5553_in : out STD_LOGIC;
    p_1_in5557_in : out STD_LOGIC;
    p_1_in5555_in : out STD_LOGIC;
    p_1_in1238_in : out STD_LOGIC;
    p_1_in1470_in : out STD_LOGIC;
    p_1_in5559_in_0 : out STD_LOGIC;
    sum_exponent2_1 : out STD_LOGIC;
    p_1_in1006_in_2 : out STD_LOGIC;
    p_1_in5549_in_3 : out STD_LOGIC;
    p_1_in5545_in_4 : out STD_LOGIC;
    p_1_in5547_in_5 : out STD_LOGIC;
    p_1_in5541_in_6 : out STD_LOGIC;
    p_1_in5543_in_7 : out STD_LOGIC;
    p_1_in5534_in_8 : out STD_LOGIC;
    p_1_in5537_in_9 : out STD_LOGIC;
    p_1_in5525_in_10 : out STD_LOGIC;
    p_1_in5528_in_11 : out STD_LOGIC;
    p_1_in5522_in_12 : out STD_LOGIC;
    p_1_in144_in_13 : out STD_LOGIC;
    sum_exponent8_14 : out STD_LOGIC;
    p_1_in5570_in_15 : out STD_LOGIC;
    p_1_in5551_in_16 : out STD_LOGIC;
    p_1_in5553_in_17 : out STD_LOGIC;
    p_1_in5557_in_18 : out STD_LOGIC;
    p_1_in5555_in_19 : out STD_LOGIC;
    p_1_in1238_in_20 : out STD_LOGIC;
    p_1_in1470_in_21 : out STD_LOGIC;
    sum_exponent10 : out STD_LOGIC;
    sum_exponent104279_out : out STD_LOGIC;
    sum_exponent134275_out : out STD_LOGIC;
    sum_exponent103425_out : out STD_LOGIC;
    sum_exponent194267_out : out STD_LOGIC;
    sum_exponent103422_out : out STD_LOGIC;
    sum_exponent164271_out : out STD_LOGIC;
    sum_exponent103419_out : out STD_LOGIC;
    sum_exponent254259_out : out STD_LOGIC;
    sum_exponent103416_out : out STD_LOGIC;
    sum_exponent224263_out : out STD_LOGIC;
    sum_exponent103410_out : out STD_LOGIC;
    sum_exponent284255_out : out STD_LOGIC;
    sum_exponent103407_out : out STD_LOGIC;
    z_sign0 : out STD_LOGIC;
    carry14281_out : out STD_LOGIC;
    \reg_a_reg[22]\ : out STD_LOGIC;
    p_1_in1934_in : out STD_LOGIC;
    sum_exponent7235_out : out STD_LOGIC;
    p_1_in2167_in : out STD_LOGIC;
    p_1_in5565_in : out STD_LOGIC;
    p_1_in1702_in : out STD_LOGIC;
    p_1_in5566_in : out STD_LOGIC;
    p_1_in5561_in : out STD_LOGIC;
    p_1_in5563_in : out STD_LOGIC;
    p_1_in5539_in : out STD_LOGIC;
    p_1_in5531_in : out STD_LOGIC;
    p_1_in2399_in : out STD_LOGIC;
    carry14284_out : out STD_LOGIC;
    sum_exponent10_22 : out STD_LOGIC;
    sum_exponent104279_out_23 : out STD_LOGIC;
    sum_exponent134275_out_24 : out STD_LOGIC;
    sum_exponent103425_out_25 : out STD_LOGIC;
    sum_exponent194267_out_26 : out STD_LOGIC;
    sum_exponent103422_out_27 : out STD_LOGIC;
    sum_exponent164271_out_28 : out STD_LOGIC;
    sum_exponent103419_out_29 : out STD_LOGIC;
    sum_exponent254259_out_30 : out STD_LOGIC;
    sum_exponent103416_out_31 : out STD_LOGIC;
    sum_exponent224263_out_32 : out STD_LOGIC;
    sum_exponent103410_out_33 : out STD_LOGIC;
    sum_exponent284255_out_34 : out STD_LOGIC;
    sum_exponent103407_out_35 : out STD_LOGIC;
    z_sign0_36 : out STD_LOGIC;
    carry14281_out_37 : out STD_LOGIC;
    \reg_b_reg[22]\ : out STD_LOGIC;
    p_1_in1934_in_38 : out STD_LOGIC;
    sum_exponent7235_out_39 : out STD_LOGIC;
    p_1_in2167_in_40 : out STD_LOGIC;
    p_1_in5565_in_41 : out STD_LOGIC;
    p_1_in1702_in_42 : out STD_LOGIC;
    p_1_in5566_in_43 : out STD_LOGIC;
    p_1_in5561_in_44 : out STD_LOGIC;
    p_1_in5563_in_45 : out STD_LOGIC;
    p_1_in5539_in_46 : out STD_LOGIC;
    p_1_in5531_in_47 : out STD_LOGIC;
    p_1_in2399_in_48 : out STD_LOGIC;
    carry14284_out_49 : out STD_LOGIC;
    sum_sgn : out STD_LOGIC;
    A_exp0 : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC;
    \A_mantissa_reg[5]_0\ : out STD_LOGIC;
    \A_mantissa_reg[13]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : out STD_LOGIC;
    \A_mantissa_reg[0]_0\ : out STD_LOGIC;
    \A_mantissa_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : out STD_LOGIC;
    \B_exp_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_5\ : out STD_LOGIC;
    \A_mantissa_reg[11]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : out STD_LOGIC;
    \A_mantissa_reg[14]_0\ : out STD_LOGIC;
    \B_exp_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_8\ : out STD_LOGIC;
    \A_mantissa_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_9\ : out STD_LOGIC;
    \A_exp_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_10\ : out STD_LOGIC;
    \A_exp_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_11\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_12\ : out STD_LOGIC;
    \B_mantissa_reg[19]_0\ : out STD_LOGIC;
    \B_mantissa_reg[17]_0\ : out STD_LOGIC;
    \B_mantissa_reg[15]_0\ : out STD_LOGIC;
    \B_mantissa_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_13\ : out STD_LOGIC;
    \B_mantissa_reg[13]_0\ : out STD_LOGIC;
    \B_mantissa_reg[11]_0\ : out STD_LOGIC;
    \B_mantissa_reg[3]_0\ : out STD_LOGIC;
    \B_mantissa_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_14\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_15\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_16\ : out STD_LOGIC;
    \B_mantissa_reg[0]_1\ : out STD_LOGIC;
    \B_mantissa_reg[1]_0\ : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    A_sgn_reg_1 : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sum_sgn_reg_0 : in STD_LOGIC;
    start : in STD_LOGIC;
    A_sgn_reg_2 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    A_sgn_reg_3 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    B_sgn_reg_1 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    B_sgn_reg_2 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \A_mantissa_reg[20]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_mantissa_reg[9]_0\ : in STD_LOGIC;
    z_sign1 : in STD_LOGIC;
    \A_mantissa_reg[15]_0\ : in STD_LOGIC;
    \A_mantissa_reg[17]_0\ : in STD_LOGIC;
    \A_mantissa_reg[19]_0\ : in STD_LOGIC;
    \A_mantissa_reg[21]_0\ : in STD_LOGIC;
    \A_mantissa_reg[22]_0\ : in STD_LOGIC;
    \B_mantissa_reg[22]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \B_mantissa_reg[14]_0\ : in STD_LOGIC;
    z_sign1_50 : in STD_LOGIC;
    \B_mantissa_reg[20]_0\ : in STD_LOGIC;
    \B_mantissa_reg[21]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_exp_reg[7]_0\ : in STD_LOGIC;
    \A_exp_reg[6]_0\ : in STD_LOGIC;
    \A_exp_reg[5]_0\ : in STD_LOGIC;
    \A_exp_reg[4]_0\ : in STD_LOGIC;
    \A_exp_reg[3]_2\ : in STD_LOGIC;
    \A_exp_reg[2]_0\ : in STD_LOGIC;
    \A_exp_reg[1]_0\ : in STD_LOGIC;
    \A_exp_reg[0]_0\ : in STD_LOGIC;
    \B_exp_reg[7]_0\ : in STD_LOGIC;
    \B_exp_reg[6]_0\ : in STD_LOGIC;
    \B_exp_reg[5]_0\ : in STD_LOGIC;
    \B_exp_reg[4]_0\ : in STD_LOGIC;
    \B_exp_reg[3]_2\ : in STD_LOGIC;
    \B_exp_reg[2]_0\ : in STD_LOGIC;
    \B_exp_reg[1]_0\ : in STD_LOGIC;
    \B_exp_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_fp_equation_solver_0_1_fp_adder : entity is "fp_adder";
end design_1_fp_equation_solver_0_1_fp_adder;

architecture STRUCTURE of design_1_fp_equation_solver_0_1_fp_adder is
  signal \^a_exp0\ : STD_LOGIC;
  signal \A_exp[7]_i_1_n_0\ : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 9 );
  signal A_mantissa11_in : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_27_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_28_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_48_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_49_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_57_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_72_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_21_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_31_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_35_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_27_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_28_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_31_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_38_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_48_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_26_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_23_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_24_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_35_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_36_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_45_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_21_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_22_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_23_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_24_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_25_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_26_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_33_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_47_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_48_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \^a_sgn_reg_0\ : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_exp[7]_i_1_n_0\ : STD_LOGIC;
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 14 );
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_27_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_47_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_48_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_56_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_71_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_22_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_32_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_36_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_27_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_30_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_37_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_47_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_23__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_25_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_26_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_27_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_28_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_17_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_23_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_24_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_35_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_36_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_45_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_21_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_22_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_23_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_24_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_31_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_45_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_46_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_11_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_11_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_11_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \^b_sgn\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_34__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_26_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_26_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_26_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_28_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_37_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \Multiplier_AX/carry1135_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1141_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1147_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1150_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1156_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1159_out\ : STD_LOGIC;
  signal \Multiplier_AX/carry1165_out\ : STD_LOGIC;
  signal \Multiplier_AX/eqOp\ : STD_LOGIC;
  signal \Multiplier_AX/eqOp4282_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1019_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1024_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1029_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1034_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1039_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1044_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1049_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1054_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1064_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1241_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1246_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1261_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1266_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1271_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1276_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1281_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1291_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1478_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1483_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1488_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1493_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1498_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1503_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1508_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1518_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1715_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1720_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1725_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1730_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1735_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1745_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1937_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1942_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1957_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1962_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in1972_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2170_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2175_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2180_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2185_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2190_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2200_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2407_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2412_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2417_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2644_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in2654_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in341_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in346_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in356_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in361_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in366_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in371_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in543_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in548_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in568_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in573_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in578_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in583_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in588_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in593_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in598_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in603_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in780_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in785_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in790_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in795_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in800_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in805_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in810_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in815_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in820_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in825_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_0_in835_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1011_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1016_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1021_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1026_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1031_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1036_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1041_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1046_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1051_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1056_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1061_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1066_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1071_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in107_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in114_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in120_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in123_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1248_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1263_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1268_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in126_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1273_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1278_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1283_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1288_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1293_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1298_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in129_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1303_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in132_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in135_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in138_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in141_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1480_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1490_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1495_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1500_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1505_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1510_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1515_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1520_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1525_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1530_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1535_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1712_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1717_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1722_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1727_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1732_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1737_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1742_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1747_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1752_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1757_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1762_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1767_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1944_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1959_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1964_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1969_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1974_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1979_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1984_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1989_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1994_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in1999_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2177_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2187_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2192_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2197_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2202_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2207_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2212_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2217_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2222_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2227_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2232_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2409_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2414_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2419_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2424_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2429_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2434_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2439_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2444_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2449_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2454_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2459_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2464_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2641_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2646_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2651_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2656_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2661_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2666_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2671_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2676_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2681_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2686_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2691_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in2696_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in308_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in313_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in318_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in323_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in328_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in333_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in338_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in343_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in348_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in353_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in358_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in363_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in368_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in373_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in550_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in570_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in575_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in580_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in585_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in590_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in595_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in600_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in605_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in777_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in782_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in792_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in797_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in802_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in807_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in812_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in817_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in822_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in827_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in832_in\ : STD_LOGIC;
  signal \Multiplier_AX/p_1_in837_in\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent11\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent12421_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent13227_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent14\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent15417_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent16223_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent17\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent17607_out845_in\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent19219_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent20\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent21409_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent22215_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent22793_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent23\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent23599_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent24405_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent25789_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent26\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent27401_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent28207_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent29\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent29591_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent30397_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent30975_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent31203_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent31781_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent32\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent321165_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent32587_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent33393_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent33971_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent351161_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent3538_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent35583_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent36389_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent37195_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent37773_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent38\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent38579_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent39385_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent39963_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent401347_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent40191_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent40769_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent411153_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent41575_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent421537_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent42381_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent43108_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent431343_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent43187_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent43765_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent44571_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent451533_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent45377_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent45955_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent46761_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent471145_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent47567_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent48315_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent48373_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent48951_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent491335_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent49757_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent501719_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent50563_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent511525_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent51947_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent521909_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent52753_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent531137_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent531715_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent53547_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent53559_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent54943_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent551327_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent551905_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent55749_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent561133_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent571517_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent57939_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent58745_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent58779_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent591129_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent591707_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent602091_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent60935_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent611319_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent611897_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent621125_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent631013_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent631509_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent632087_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent632932_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent63931_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent641315_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent651121_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent651699_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent671311_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent671889_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent681117_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent681245_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent682273_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent691501_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent692079_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent701307_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent711691_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent712269_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent721497_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent731303_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent731477_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent731881_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent751493_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent752071_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent771683_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent772261_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent781489_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent781709_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent791873_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent801679_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent812063_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent831675_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent831941_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent832253_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent851865_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent872055_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent881861_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent882174_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent892245_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent932047_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent932406_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent952237_out\ : STD_LOGIC;
  signal \Multiplier_AX/sum_exponent982638_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1135_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1141_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1147_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1150_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1156_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1159_out\ : STD_LOGIC;
  signal \Multiplier_BY/carry1165_out\ : STD_LOGIC;
  signal \Multiplier_BY/eqOp\ : STD_LOGIC;
  signal \Multiplier_BY/eqOp4282_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1019_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1024_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1029_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1034_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1039_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1044_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1049_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1054_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1064_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1241_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1246_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1261_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1266_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1271_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1276_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1281_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1291_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1478_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1483_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1488_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1493_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1498_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1503_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1508_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1518_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1715_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1720_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1725_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1730_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1735_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1745_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1937_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1942_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1957_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1962_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in1972_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2170_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2175_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2180_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2185_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2190_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2200_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2407_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2412_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2417_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2644_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in2654_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in341_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in346_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in356_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in361_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in366_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in371_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in543_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in548_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in568_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in573_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in578_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in583_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in588_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in593_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in598_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in603_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in780_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in785_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in790_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in795_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in800_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in805_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in810_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in815_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in820_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in825_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_0_in835_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1011_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1016_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1021_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1026_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1031_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1036_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1041_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1046_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1051_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1056_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1061_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1066_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1071_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in107_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in114_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in120_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in123_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1248_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1263_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1268_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in126_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1273_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1278_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1283_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1288_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1293_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1298_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in129_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1303_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in132_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in135_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in138_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in141_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1480_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1490_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1495_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1500_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1505_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1510_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1515_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1520_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1525_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1530_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1535_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1712_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1717_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1722_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1727_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1732_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1737_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1742_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1747_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1752_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1757_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1762_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1767_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1944_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1959_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1964_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1969_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1974_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1979_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1984_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1989_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1994_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in1999_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2177_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2187_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2192_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2197_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2202_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2207_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2212_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2217_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2222_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2227_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2232_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2409_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2414_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2419_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2424_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2429_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2434_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2439_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2444_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2449_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2454_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2459_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2464_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2641_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2646_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2651_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2656_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2661_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2666_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2671_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2676_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2681_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2686_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2691_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in2696_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in308_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in313_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in318_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in323_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in328_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in333_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in338_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in343_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in348_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in353_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in358_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in363_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in368_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in373_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in550_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in570_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in575_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in580_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in585_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in590_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in595_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in600_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in605_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in777_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in782_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in792_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in797_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in802_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in807_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in812_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in817_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in822_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in827_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in832_in\ : STD_LOGIC;
  signal \Multiplier_BY/p_1_in837_in\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent11\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent12421_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent13227_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent14\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent15417_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent16223_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent17\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent17607_out845_in\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent19219_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent20\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent21409_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent22215_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent22793_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent23\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent23599_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent24405_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent25789_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent26\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent27401_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent28207_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent29\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent29591_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent30397_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent30975_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent31203_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent31781_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent32\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent321165_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent32587_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent33393_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent33971_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent351161_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent3538_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent35583_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent36389_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent37195_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent37773_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent38\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent38579_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent39385_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent39963_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent401347_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent40191_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent40769_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent411153_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent41575_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent421537_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent42381_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent43108_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent431343_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent43187_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent43765_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent44571_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent451533_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent45377_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent45955_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent46761_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent471145_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent47567_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent48315_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent48373_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent48951_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent491335_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent49757_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent501719_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent50563_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent511525_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent51947_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent521909_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent52753_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent531137_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent531715_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent53547_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent53559_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent54943_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent551327_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent551905_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent55749_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent561133_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent571517_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent57939_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent58745_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent58779_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent591129_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent591707_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent602091_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent60935_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent611319_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent611897_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent621125_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent631013_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent631509_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent632087_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent632932_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent63931_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent641315_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent651121_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent651699_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent671311_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent671889_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent681117_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent681245_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent682273_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent691501_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent692079_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent701307_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent711691_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent712269_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent721497_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent731303_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent731477_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent731881_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent751493_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent752071_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent771683_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent772261_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent781489_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent781709_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent791873_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent801679_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent812063_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent831675_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent831941_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent832253_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent851865_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent872055_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent881861_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent882174_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent892245_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent932047_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent932406_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent952237_out\ : STD_LOGIC;
  signal \Multiplier_BY/sum_exponent982638_out\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^add_done_1\ : STD_LOGIC;
  signal \^carry14281_out\ : STD_LOGIC;
  signal \^carry14281_out_37\ : STD_LOGIC;
  signal \^carry14284_out\ : STD_LOGIC;
  signal \^carry14284_out_49\ : STD_LOGIC;
  signal \carry1_reg_i_19__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_19_n_0 : STD_LOGIC;
  signal \carry1_reg_i_21__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_21_n_0 : STD_LOGIC;
  signal \carry1_reg_i_33__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_33_n_0 : STD_LOGIC;
  signal \carry1_reg_i_34__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_34_n_0 : STD_LOGIC;
  signal \carry1_reg_i_44__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_44_n_0 : STD_LOGIC;
  signal \carry1_reg_i_61__0_n_0\ : STD_LOGIC;
  signal carry1_reg_i_61_n_0 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_1_in1006_in\ : STD_LOGIC;
  signal \^p_1_in1006_in_2\ : STD_LOGIC;
  signal \^p_1_in1238_in\ : STD_LOGIC;
  signal \^p_1_in1238_in_20\ : STD_LOGIC;
  signal \^p_1_in144_in\ : STD_LOGIC;
  signal \^p_1_in144_in_13\ : STD_LOGIC;
  signal \^p_1_in1470_in\ : STD_LOGIC;
  signal \^p_1_in1470_in_21\ : STD_LOGIC;
  signal \^p_1_in1702_in\ : STD_LOGIC;
  signal \^p_1_in1702_in_42\ : STD_LOGIC;
  signal \^p_1_in1934_in\ : STD_LOGIC;
  signal \^p_1_in1934_in_38\ : STD_LOGIC;
  signal \^p_1_in2167_in\ : STD_LOGIC;
  signal \^p_1_in2167_in_40\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sum0 : STD_LOGIC;
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_6_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal \^sum_exponent134275_out\ : STD_LOGIC;
  signal \^sum_exponent134275_out_24\ : STD_LOGIC;
  signal \^sum_exponent194267_out\ : STD_LOGIC;
  signal \^sum_exponent194267_out_26\ : STD_LOGIC;
  signal \^sum_exponent2\ : STD_LOGIC;
  signal \^sum_exponent254259_out\ : STD_LOGIC;
  signal \^sum_exponent254259_out_30\ : STD_LOGIC;
  signal \^sum_exponent2_1\ : STD_LOGIC;
  signal \^sum_exponent7235_out\ : STD_LOGIC;
  signal \^sum_exponent7235_out_39\ : STD_LOGIC;
  signal \^sum_exponent8\ : STD_LOGIC;
  signal \^sum_exponent8_14\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa[0]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_13_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn_i_10_n_0 : STD_LOGIC;
  signal sum_sgn_i_11_n_0 : STD_LOGIC;
  signal sum_sgn_i_12_n_0 : STD_LOGIC;
  signal sum_sgn_i_13_n_0 : STD_LOGIC;
  signal sum_sgn_i_14_n_0 : STD_LOGIC;
  signal sum_sgn_i_15_n_0 : STD_LOGIC;
  signal sum_sgn_i_17_n_0 : STD_LOGIC;
  signal sum_sgn_i_18_n_0 : STD_LOGIC;
  signal sum_sgn_i_19_n_0 : STD_LOGIC;
  signal sum_sgn_i_20_n_0 : STD_LOGIC;
  signal sum_sgn_i_21_n_0 : STD_LOGIC;
  signal sum_sgn_i_22_n_0 : STD_LOGIC;
  signal sum_sgn_i_23_n_0 : STD_LOGIC;
  signal sum_sgn_i_24_n_0 : STD_LOGIC;
  signal sum_sgn_i_25_n_0 : STD_LOGIC;
  signal sum_sgn_i_26_n_0 : STD_LOGIC;
  signal sum_sgn_i_27_n_0 : STD_LOGIC;
  signal sum_sgn_i_28_n_0 : STD_LOGIC;
  signal sum_sgn_i_29_n_0 : STD_LOGIC;
  signal sum_sgn_i_30_n_0 : STD_LOGIC;
  signal sum_sgn_i_31_n_0 : STD_LOGIC;
  signal sum_sgn_i_32_n_0 : STD_LOGIC;
  signal sum_sgn_i_5_n_0 : STD_LOGIC;
  signal sum_sgn_i_6_n_0 : STD_LOGIC;
  signal sum_sgn_i_8_n_0 : STD_LOGIC;
  signal sum_sgn_i_9_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_3_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_3 : STD_LOGIC;
  signal \NLW_FSM_onehot_state_reg[2]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_onehot_state_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_onehot_state_reg[2]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_exp_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_exp_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa_reg[24]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_sgn_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_sgn_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_exp[0]_i_11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A_exp[0]_i_12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A_exp[0]_i_13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \A_exp[0]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \A_exp[3]_i_7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \A_exp[4]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \A_exp[7]_i_7\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_8\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_13\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_8\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_13\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_18\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_19\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_21\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_22\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_24\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_29\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_30\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_31\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_33\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_37\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_44\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_45\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_46\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_47\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_50\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_51\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_53\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_54\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_55\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_56\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_5__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_60\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_64\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_66\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_69\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_70\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_71\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_74\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_76\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_16\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_17\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_19\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_20\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_24\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_25\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_30\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_32\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_33\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_34\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_37\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_39\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_42\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_43\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_5__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_12\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_9\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_13\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_14\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_14\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_15\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_17\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_21\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_22\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_24\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_25\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_26\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_27\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_28\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_29\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_30\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_34\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_37\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_39\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_40\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_42\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_44\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_45\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_46\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_49\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_4__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_50\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_51\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_8\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_11\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_13\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_4__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_8\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_4__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_11\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_4__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_10\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_12\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_14\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_8\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_13\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_17\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_19\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_24\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_26\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_7__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_15\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_19\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_20\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_21\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_22\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_24\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_9\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_11\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_15\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_18\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_20\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_21\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_22\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_26\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_27\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_28\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_30\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_31\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_35\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_40\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_41\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_42\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_46\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_47\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_49\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_52\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_9\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_6\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_12\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_8\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_10\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_15\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_21\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_22\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_26\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_30\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_34\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_38\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_39\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_40\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_42\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_43\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_44\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_45\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_46\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_49\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_50\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_53\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_55\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_56\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_58\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_10\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_11\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_14\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_16\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_18\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_20\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_21\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_22\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_23\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_24\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_25\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_27\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_31\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_34\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_35\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_36\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_39\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_40\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_41\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_7__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \B_exp[0]_i_11\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_exp[0]_i_12\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_exp[0]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \B_exp[0]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \B_exp[3]_i_7\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \B_exp[4]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_exp[7]_i_6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_mantissa[0]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \B_mantissa[0]_i_7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_10\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_9\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_8\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_9\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_13\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_16\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_21\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_22\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_24\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_28\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_29\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_30\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_32\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_36\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_43\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_44\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_45\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_46\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_49\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_50\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_52\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_53\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_54\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_55\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_59\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_5__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_63\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_65\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_68\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_69\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_70\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_73\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_75\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_12\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_17\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_18\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_20\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_21\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_25\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_26\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_31\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_33\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_34\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_35\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_38\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_40\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_43\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_44\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_9__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_14\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_14\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_15\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_17\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_19\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_21\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_22\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_24\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_25\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_26\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_27\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_28\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_29\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_33\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_36\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_38\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_39\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_41\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_43\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_44\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_45\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_48\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_49\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_4__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_50\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_8\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_9\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_13\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_6\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_5__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_7__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_4__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_7\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_11\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_4__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_13\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_14\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_15__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_20\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_25\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_26\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_28\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_7\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_8\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_13\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_15\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_19\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_20\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_21\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_22\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_24\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_7\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_11\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_15\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_18\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_20\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_21\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_22\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_26\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_27\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_28\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_30\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_31\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_35\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_40\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_41\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_42\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_46\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_47\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_49\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_52\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_9\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_8\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_12\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_11\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_13\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_15\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_21\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_28\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_32\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_36\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_37\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_38\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_40\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_41\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_42\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_43\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_44\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_47\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_48\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_51\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_53\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_54\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_56\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_11\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_14\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_16\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_18\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_20\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_21\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_22\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_23\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_24\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_25\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_27\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_31\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_34\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_35\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_36\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_39\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_40\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_41\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_35\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_36\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_43\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_44\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_4__0\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute SOFT_HLUTNM of carry1_reg_i_101 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \carry1_reg_i_101__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of carry1_reg_i_104 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \carry1_reg_i_104__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of carry1_reg_i_107 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \carry1_reg_i_107__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of carry1_reg_i_108 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \carry1_reg_i_108__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of carry1_reg_i_109 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \carry1_reg_i_109__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of carry1_reg_i_11 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of carry1_reg_i_111 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \carry1_reg_i_111__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of carry1_reg_i_115 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \carry1_reg_i_115__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of carry1_reg_i_118 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \carry1_reg_i_118__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \carry1_reg_i_11__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of carry1_reg_i_121 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \carry1_reg_i_121__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of carry1_reg_i_124 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \carry1_reg_i_124__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of carry1_reg_i_126 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \carry1_reg_i_126__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of carry1_reg_i_14 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \carry1_reg_i_14__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of carry1_reg_i_15 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \carry1_reg_i_15__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of carry1_reg_i_18 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \carry1_reg_i_18__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of carry1_reg_i_19 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \carry1_reg_i_19__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of carry1_reg_i_21 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \carry1_reg_i_21__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of carry1_reg_i_23 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \carry1_reg_i_23__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of carry1_reg_i_26 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \carry1_reg_i_26__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of carry1_reg_i_27 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \carry1_reg_i_27__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of carry1_reg_i_29 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \carry1_reg_i_29__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of carry1_reg_i_32 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \carry1_reg_i_32__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of carry1_reg_i_33 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \carry1_reg_i_33__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of carry1_reg_i_34 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \carry1_reg_i_34__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of carry1_reg_i_35 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \carry1_reg_i_35__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of carry1_reg_i_37 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \carry1_reg_i_37__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of carry1_reg_i_38 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \carry1_reg_i_38__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of carry1_reg_i_40 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \carry1_reg_i_40__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of carry1_reg_i_43 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \carry1_reg_i_43__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of carry1_reg_i_46 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \carry1_reg_i_46__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of carry1_reg_i_48 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \carry1_reg_i_48__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of carry1_reg_i_49 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \carry1_reg_i_49__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of carry1_reg_i_5 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of carry1_reg_i_50 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \carry1_reg_i_50__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of carry1_reg_i_51 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \carry1_reg_i_51__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of carry1_reg_i_55 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \carry1_reg_i_55__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of carry1_reg_i_57 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \carry1_reg_i_57__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of carry1_reg_i_58 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \carry1_reg_i_58__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of carry1_reg_i_59 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \carry1_reg_i_59__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \carry1_reg_i_5__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of carry1_reg_i_6 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of carry1_reg_i_60 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \carry1_reg_i_60__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of carry1_reg_i_63 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \carry1_reg_i_63__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of carry1_reg_i_64 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \carry1_reg_i_64__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of carry1_reg_i_65 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \carry1_reg_i_65__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of carry1_reg_i_67 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \carry1_reg_i_67__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of carry1_reg_i_69 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \carry1_reg_i_69__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \carry1_reg_i_6__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of carry1_reg_i_71 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \carry1_reg_i_71__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of carry1_reg_i_73 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \carry1_reg_i_73__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of carry1_reg_i_74 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \carry1_reg_i_74__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of carry1_reg_i_75 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \carry1_reg_i_75__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of carry1_reg_i_77 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \carry1_reg_i_77__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of carry1_reg_i_78 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \carry1_reg_i_78__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of carry1_reg_i_79 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \carry1_reg_i_79__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of carry1_reg_i_8 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of carry1_reg_i_81 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \carry1_reg_i_81__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of carry1_reg_i_83 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \carry1_reg_i_83__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of carry1_reg_i_85 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \carry1_reg_i_85__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of carry1_reg_i_88 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \carry1_reg_i_88__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \carry1_reg_i_8__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of carry1_reg_i_91 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \carry1_reg_i_91__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of carry1_reg_i_94 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \carry1_reg_i_94__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of carry1_reg_i_95 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \carry1_reg_i_95__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of carry1_reg_i_97 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \carry1_reg_i_97__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of carry1_reg_i_99 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \carry1_reg_i_99__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sum_exp[7]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sum_exp[7]_i_5\ : label is "soft_lutpair85";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sum_mantissa[0]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sum_mantissa[10]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum_mantissa[11]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_mantissa[12]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_mantissa[13]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_mantissa[14]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_mantissa[15]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_mantissa[16]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sum_mantissa[17]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_mantissa[18]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sum_mantissa[19]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sum_mantissa[20]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sum_mantissa[21]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sum_mantissa[22]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sum_mantissa[2]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum_mantissa[3]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum_mantissa[4]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum_mantissa[5]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum_mantissa[6]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum_mantissa[7]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sum_mantissa[8]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum_mantissa[9]_i_2\ : label is "soft_lutpair93";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[24]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[24]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_4 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_7 : label is 11;
begin
  A_exp0 <= \^a_exp0\;
  A_sgn_reg_0 <= \^a_sgn_reg_0\;
  B_sgn <= \^b_sgn\;
  D(0) <= \^d\(0);
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  add_done_1 <= \^add_done_1\;
  carry14281_out <= \^carry14281_out\;
  carry14281_out_37 <= \^carry14281_out_37\;
  carry14284_out <= \^carry14284_out\;
  carry14284_out_49 <= \^carry14284_out_49\;
  p_1_in1006_in <= \^p_1_in1006_in\;
  p_1_in1006_in_2 <= \^p_1_in1006_in_2\;
  p_1_in1238_in <= \^p_1_in1238_in\;
  p_1_in1238_in_20 <= \^p_1_in1238_in_20\;
  p_1_in144_in <= \^p_1_in144_in\;
  p_1_in144_in_13 <= \^p_1_in144_in_13\;
  p_1_in1470_in <= \^p_1_in1470_in\;
  p_1_in1470_in_21 <= \^p_1_in1470_in_21\;
  p_1_in1702_in <= \^p_1_in1702_in\;
  p_1_in1702_in_42 <= \^p_1_in1702_in_42\;
  p_1_in1934_in <= \^p_1_in1934_in\;
  p_1_in1934_in_38 <= \^p_1_in1934_in_38\;
  p_1_in2167_in <= \^p_1_in2167_in\;
  p_1_in2167_in_40 <= \^p_1_in2167_in_40\;
  sum_exponent134275_out <= \^sum_exponent134275_out\;
  sum_exponent134275_out_24 <= \^sum_exponent134275_out_24\;
  sum_exponent194267_out <= \^sum_exponent194267_out\;
  sum_exponent194267_out_26 <= \^sum_exponent194267_out_26\;
  sum_exponent2 <= \^sum_exponent2\;
  sum_exponent254259_out <= \^sum_exponent254259_out\;
  sum_exponent254259_out_30 <= \^sum_exponent254259_out_30\;
  sum_exponent2_1 <= \^sum_exponent2_1\;
  sum_exponent7235_out <= \^sum_exponent7235_out\;
  sum_exponent7235_out_39 <= \^sum_exponent7235_out_39\;
  sum_exponent8 <= \^sum_exponent8\;
  sum_exponent8_14 <= \^sum_exponent8_14\;
\A_exp[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_2(12),
      I2 => A_sgn_reg_3(12),
      I3 => \Multiplier_AX/p_1_in373_in\,
      I4 => \Multiplier_AX/sum_exponent13227_out\,
      I5 => \Multiplier_AX/sum_exponent11\,
      O => \Multiplier_AX/carry1165_out\
    );
\A_exp[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent12421_out\,
      I1 => \Multiplier_AX/p_1_in373_in\,
      I2 => \Multiplier_AX/sum_exponent13227_out\,
      I3 => A_sgn_reg_2(12),
      I4 => A_sgn_reg_3(12),
      O => \^p_1_in144_in\
    );
\A_exp[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEC8C888"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent12421_out\,
      I1 => A_sgn_reg_3(12),
      I2 => A_sgn_reg_2(12),
      I3 => \Multiplier_AX/sum_exponent13227_out\,
      I4 => \Multiplier_AX/p_1_in373_in\,
      O => \^sum_exponent7235_out\
    );
\A_exp[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in138_in\,
      I1 => \Multiplier_AX/sum_exponent14\,
      I2 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent11\
    );
\A_exp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880E007E0070778"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in373_in\,
      I1 => \Multiplier_AX/sum_exponent13227_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(12),
      I4 => \^sum_exponent8\,
      I5 => \Multiplier_AX/sum_exponent12421_out\,
      O => p_1_in5570_in
    );
\A_exp[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in138_in\,
      I2 => \Multiplier_AX/sum_exponent14\,
      I3 => \Multiplier_AX/carry1165_out\,
      I4 => \^sum_exponent2\,
      O => p_1_in5525_in
    );
\A_exp[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \^p_1_in144_in\,
      I2 => \^sum_exponent8\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/carry1165_out\,
      O => p_1_in5522_in
    );
\A_exp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535FACA06CA06CA0"
    )
        port map (
      I0 => A_sgn_reg_3(2),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_2(0),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(0),
      O => p_1_in2399_in
    );
\A_exp[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEAAAA8888000"
    )
        port map (
      I0 => A_sgn_reg_2(15),
      I1 => A_sgn_reg_3(14),
      I2 => A_sgn_reg_2(13),
      I3 => A_sgn_reg_3(13),
      I4 => A_sgn_reg_2(14),
      I5 => A_sgn_reg_3(15),
      O => \^sum_exponent254259_out\
    );
\A_exp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_sgn_reg_3(13),
      I1 => A_sgn_reg_2(13),
      O => sum_exponent10
    );
\A_exp[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => A_sgn_reg_3(14),
      I1 => A_sgn_reg_2(14),
      I2 => A_sgn_reg_2(13),
      I3 => A_sgn_reg_3(13),
      O => sum_exponent103407_out
    );
\A_exp[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996969696666666"
    )
        port map (
      I0 => A_sgn_reg_3(15),
      I1 => A_sgn_reg_2(15),
      I2 => A_sgn_reg_2(14),
      I3 => A_sgn_reg_3(13),
      I4 => A_sgn_reg_2(13),
      I5 => A_sgn_reg_3(14),
      O => sum_exponent103410_out
    );
\A_exp[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => A_sgn_reg_3(17),
      I1 => A_sgn_reg_2(17),
      I2 => A_sgn_reg_2(16),
      I3 => \^sum_exponent254259_out\,
      I4 => A_sgn_reg_3(16),
      O => sum_exponent103416_out
    );
\A_exp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^carry14284_out\,
      I1 => reset,
      I2 => start,
      I3 => \^q\(0),
      O => \A_exp[7]_i_1_n_0\
    );
\A_exp[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => start,
      I2 => reset,
      O => \^a_exp0\
    );
\A_exp[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A_sgn_reg_3(18),
      I1 => A_sgn_reg_2(18),
      I2 => \^sum_exponent194267_out\,
      O => sum_exponent103419_out
    );
\A_exp_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[0]_0\,
      Q => \A_exp__0\(0),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[1]_0\,
      Q => \A_exp__0\(1),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[2]_0\,
      Q => \A_exp__0\(2),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[3]_2\,
      Q => \A_exp__0\(3),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[4]_0\,
      Q => \A_exp__0\(4),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[5]_0\,
      Q => \A_exp__0\(5),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[6]_0\,
      Q => \A_exp__0\(6),
      S => \A_exp[7]_i_1_n_0\
    );
\A_exp_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \A_exp_reg[7]_0\,
      Q => \A_exp__0\(7),
      S => \A_exp[7]_i_1_n_0\
    );
\A_mantissa[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D288D88878887888"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(3),
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_1_in2641_in\
    );
\A_mantissa[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_23_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_24_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[4]_i_36_n_0\,
      I5 => \A_mantissa[0]_i_12_n_0\,
      O => \A_mantissa[0]_i_11_n_0\
    );
\A_mantissa[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_12_n_0\
    );
\A_mantissa[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E200E200E2"
    )
        port map (
      I0 => \A_mantissa[0]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_6_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[0]_i_7__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa_reg[0]_1\
    );
\A_mantissa[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/sum_exponent982638_out\,
      I3 => \Multiplier_AX/p_1_in2641_in\,
      I4 => A_sgn_reg_3(2),
      I5 => A_sgn_reg_2(1),
      O => \^p_1_in2167_in\
    );
\A_mantissa[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[0]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[1]_i_5__0_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[0]_i_6_n_0\
    );
\A_mantissa[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[0]_i_7__0_n_0\
    );
\A_mantissa[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => A_sgn_reg_2(18),
      I1 => \^sum_exponent194267_out\,
      I2 => A_sgn_reg_3(18),
      O => sum_exponent164271_out
    );
\A_mantissa[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088000000000000"
    )
        port map (
      I0 => A_sgn_reg_3(1),
      I1 => A_sgn_reg_2(1),
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(0),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/sum_exponent982638_out\
    );
\A_mantissa[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_10_n_0\
    );
\A_mantissa[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[10]_i_4_n_0\,
      I1 => \A_mantissa[10]_i_5__0_n_0\,
      I2 => \A_mantissa[10]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[10]\,
      I5 => \A_mantissa[10]_i_7__0_n_0\,
      O => \FSM_onehot_state_reg[1]_3\
    );
\A_mantissa[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[12]_i_8_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_8_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[11]_i_8_n_0\,
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[10]_i_4_n_0\
    );
\A_mantissa[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[10]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_9_n_0\,
      I4 => \A_mantissa[11]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[10]_i_5__0_n_0\
    );
\A_mantissa[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004444400044444"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(0),
      O => \A_mantissa[10]_i_6_n_0\
    );
\A_mantissa[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555150055555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => A_mantissa60(4),
      I2 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_36_n_0\,
      I4 => \A_mantissa[11]_i_11_n_0\,
      I5 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[10]_i_7__0_n_0\
    );
\A_mantissa[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_10_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_8_n_0\
    );
\A_mantissa[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(3),
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[10]_i_9_n_0\
    );
\A_mantissa[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5557"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[11]_i_10_n_0\
    );
\A_mantissa[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA85F7F"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[11]_i_11_n_0\
    );
\A_mantissa[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[11]_i_13_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[11]_i_12_n_0\
    );
\A_mantissa[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[11]_i_13_n_0\
    );
\A_mantissa[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[11]_i_4__0_n_0\,
      I1 => \A_mantissa[11]_i_5_n_0\,
      I2 => \A_mantissa[11]_i_6_n_0\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      I4 => \A_mantissa[11]_i_7__0_n_0\,
      O => \A_mantissa_reg[11]_0\
    );
\A_mantissa[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_13_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[12]_i_8_n_0\,
      I3 => \A_mantissa[11]_i_8_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[11]_i_4__0_n_0\
    );
\A_mantissa[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[12]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_14_n_0\,
      I4 => \A_mantissa[11]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[11]_i_5_n_0\
    );
\A_mantissa[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F8F0F8F0F8F8F8F"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => A_mantissa60(4),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(1),
      O => \A_mantissa[11]_i_6_n_0\
    );
\A_mantissa[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455040055555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \A_mantissa[11]_i_10_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[11]_i_11_n_0\,
      I5 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[11]_i_7__0_n_0\
    );
\A_mantissa[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[13]_i_27_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_12_n_0\,
      O => \A_mantissa[11]_i_8_n_0\
    );
\A_mantissa[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[8]_i_24_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_28_n_0\,
      O => \A_mantissa[11]_i_9_n_0\
    );
\A_mantissa[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[12]_i_10_n_0\
    );
\A_mantissa[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[12]_i_4__0_n_0\,
      I1 => \A_mantissa[12]_i_5__0_n_0\,
      I2 => \A_mantissa[12]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[12]\,
      I5 => \A_mantissa[12]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_6\
    );
\A_mantissa[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_13_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[12]_i_8_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[13]_i_18_n_0\,
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[12]_i_4__0_n_0\
    );
\A_mantissa[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[12]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_14_n_0\,
      I4 => \A_mantissa[13]_i_19_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[12]_i_5__0_n_0\
    );
\A_mantissa[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115404011154000"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_6_n_0\
    );
\A_mantissa[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_35_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[23]_i_11_n_0\,
      I4 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[12]_i_7_n_0\
    );
\A_mantissa[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[12]_i_10_n_0\,
      O => \A_mantissa[12]_i_8_n_0\
    );
\A_mantissa[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \FSM_onehot_state[2]_i_35_n_0\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \FSM_onehot_state[2]_i_34__0_n_0\,
      O => \A_mantissa[12]_i_9_n_0\
    );
\A_mantissa[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[14]_i_14_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_11_n_0\,
      I4 => \A_mantissa[13]_i_19_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[13]_i_10_n_0\
    );
\A_mantissa[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000662AFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[13]_i_11_n_0\
    );
\A_mantissa[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[23]_i_6_n_0\,
      O => \A_mantissa[13]_i_12_n_0\
    );
\A_mantissa[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in328_in\,
      I3 => \Multiplier_AX/sum_exponent40191_out\,
      O => \Multiplier_AX/p_1_in114_in\
    );
\A_mantissa[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent43187_out\,
      I1 => \Multiplier_AX/p_1_in323_in\,
      I2 => A_sgn_reg_3(12),
      I3 => A_sgn_reg_2(2),
      I4 => \Multiplier_AX/sum_exponent43108_out\,
      I5 => A_sgn_reg_2(1),
      O => \Multiplier_AX/sum_exponent38\
    );
\A_mantissa[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in333_in\,
      I3 => \Multiplier_AX/sum_exponent37195_out\,
      I4 => A_sgn_reg_2(3),
      I5 => \Multiplier_AX/sum_exponent3538_out\,
      O => \Multiplier_AX/carry1141_out\
    );
\A_mantissa[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in318_in\,
      I3 => \Multiplier_AX/sum_exponent48315_out\,
      O => \Multiplier_AX/p_1_in107_in\
    );
\A_mantissa[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in323_in\,
      I3 => \Multiplier_AX/sum_exponent43187_out\,
      I4 => A_sgn_reg_2(1),
      I5 => \Multiplier_AX/sum_exponent43108_out\,
      O => \Multiplier_AX/carry1135_out\
    );
\A_mantissa[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[13]_i_27_n_0\,
      O => \A_mantissa[13]_i_18_n_0\
    );
\A_mantissa[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[13]_i_28_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_11_n_0\,
      O => \A_mantissa[13]_i_19_n_0\
    );
\A_mantissa[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_0_in800_in\,
      I3 => \Multiplier_AX/p_1_in802_in\,
      I4 => \Multiplier_AX/sum_exponent44571_out\,
      I5 => \Multiplier_AX/sum_exponent42381_out\,
      O => \Multiplier_AX/p_1_in328_in\
    );
\A_mantissa[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in323_in\,
      I1 => \Multiplier_AX/sum_exponent43187_out\,
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent40191_out\
    );
\A_mantissa[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in318_in\,
      I1 => \Multiplier_AX/sum_exponent48315_out\,
      I2 => A_sgn_reg_2(1),
      I3 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent43187_out\
    );
\A_mantissa[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_0_in795_in\,
      I3 => \Multiplier_AX/p_1_in797_in\,
      I4 => \Multiplier_AX/sum_exponent47567_out\,
      I5 => \Multiplier_AX/sum_exponent45377_out\,
      O => \Multiplier_AX/p_1_in323_in\
    );
\A_mantissa[13]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96660000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent48315_out\,
      I1 => \Multiplier_AX/p_1_in318_in\,
      I2 => A_sgn_reg_3(12),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      O => \Multiplier_AX/sum_exponent43108_out\
    );
\A_mantissa[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_0_in790_in\,
      I3 => \Multiplier_AX/p_1_in792_in\,
      I4 => \Multiplier_AX/sum_exponent50563_out\,
      I5 => \Multiplier_AX/sum_exponent48373_out\,
      O => \Multiplier_AX/p_1_in318_in\
    );
\A_mantissa[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent53547_out\,
      I1 => \Multiplier_AX/p_1_in550_in\,
      I2 => A_sgn_reg_3(11),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent48315_out\
    );
\A_mantissa[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[21]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[13]_i_27_n_0\
    );
\A_mantissa[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => \FSM_onehot_state[2]_i_35_n_0\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \FSM_onehot_state[2]_i_34__0_n_0\,
      O => \A_mantissa[13]_i_28_n_0\
    );
\A_mantissa[13]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in800_in\
    );
\A_mantissa[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[13]_i_9_n_0\,
      I1 => \A_mantissa[13]_i_10_n_0\,
      I2 => \A_mantissa[13]_i_11_n_0\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => \A_mantissa[13]_i_12_n_0\,
      O => \A_mantissa_reg[13]_0\
    );
\A_mantissa[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1041_in\,
      I3 => \Multiplier_AX/sum_exponent46761_out\,
      O => \Multiplier_AX/p_1_in802_in\
    );
\A_mantissa[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in797_in\,
      I1 => \Multiplier_AX/sum_exponent47567_out\,
      I2 => A_sgn_reg_2(4),
      I3 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent44571_out\
    );
\A_mantissa[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent47567_out\,
      I1 => \Multiplier_AX/p_1_in797_in\,
      I2 => \Multiplier_AX/p_0_in795_in\,
      I3 => \Multiplier_AX/sum_exponent45377_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent42381_out\
    );
\A_mantissa[13]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in795_in\
    );
\A_mantissa[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in1036_in\,
      I2 => \Multiplier_AX/p_1_in1031_in\,
      I3 => \Multiplier_AX/sum_exponent52753_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(9),
      O => \Multiplier_AX/p_1_in797_in\
    );
\A_mantissa[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent52753_out\,
      I1 => \Multiplier_AX/p_1_in1031_in\,
      I2 => \Multiplier_AX/p_0_in1029_in\,
      I3 => \Multiplier_AX/sum_exponent50563_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent47567_out\
    );
\A_mantissa[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent50563_out\,
      I1 => \Multiplier_AX/p_1_in792_in\,
      I2 => \Multiplier_AX/p_0_in790_in\,
      I3 => \Multiplier_AX/sum_exponent48373_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent45377_out\
    );
\A_mantissa[13]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in790_in\
    );
\A_mantissa[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1029_in\,
      I1 => \Multiplier_AX/p_0_in1266_in\,
      I2 => \A_mantissa[13]_i_48_n_0\,
      I3 => \Multiplier_AX/p_1_in1026_in\,
      I4 => \Multiplier_AX/sum_exponent55749_out\,
      I5 => \Multiplier_AX/p_0_in1024_in\,
      O => \Multiplier_AX/p_1_in792_in\
    );
\A_mantissa[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent55749_out\,
      I1 => \Multiplier_AX/p_1_in1026_in\,
      I2 => \Multiplier_AX/p_0_in1024_in\,
      I3 => \Multiplier_AX/sum_exponent53559_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent50563_out\
    );
\A_mantissa[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent53559_out\,
      I1 => \A_mantissa[13]_i_49_n_0\,
      I2 => \Multiplier_AX/p_0_in1024_in\,
      I3 => \Multiplier_AX/p_0_in785_in\,
      I4 => \Multiplier_AX/sum_exponent53547_out\,
      I5 => \Multiplier_AX/p_0_in548_in\,
      O => \Multiplier_AX/sum_exponent48373_out\
    );
\A_mantissa[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in1278_in\,
      I2 => \Multiplier_AX/p_1_in1273_in\,
      I3 => \Multiplier_AX/sum_exponent51947_out\,
      I4 => A_sgn_reg_2(6),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/p_1_in1041_in\
    );
\A_mantissa[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1036_in\,
      I1 => A_sgn_reg_3(9),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent52753_out\,
      I4 => \Multiplier_AX/p_1_in1031_in\,
      I5 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent46761_out\
    );
\A_mantissa[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1271_in\,
      I1 => \Multiplier_AX/p_0_in1508_in\,
      I2 => \A_mantissa[13]_i_57_n_0\,
      I3 => \Multiplier_AX/p_1_in1268_in\,
      I4 => \Multiplier_AX/sum_exponent54943_out\,
      I5 => \Multiplier_AX/p_0_in1266_in\,
      O => \Multiplier_AX/p_1_in1036_in\
    );
\A_mantissa[13]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_1_in1268_in\,
      I3 => \Multiplier_AX/sum_exponent54943_out\,
      O => \Multiplier_AX/p_1_in1031_in\
    );
\A_mantissa[13]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1026_in\,
      I1 => \Multiplier_AX/sum_exponent55749_out\,
      I2 => A_sgn_reg_2(3),
      I3 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent52753_out\
    );
\A_mantissa[13]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in1029_in\
    );
\A_mantissa[13]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in1266_in\
    );
\A_mantissa[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1261_in\,
      I1 => \Multiplier_AX/sum_exponent57939_out\,
      I2 => \Multiplier_AX/p_1_in1263_in\,
      I3 => \Multiplier_AX/sum_exponent561133_out\,
      I4 => \Multiplier_AX/p_1_in1505_in\,
      I5 => \Multiplier_AX/p_0_in1503_in\,
      O => \A_mantissa[13]_i_48_n_0\
    );
\A_mantissa[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1019_in\,
      I1 => \Multiplier_AX/sum_exponent58745_out\,
      I2 => \Multiplier_AX/p_1_in1021_in\,
      I3 => \Multiplier_AX/sum_exponent57939_out\,
      I4 => \Multiplier_AX/p_1_in1263_in\,
      I5 => \Multiplier_AX/p_0_in1261_in\,
      O => \A_mantissa[13]_i_49_n_0\
    );
\A_mantissa[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => \Multiplier_AX/p_1_in114_in\,
      I2 => \Multiplier_AX/sum_exponent38\,
      I3 => \Multiplier_AX/carry1141_out\,
      I4 => \^sum_exponent2\,
      O => p_1_in5545_in
    );
\A_mantissa[13]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in785_in\
    );
\A_mantissa[13]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in548_in\
    );
\A_mantissa[13]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in1515_in\,
      I2 => \Multiplier_AX/p_1_in1510_in\,
      I3 => \Multiplier_AX/sum_exponent531137_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/p_1_in1278_in\
    );
\A_mantissa[13]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(7),
      I2 => \Multiplier_AX/p_1_in1510_in\,
      I3 => \Multiplier_AX/sum_exponent531137_out\,
      O => \Multiplier_AX/p_1_in1273_in\
    );
\A_mantissa[13]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1268_in\,
      I1 => \Multiplier_AX/sum_exponent54943_out\,
      I2 => A_sgn_reg_2(5),
      I3 => A_sgn_reg_3(8),
      O => \Multiplier_AX/sum_exponent51947_out\
    );
\A_mantissa[13]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in1271_in\
    );
\A_mantissa[13]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in1508_in\
    );
\A_mantissa[13]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1503_in\,
      I1 => \Multiplier_AX/sum_exponent561133_out\,
      I2 => \Multiplier_AX/p_1_in1505_in\,
      I3 => \Multiplier_AX/sum_exponent551327_out\,
      I4 => \Multiplier_AX/p_1_in1747_in\,
      I5 => \Multiplier_AX/p_0_in1745_in\,
      O => \A_mantissa[13]_i_57_n_0\
    );
\A_mantissa[13]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => \Multiplier_AX/p_1_in1505_in\,
      I2 => \Multiplier_AX/p_1_in1500_in\,
      I3 => \Multiplier_AX/sum_exponent591129_out\,
      I4 => A_sgn_reg_2(5),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/p_1_in1268_in\
    );
\A_mantissa[13]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent591129_out\,
      I1 => \Multiplier_AX/p_1_in1500_in\,
      I2 => \Multiplier_AX/p_0_in1498_in\,
      I3 => \Multiplier_AX/sum_exponent57939_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/sum_exponent54943_out\
    );
\A_mantissa[13]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => \Multiplier_AX/p_1_in107_in\,
      I2 => \Multiplier_AX/carry1135_out\,
      I3 => \^sum_exponent2\,
      O => p_1_in5549_in
    );
\A_mantissa[13]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in1261_in\
    );
\A_mantissa[13]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1498_in\,
      I1 => \Multiplier_AX/p_0_in1735_in\,
      I2 => \A_mantissa[13]_i_72_n_0\,
      I3 => \Multiplier_AX/p_1_in1495_in\,
      I4 => \Multiplier_AX/sum_exponent621125_out\,
      I5 => \Multiplier_AX/p_0_in1493_in\,
      O => \Multiplier_AX/p_1_in1263_in\
    );
\A_mantissa[13]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[13]_i_72_n_0\,
      I1 => \Multiplier_AX/p_0_in1735_in\,
      I2 => \Multiplier_AX/p_0_in1493_in\,
      I3 => \Multiplier_AX/sum_exponent621125_out\,
      I4 => \Multiplier_AX/p_1_in1495_in\,
      I5 => \Multiplier_AX/p_0_in1498_in\,
      O => \Multiplier_AX/sum_exponent561133_out\
    );
\A_mantissa[13]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in1742_in\,
      I2 => \Multiplier_AX/p_1_in1737_in\,
      I3 => \Multiplier_AX/sum_exponent611319_out\,
      I4 => A_sgn_reg_2(6),
      I5 => A_sgn_reg_3(6),
      O => \Multiplier_AX/p_1_in1505_in\
    );
\A_mantissa[13]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in1503_in\
    );
\A_mantissa[13]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => \Multiplier_AX/p_1_in1752_in\,
      I2 => \Multiplier_AX/p_1_in1747_in\,
      I3 => \Multiplier_AX/sum_exponent551327_out\,
      I4 => A_sgn_reg_2(8),
      I5 => A_sgn_reg_3(6),
      O => \Multiplier_AX/p_1_in1515_in\
    );
\A_mantissa[13]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1747_in\,
      I3 => \Multiplier_AX/sum_exponent551327_out\,
      O => \Multiplier_AX/p_1_in1510_in\
    );
\A_mantissa[13]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1505_in\,
      I1 => A_sgn_reg_3(7),
      I2 => A_sgn_reg_2(5),
      I3 => \Multiplier_AX/sum_exponent591129_out\,
      I4 => \Multiplier_AX/p_1_in1500_in\,
      I5 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent531137_out\
    );
\A_mantissa[13]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1742_in\,
      I1 => A_sgn_reg_3(6),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent611319_out\,
      I4 => \Multiplier_AX/p_1_in1737_in\,
      I5 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent551327_out\
    );
\A_mantissa[13]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1984_in\,
      I3 => \Multiplier_AX/sum_exponent571517_out\,
      O => \Multiplier_AX/p_1_in1747_in\
    );
\A_mantissa[13]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(8),
      O => \Multiplier_AX/p_0_in1745_in\
    );
\A_mantissa[13]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in1735_in\
    );
\A_mantissa[13]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1730_in\,
      I1 => \Multiplier_AX/sum_exponent641315_out\,
      I2 => \Multiplier_AX/p_1_in1732_in\,
      I3 => \Multiplier_AX/sum_exponent631509_out\,
      I4 => \Multiplier_AX/p_1_in1974_in\,
      I5 => \Multiplier_AX/p_0_in1972_in\,
      O => \A_mantissa[13]_i_72_n_0\
    );
\A_mantissa[13]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in1979_in\,
      I2 => \Multiplier_AX/p_1_in1974_in\,
      I3 => \Multiplier_AX/sum_exponent631509_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/p_1_in1742_in\
    );
\A_mantissa[13]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in1730_in\
    );
\A_mantissa[13]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[8]_i_47_n_0\,
      I1 => \Multiplier_AX/p_0_in1962_in\,
      I2 => \Multiplier_AX/p_0_in1720_in\,
      I3 => \Multiplier_AX/sum_exponent701307_out\,
      I4 => \Multiplier_AX/p_1_in1722_in\,
      I5 => \Multiplier_AX/p_0_in1725_in\,
      O => \Multiplier_AX/sum_exponent641315_out\
    );
\A_mantissa[13]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(5),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in1972_in\
    );
\A_mantissa[13]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => \Multiplier_AX/p_1_in2217_in\,
      I2 => \Multiplier_AX/p_1_in2212_in\,
      I3 => \Multiplier_AX/sum_exponent651699_out\,
      I4 => A_sgn_reg_2(8),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/p_1_in1979_in\
    );
\A_mantissa[13]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => \Multiplier_AX/p_1_in114_in\,
      I2 => \Multiplier_AX/sum_exponent38\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/carry1135_out\,
      O => p_1_in5547_in
    );
\A_mantissa[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => \Multiplier_AX/p_1_in120_in\,
      I2 => \Multiplier_AX/sum_exponent32\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/carry1141_out\,
      O => p_1_in5543_in
    );
\A_mantissa[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_13_n_0\,
      I3 => \A_mantissa[13]_i_18_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[13]_i_9_n_0\
    );
\A_mantissa[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in338_in\,
      I2 => \Multiplier_AX/p_1_in333_in\,
      I3 => \Multiplier_AX/sum_exponent37195_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(12),
      O => \Multiplier_AX/p_1_in120_in\
    );
\A_mantissa[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent37195_out\,
      I1 => \Multiplier_AX/p_1_in333_in\,
      I2 => A_sgn_reg_3(12),
      I3 => A_sgn_reg_2(4),
      I4 => \Multiplier_AX/sum_exponent3538_out\,
      I5 => A_sgn_reg_2(3),
      O => \Multiplier_AX/sum_exponent32\
    );
\A_mantissa[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCFFFFF4477"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(3),
      O => \A_mantissa[14]_i_12_n_0\
    );
\A_mantissa[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[14]_i_13_n_0\
    );
\A_mantissa[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \FSM_onehot_state[2]_i_35_n_0\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \FSM_onehot_state[2]_i_34__0_n_0\,
      O => \A_mantissa[14]_i_14_n_0\
    );
\A_mantissa[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in573_in\,
      I1 => \Multiplier_AX/p_0_in810_in\,
      I2 => \A_mantissa[14]_i_21_n_0\,
      I3 => \Multiplier_AX/p_1_in570_in\,
      I4 => \Multiplier_AX/sum_exponent39385_out\,
      I5 => \Multiplier_AX/p_0_in568_in\,
      O => \Multiplier_AX/p_1_in338_in\
    );
\A_mantissa[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_1_in570_in\,
      I3 => \Multiplier_AX/sum_exponent39385_out\,
      O => \Multiplier_AX/p_1_in333_in\
    );
\A_mantissa[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in328_in\,
      I1 => \Multiplier_AX/sum_exponent40191_out\,
      I2 => A_sgn_reg_2(3),
      I3 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent37195_out\
    );
\A_mantissa[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent40191_out\,
      I1 => \Multiplier_AX/p_1_in328_in\,
      I2 => A_sgn_reg_3(12),
      I3 => A_sgn_reg_2(3),
      I4 => \Multiplier_AX/sum_exponent38\,
      I5 => A_sgn_reg_2(2),
      O => \Multiplier_AX/sum_exponent3538_out\
    );
\A_mantissa[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in573_in\
    );
\A_mantissa[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in810_in\
    );
\A_mantissa[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in805_in\,
      I1 => \Multiplier_AX/sum_exponent41575_out\,
      I2 => \Multiplier_AX/p_1_in807_in\,
      I3 => \Multiplier_AX/sum_exponent40769_out\,
      I4 => \Multiplier_AX/p_1_in1051_in\,
      I5 => \Multiplier_AX/p_0_in1049_in\,
      O => \A_mantissa[14]_i_21_n_0\
    );
\A_mantissa[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => \Multiplier_AX/p_1_in807_in\,
      I2 => \Multiplier_AX/p_1_in802_in\,
      I3 => \Multiplier_AX/sum_exponent44571_out\,
      I4 => A_sgn_reg_2(5),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/p_1_in570_in\
    );
\A_mantissa[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent44571_out\,
      I1 => \Multiplier_AX/p_1_in802_in\,
      I2 => \Multiplier_AX/p_0_in800_in\,
      I3 => \Multiplier_AX/sum_exponent42381_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent39385_out\
    );
\A_mantissa[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in568_in\
    );
\A_mantissa[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in805_in\
    );
\A_mantissa[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[14]_i_31_n_0\,
      I1 => \Multiplier_AX/p_0_in1039_in\,
      I2 => \Multiplier_AX/p_0_in795_in\,
      I3 => \Multiplier_AX/sum_exponent47567_out\,
      I4 => \Multiplier_AX/p_1_in797_in\,
      I5 => \Multiplier_AX/p_0_in800_in\,
      O => \Multiplier_AX/sum_exponent41575_out\
    );
\A_mantissa[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1044_in\,
      I1 => \Multiplier_AX/p_0_in1281_in\,
      I2 => \A_mantissa[14]_i_35_n_0\,
      I3 => \Multiplier_AX/p_1_in1041_in\,
      I4 => \Multiplier_AX/sum_exponent46761_out\,
      I5 => \Multiplier_AX/p_0_in1039_in\,
      O => \Multiplier_AX/p_1_in807_in\
    );
\A_mantissa[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[14]_i_35_n_0\,
      I1 => \Multiplier_AX/p_0_in1281_in\,
      I2 => \Multiplier_AX/p_0_in1039_in\,
      I3 => \Multiplier_AX/sum_exponent46761_out\,
      I4 => \Multiplier_AX/p_1_in1041_in\,
      I5 => \Multiplier_AX/p_0_in1044_in\,
      O => \Multiplier_AX/sum_exponent40769_out\
    );
\A_mantissa[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => \Multiplier_AX/p_1_in1288_in\,
      I2 => \Multiplier_AX/p_1_in1283_in\,
      I3 => \Multiplier_AX/sum_exponent45955_out\,
      I4 => A_sgn_reg_2(8),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/p_1_in1051_in\
    );
\A_mantissa[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[14]_i_6__0_n_0\,
      I1 => \A_mantissa[14]_i_7__0_n_0\,
      I2 => \A_mantissa[14]_i_8_n_0\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => \A_mantissa[14]_i_9_n_0\,
      O => \A_mantissa_reg[14]_0\
    );
\A_mantissa[14]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(8),
      O => \Multiplier_AX/p_0_in1049_in\
    );
\A_mantissa[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1034_in\,
      I1 => \Multiplier_AX/sum_exponent49757_out\,
      I2 => \Multiplier_AX/p_1_in1036_in\,
      I3 => \Multiplier_AX/sum_exponent48951_out\,
      I4 => \Multiplier_AX/p_1_in1278_in\,
      I5 => \Multiplier_AX/p_0_in1276_in\,
      O => \A_mantissa[14]_i_31_n_0\
    );
\A_mantissa[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in1039_in\
    );
\A_mantissa[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in1044_in\
    );
\A_mantissa[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(8),
      O => \Multiplier_AX/p_0_in1281_in\
    );
\A_mantissa[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1276_in\,
      I1 => \Multiplier_AX/sum_exponent48951_out\,
      I2 => \Multiplier_AX/p_1_in1278_in\,
      I3 => \Multiplier_AX/sum_exponent471145_out\,
      I4 => \Multiplier_AX/p_1_in1520_in\,
      I5 => \Multiplier_AX/p_0_in1518_in\,
      O => \A_mantissa[14]_i_35_n_0\
    );
\A_mantissa[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in1525_in\,
      I2 => \Multiplier_AX/p_1_in1520_in\,
      I3 => \Multiplier_AX/sum_exponent471145_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/p_1_in1288_in\
    );
\A_mantissa[14]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(7),
      I2 => \Multiplier_AX/p_1_in1520_in\,
      I3 => \Multiplier_AX/sum_exponent471145_out\,
      O => \Multiplier_AX/p_1_in1283_in\
    );
\A_mantissa[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1278_in\,
      I1 => A_sgn_reg_3(8),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent51947_out\,
      I4 => \Multiplier_AX/p_1_in1273_in\,
      I5 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent45955_out\
    );
\A_mantissa[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in1034_in\
    );
\A_mantissa[14]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[13]_i_48_n_0\,
      I1 => \Multiplier_AX/p_0_in1266_in\,
      I2 => \Multiplier_AX/p_0_in1024_in\,
      I3 => \Multiplier_AX/sum_exponent55749_out\,
      I4 => \Multiplier_AX/p_1_in1026_in\,
      I5 => \Multiplier_AX/p_0_in1029_in\,
      O => \Multiplier_AX/sum_exponent49757_out\
    );
\A_mantissa[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[13]_i_57_n_0\,
      I1 => \Multiplier_AX/p_0_in1508_in\,
      I2 => \Multiplier_AX/p_0_in1266_in\,
      I3 => \Multiplier_AX/sum_exponent54943_out\,
      I4 => \Multiplier_AX/p_1_in1268_in\,
      I5 => \Multiplier_AX/p_0_in1271_in\,
      O => \Multiplier_AX/sum_exponent48951_out\
    );
\A_mantissa[14]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in1276_in\
    );
\A_mantissa[14]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(9),
      O => \Multiplier_AX/p_0_in1518_in\
    );
\A_mantissa[14]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => \Multiplier_AX/p_1_in120_in\,
      I2 => \Multiplier_AX/sum_exponent32\,
      I3 => \Multiplier_AX/carry1147_out\,
      I4 => \^sum_exponent2\,
      O => p_1_in5541_in
    );
\A_mantissa[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_13_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[15]_i_8_n_0\,
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[14]_i_6__0_n_0\
    );
\A_mantissa[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[14]_i_14_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_11_n_0\,
      I4 => \A_mantissa[15]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[14]_i_7__0_n_0\
    );
\A_mantissa[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => \A_mantissa[15]_i_7__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[14]_i_8_n_0\
    );
\A_mantissa[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555557755555"
    )
        port map (
      I0 => \A_mantissa[23]_i_6_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(3),
      I5 => \FSM_onehot_state[2]_i_6_n_0\,
      O => \A_mantissa[14]_i_9_n_0\
    );
\A_mantissa[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[15]_i_2_n_0\,
      I1 => \A_mantissa_reg[15]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[23]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[15]_i_10_n_0\
    );
\A_mantissa[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      I5 => \A_mantissa[15]_i_12_n_0\,
      O => \A_mantissa[15]_i_11_n_0\
    );
\A_mantissa[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[15]_i_12_n_0\
    );
\A_mantissa[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDF0"
    )
        port map (
      I0 => \A_mantissa[15]_i_4__0_n_0\,
      I1 => \A_mantissa[15]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[15]_i_6__0_n_0\,
      I4 => \A_mantissa[15]_i_7__0_n_0\,
      O => \A_mantissa[15]_i_2_n_0\
    );
\A_mantissa[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[15]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[16]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[15]_i_4__0_n_0\
    );
\A_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[16]_i_6_n_0\,
      I3 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[15]_i_5_n_0\
    );
\A_mantissa[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A877FFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => \A_mantissa[24]_i_13_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_8_n_0\,
      I5 => \FSM_onehot_state[2]_i_6_n_0\,
      O => \A_mantissa[15]_i_6__0_n_0\
    );
\A_mantissa[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_8_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[15]_i_7__0_n_0\
    );
\A_mantissa[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[23]_i_10_n_0\,
      I3 => \A_mantissa_reg_n_0_[17]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[15]_i_10_n_0\,
      O => \A_mantissa[15]_i_8_n_0\
    );
\A_mantissa[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[15]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9_n_0\,
      O => \A_mantissa[15]_i_9_n_0\
    );
\A_mantissa[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[23]_i_12_n_0\,
      I1 => \FSM_onehot_state[2]_i_35_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[12]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[16]_i_10_n_0\
    );
\A_mantissa[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      I5 => \A_mantissa[16]_i_14_n_0\,
      O => \A_mantissa[16]_i_11_n_0\
    );
\A_mantissa[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[16]_i_12_n_0\
    );
\A_mantissa[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[16]_i_13_n_0\
    );
\A_mantissa[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[16]_i_14_n_0\
    );
\A_mantissa[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \A_mantissa[16]_i_4_n_0\,
      I1 => \A_mantissa[16]_i_5_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[16]_i_6_n_0\,
      I4 => \A_mantissa[23]_i_9_n_0\,
      I5 => \A_mantissa[16]_i_7_n_0\,
      O => \B_exp_reg[3]_1\
    );
\A_mantissa[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \A_mantissa[23]_i_6_n_0\,
      I1 => \A_mantissa[17]_i_8_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[16]_i_8_n_0\,
      I4 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[16]_i_4_n_0\
    );
\A_mantissa[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[16]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_10_n_0\,
      O => \A_mantissa[16]_i_5_n_0\
    );
\A_mantissa[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[16]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[18]_i_19_n_0\,
      O => \A_mantissa[16]_i_6_n_0\
    );
\A_mantissa[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \A_mantissa[16]_i_12_n_0\,
      I1 => A_mantissa60(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \A_mantissa[17]_i_7__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      I5 => \A_mantissa[23]_i_6_n_0\,
      O => \A_mantissa[16]_i_7_n_0\
    );
\A_mantissa[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[23]_i_10_n_0\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[14]_i_12_n_0\,
      O => \A_mantissa[16]_i_8_n_0\
    );
\A_mantissa[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      I5 => \A_mantissa[16]_i_13_n_0\,
      O => \A_mantissa[16]_i_9_n_0\
    );
\A_mantissa[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[17]_i_2_n_0\,
      I1 => \A_mantissa_reg[17]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[17]_i_10_n_0\
    );
\A_mantissa[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => \A_mantissa[17]_i_4_n_0\,
      I1 => \A_mantissa[17]_i_5__0_n_0\,
      I2 => \A_mantissa[17]_i_6_n_0\,
      I3 => \A_mantissa_reg_n_0_[17]\,
      I4 => \A_mantissa[17]_i_7__0_n_0\,
      O => \A_mantissa[17]_i_2_n_0\
    );
\A_mantissa[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => \A_mantissa[17]_i_8_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[18]_i_18_n_0\,
      O => \A_mantissa[17]_i_4_n_0\
    );
\A_mantissa[17]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[18]_i_19_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_9_n_0\,
      I4 => \A_mantissa[16]_i_5_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[17]_i_5__0_n_0\
    );
\A_mantissa[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[17]_i_9_n_0\,
      O => \A_mantissa[17]_i_6_n_0\
    );
\A_mantissa[17]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AA0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_8_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[17]_i_7__0_n_0\
    );
\A_mantissa[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[23]_i_10_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_10_n_0\,
      O => \A_mantissa[17]_i_8_n_0\
    );
\A_mantissa[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(4),
      I4 => \FSM_onehot_state[2]_i_29_n_0\,
      O => \A_mantissa[17]_i_9_n_0\
    );
\A_mantissa[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[18]_i_19_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_9_n_0\,
      I4 => \A_mantissa[19]_i_11_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[18]_i_10_n_0\
    );
\A_mantissa[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115544411154444"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_11_n_0\
    );
\A_mantissa[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455055505550555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_36_n_0\,
      I2 => \A_mantissa[23]_i_11_n_0\,
      I3 => \A_mantissa[24]_i_14_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      I5 => \FSM_onehot_state[2]_i_34__0_n_0\,
      O => \A_mantissa[18]_i_12_n_0\
    );
\A_mantissa[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in353_in\,
      I2 => \Multiplier_AX/p_1_in348_in\,
      I3 => \Multiplier_AX/sum_exponent28207_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(12),
      O => \Multiplier_AX/p_1_in129_in\
    );
\A_mantissa[18]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in126_in\,
      I1 => A_sgn_reg_2(5),
      I2 => \Multiplier_AX/sum_exponent29\,
      I3 => \Multiplier_AX/p_1_in123_in\,
      I4 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent23\
    );
\A_mantissa[18]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in132_in\,
      I2 => \Multiplier_AX/sum_exponent20\,
      O => \Multiplier_AX/carry1156_out\
    );
\A_mantissa[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_2(7),
      I2 => A_sgn_reg_3(12),
      I3 => \Multiplier_AX/p_1_in348_in\,
      I4 => \Multiplier_AX/sum_exponent28207_out\,
      I5 => \Multiplier_AX/sum_exponent26\,
      O => \Multiplier_AX/carry1150_out\
    );
\A_mantissa[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in123_in\,
      I2 => \Multiplier_AX/sum_exponent29\,
      O => \Multiplier_AX/carry1147_out\
    );
\A_mantissa[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[23]_i_10_n_0\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[18]_i_27_n_0\,
      O => \A_mantissa[18]_i_18_n_0\
    );
\A_mantissa[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      I5 => \A_mantissa[18]_i_28_n_0\,
      O => \A_mantissa[18]_i_19_n_0\
    );
\A_mantissa[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in588_in\,
      I1 => \Multiplier_AX/p_0_in825_in\,
      I2 => \A_mantissa[18]_i_31_n_0\,
      I3 => \Multiplier_AX/p_1_in585_in\,
      I4 => \Multiplier_AX/sum_exponent30397_out\,
      I5 => \Multiplier_AX/p_0_in583_in\,
      O => \Multiplier_AX/p_1_in353_in\
    );
\A_mantissa[18]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_1_in585_in\,
      I3 => \Multiplier_AX/sum_exponent30397_out\,
      O => \Multiplier_AX/p_1_in348_in\
    );
\A_mantissa[18]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in343_in\,
      I1 => \Multiplier_AX/sum_exponent31203_out\,
      I2 => A_sgn_reg_2(6),
      I3 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent28207_out\
    );
\A_mantissa[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in346_in\,
      I1 => \Multiplier_AX/p_0_in583_in\,
      I2 => \A_mantissa[18]_i_38_n_0\,
      I3 => \Multiplier_AX/p_1_in343_in\,
      I4 => \Multiplier_AX/sum_exponent31203_out\,
      I5 => \Multiplier_AX/p_0_in341_in\,
      O => \Multiplier_AX/p_1_in126_in\
    );
\A_mantissa[18]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in120_in\,
      I1 => \Multiplier_AX/sum_exponent32\,
      I2 => A_sgn_reg_2(4),
      O => \Multiplier_AX/sum_exponent29\
    );
\A_mantissa[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in343_in\,
      I3 => \Multiplier_AX/sum_exponent31203_out\,
      O => \Multiplier_AX/p_1_in123_in\
    );
\A_mantissa[18]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in123_in\,
      I1 => \Multiplier_AX/sum_exponent29\,
      I2 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent26\
    );
\A_mantissa[18]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[18]_i_27_n_0\
    );
\A_mantissa[18]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[18]_i_28_n_0\
    );
\A_mantissa[18]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(9),
      O => \Multiplier_AX/p_0_in588_in\
    );
\A_mantissa[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[18]_i_9_n_0\,
      I1 => \A_mantissa[18]_i_10_n_0\,
      I2 => \A_mantissa[18]_i_11_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[18]\,
      I5 => \A_mantissa[18]_i_12_n_0\,
      O => \FSM_onehot_state_reg[1]_7\
    );
\A_mantissa[18]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(10),
      O => \Multiplier_AX/p_0_in825_in\
    );
\A_mantissa[18]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in820_in\,
      I1 => \Multiplier_AX/sum_exponent32587_out\,
      I2 => \Multiplier_AX/p_1_in822_in\,
      I3 => \Multiplier_AX/sum_exponent31781_out\,
      I4 => \Multiplier_AX/p_1_in1066_in\,
      I5 => \Multiplier_AX/p_0_in1064_in\,
      O => \A_mantissa[18]_i_31_n_0\
    );
\A_mantissa[18]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => \Multiplier_AX/p_1_in822_in\,
      I2 => \Multiplier_AX/p_1_in817_in\,
      I3 => \Multiplier_AX/sum_exponent35583_out\,
      I4 => A_sgn_reg_2(8),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/p_1_in585_in\
    );
\A_mantissa[18]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in580_in\,
      I1 => A_sgn_reg_3(11),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent36389_out\,
      I4 => \Multiplier_AX/p_1_in575_in\,
      I5 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent30397_out\
    );
\A_mantissa[18]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(8),
      O => \Multiplier_AX/p_0_in583_in\
    );
\A_mantissa[18]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in580_in\,
      I2 => \Multiplier_AX/p_1_in575_in\,
      I3 => \Multiplier_AX/sum_exponent36389_out\,
      I4 => A_sgn_reg_2(6),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/p_1_in343_in\
    );
\A_mantissa[18]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in338_in\,
      I1 => A_sgn_reg_3(12),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent37195_out\,
      I4 => \Multiplier_AX/p_1_in333_in\,
      I5 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent31203_out\
    );
\A_mantissa[18]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in346_in\
    );
\A_mantissa[18]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in578_in\,
      I1 => \Multiplier_AX/sum_exponent33393_out\,
      I2 => \Multiplier_AX/p_1_in580_in\,
      I3 => \Multiplier_AX/sum_exponent32587_out\,
      I4 => \Multiplier_AX/p_1_in822_in\,
      I5 => \Multiplier_AX/p_0_in820_in\,
      O => \A_mantissa[18]_i_38_n_0\
    );
\A_mantissa[18]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in341_in\
    );
\A_mantissa[18]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(9),
      O => \Multiplier_AX/p_0_in820_in\
    );
\A_mantissa[18]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[18]_i_48_n_0\,
      I1 => \Multiplier_AX/p_0_in1054_in\,
      I2 => \Multiplier_AX/p_0_in810_in\,
      I3 => \Multiplier_AX/sum_exponent38579_out\,
      I4 => \Multiplier_AX/p_1_in812_in\,
      I5 => \Multiplier_AX/p_0_in815_in\,
      O => \Multiplier_AX/sum_exponent32587_out\
    );
\A_mantissa[18]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(11),
      O => \Multiplier_AX/p_0_in1064_in\
    );
\A_mantissa[18]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in815_in\,
      I1 => \Multiplier_AX/p_0_in1054_in\,
      I2 => \A_mantissa[18]_i_48_n_0\,
      I3 => \Multiplier_AX/p_1_in812_in\,
      I4 => \Multiplier_AX/sum_exponent38579_out\,
      I5 => \Multiplier_AX/p_0_in810_in\,
      O => \Multiplier_AX/p_1_in580_in\
    );
\A_mantissa[18]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in570_in\,
      I1 => \Multiplier_AX/sum_exponent39385_out\,
      I2 => A_sgn_reg_2(5),
      I3 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent36389_out\
    );
\A_mantissa[18]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_1_in812_in\,
      I3 => \Multiplier_AX/sum_exponent38579_out\,
      O => \Multiplier_AX/p_1_in575_in\
    );
\A_mantissa[18]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(7),
      O => \Multiplier_AX/p_0_in578_in\
    );
\A_mantissa[18]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[14]_i_21_n_0\,
      I1 => \Multiplier_AX/p_0_in810_in\,
      I2 => \Multiplier_AX/p_0_in568_in\,
      I3 => \Multiplier_AX/sum_exponent39385_out\,
      I4 => \Multiplier_AX/p_1_in570_in\,
      I5 => \Multiplier_AX/p_0_in573_in\,
      O => \Multiplier_AX/sum_exponent33393_out\
    );
\A_mantissa[18]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1049_in\,
      I1 => \Multiplier_AX/sum_exponent40769_out\,
      I2 => \Multiplier_AX/p_1_in1051_in\,
      I3 => \Multiplier_AX/sum_exponent39963_out\,
      I4 => \Multiplier_AX/p_1_in1293_in\,
      I5 => \Multiplier_AX/p_0_in1291_in\,
      O => \A_mantissa[18]_i_48_n_0\
    );
\A_mantissa[18]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(9),
      O => \Multiplier_AX/p_0_in1054_in\
    );
\A_mantissa[18]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in129_in\,
      I2 => \Multiplier_AX/sum_exponent23\,
      I3 => \Multiplier_AX/carry1156_out\,
      I4 => \^sum_exponent2\,
      O => p_1_in5534_in
    );
\A_mantissa[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Multiplier_AX/carry1150_out\,
      I1 => \^sum_exponent2\,
      I2 => \Multiplier_AX/carry1147_out\,
      O => p_1_in5539_in
    );
\A_mantissa[18]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(8),
      O => \Multiplier_AX/p_0_in815_in\
    );
\A_mantissa[18]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(10),
      O => \Multiplier_AX/p_0_in1291_in\
    );
\A_mantissa[18]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in129_in\,
      I2 => \Multiplier_AX/sum_exponent23\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/carry1150_out\,
      O => p_1_in5537_in
    );
\A_mantissa[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Multiplier_AX/carry1159_out\,
      I1 => \^sum_exponent2\,
      I2 => \Multiplier_AX/carry1156_out\,
      O => p_1_in5531_in
    );
\A_mantissa[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[18]_i_18_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[19]_i_10_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[18]_i_9_n_0\
    );
\A_mantissa[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[19]_i_2_n_0\,
      I1 => \A_mantissa_reg[19]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[23]_i_10_n_0\,
      I5 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[19]_i_10_n_0\
    );
\A_mantissa[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[16]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[21]_i_12_n_0\,
      O => \A_mantissa[19]_i_11_n_0\
    );
\A_mantissa[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_2(10),
      I2 => A_sgn_reg_3(12),
      I3 => \Multiplier_AX/p_1_in363_in\,
      I4 => \Multiplier_AX/sum_exponent19219_out\,
      I5 => \Multiplier_AX/sum_exponent17\,
      O => \Multiplier_AX/carry1159_out\
    );
\A_mantissa[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in132_in\,
      I1 => \Multiplier_AX/sum_exponent20\,
      I2 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent17\
    );
\A_mantissa[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[19]_i_4__0_n_0\,
      I1 => \A_mantissa[19]_i_5__0_n_0\,
      I2 => \A_mantissa[19]_i_6__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_7_n_0\,
      O => \A_mantissa[19]_i_2_n_0\
    );
\A_mantissa[19]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[19]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[19]_i_4__0_n_0\
    );
\A_mantissa[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[20]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_10_n_0\,
      I4 => \A_mantissa[19]_i_11_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[19]_i_5__0_n_0\
    );
\A_mantissa[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000766EFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[19]_i_6__0_n_0\
    );
\A_mantissa[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \A_mantissa[20]_i_7__0_n_0\,
      I1 => \FSM_onehot_state[2]_i_6_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_11_n_0\,
      O => \A_mantissa[19]_i_7_n_0\
    );
\A_mantissa[19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in138_in\,
      I2 => \Multiplier_AX/sum_exponent14\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/carry1159_out\,
      O => p_1_in5528_in
    );
\A_mantissa[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54005400FC000000"
    )
        port map (
      I0 => \A_mantissa[1]_i_4_n_0\,
      I1 => \A_mantissa[7]_i_7_n_0\,
      I2 => \A_mantissa[24]_i_13_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[2]_i_2_n_0\,
      O => \FSM_onehot_state_reg[1]_2\
    );
\A_mantissa[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => \A_mantissa[2]_i_16__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[1]_i_5__0_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => \A_mantissa[1]_i_6_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[1]_i_4_n_0\
    );
\A_mantissa[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[7]_i_13_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_9_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[5]_i_11_n_0\,
      I5 => \A_mantissa[1]_i_7_n_0\,
      O => \A_mantissa[1]_i_5__0_n_0\
    );
\A_mantissa[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7CFF7FFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[1]_i_8_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[1]_i_6_n_0\
    );
\A_mantissa[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7_n_0\
    );
\A_mantissa[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C801"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[1]_i_8_n_0\
    );
\A_mantissa[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => \FSM_onehot_state[2]_i_35_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[15]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[20]_i_10_n_0\
    );
\A_mantissa[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[20]_i_4__0_n_0\,
      I1 => \A_mantissa[20]_i_5__0_n_0\,
      I2 => \A_mantissa[20]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[20]\,
      I5 => \A_mantissa[20]_i_7__0_n_0\,
      O => \FSM_onehot_state_reg[1]_8\
    );
\A_mantissa[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[20]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[20]_i_4__0_n_0\
    );
\A_mantissa[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[20]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_10_n_0\,
      I4 => \A_mantissa[21]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[20]_i_5__0_n_0\
    );
\A_mantissa[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555001555540"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[20]_i_6_n_0\
    );
\A_mantissa[20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \FSM_onehot_state[2]_i_35_n_0\,
      I3 => \A_mantissa[23]_i_11_n_0\,
      I4 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[20]_i_7__0_n_0\
    );
\A_mantissa[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[23]_i_10_n_0\,
      I5 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[20]_i_8_n_0\
    );
\A_mantissa[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_26_n_0\,
      I1 => \FSM_onehot_state[2]_i_35_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[13]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[20]_i_9_n_0\
    );
\A_mantissa[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[21]_i_2_n_0\,
      I1 => \A_mantissa_reg[21]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80515"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[21]_i_10_n_0\
    );
\A_mantissa[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A811"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[21]_i_11_n_0\
    );
\A_mantissa[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[23]_i_14_n_0\,
      I1 => \FSM_onehot_state[2]_i_35_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[14]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[21]_i_12_n_0\
    );
\A_mantissa[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[21]_i_4__0_n_0\,
      I1 => \A_mantissa[21]_i_5_n_0\,
      I2 => \A_mantissa[21]_i_6__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => \A_mantissa[21]_i_7__0_n_0\,
      O => \A_mantissa[21]_i_2_n_0\
    );
\A_mantissa[21]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[21]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[21]_i_4__0_n_0\
    );
\A_mantissa[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[21]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9_n_0\,
      I3 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[21]_i_5_n_0\
    );
\A_mantissa[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057EEFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[21]_i_6__0_n_0\
    );
\A_mantissa[21]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \A_mantissa[21]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_11_n_0\,
      I4 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[21]_i_7__0_n_0\
    );
\A_mantissa[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_8_n_0\
    );
\A_mantissa[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[21]_i_12_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[23]_i_7_n_0\,
      O => \A_mantissa[21]_i_9_n_0\
    );
\A_mantissa[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[22]_i_2_n_0\,
      I1 => \A_mantissa_reg[22]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[22]_i_4_n_0\,
      I1 => \A_mantissa[22]_i_5__0_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => \A_mantissa[22]_i_7_n_0\,
      O => \A_mantissa[22]_i_2_n_0\
    );
\A_mantissa[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2EEFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[22]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[23]_i_10_n_0\,
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => \A_mantissa[24]_i_13_n_0\,
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[22]_i_4_n_0\
    );
\A_mantissa[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[23]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[23]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[22]_i_5__0_n_0\
    );
\A_mantissa[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555411155544"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[22]_i_6_n_0\
    );
\A_mantissa[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05070507050F0507"
    )
        port map (
      I0 => \A_mantissa[24]_i_14_n_0\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \FSM_onehot_state[2]_i_6_n_0\,
      I3 => \A_mantissa[23]_i_11_n_0\,
      I4 => \FSM_onehot_state[2]_i_36_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[22]_i_7_n_0\
    );
\A_mantissa[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[22]_i_8_n_0\
    );
\A_mantissa[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[20]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[22]_i_9_n_0\
    );
\A_mantissa[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \A_mantissa[23]_i_2__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa[23]_i_3_n_0\,
      I4 => \A_mantissa[23]_i_4_n_0\,
      I5 => \A_mantissa[23]_i_5__0_n_0\,
      O => A_mantissa(23)
    );
\A_mantissa[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[23]_i_10_n_0\
    );
\A_mantissa[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[23]_i_11_n_0\
    );
\A_mantissa[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      O => \A_mantissa[23]_i_12_n_0\
    );
\A_mantissa[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[22]\,
      O => \A_mantissa[23]_i_13_n_0\
    );
\A_mantissa[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[23]_i_14_n_0\
    );
\A_mantissa[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000555555555"
    )
        port map (
      I0 => \A_mantissa[23]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[23]_i_2__0_n_0\
    );
\A_mantissa[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FE"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_12_n_0\,
      O => \A_mantissa[23]_i_3_n_0\
    );
\A_mantissa[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[23]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[23]_i_8_n_0\,
      I4 => \A_mantissa[24]_i_10_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[23]_i_4_n_0\
    );
\A_mantissa[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFBFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_13_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa[23]_i_10_n_0\,
      I4 => \A_mantissa_reg_n_0_[23]\,
      I5 => \A_mantissa[24]_i_8_n_0\,
      O => \A_mantissa[23]_i_5__0_n_0\
    );
\A_mantissa[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      I2 => A_mantissa60(6),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      I5 => \A_mantissa[23]_i_11_n_0\,
      O => \A_mantissa[23]_i_6_n_0\
    );
\A_mantissa[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_12_n_0\,
      O => \A_mantissa[23]_i_7_n_0\
    );
\A_mantissa[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[23]_i_13_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_14_n_0\,
      O => \A_mantissa[23]_i_8_n_0\
    );
\A_mantissa[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \A_mantissa[24]_i_6_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(4),
      O => \A_mantissa[23]_i_9_n_0\
    );
\A_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \^a_exp0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => reset,
      I3 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I4 => A_mantissa11_in,
      I5 => \FSM_onehot_state[2]_i_2_n_0\,
      O => \A_mantissa[24]_i_1_n_0\
    );
\A_mantissa[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB2BEBE8E8282B28"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_18_n_0\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[24]_i_19_n_0\,
      O => \A_mantissa[24]_i_10_n_0\
    );
\A_mantissa[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF87FFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_24_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(6),
      I5 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      O => \A_mantissa[24]_i_12_n_0\
    );
\A_mantissa[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[24]_i_13_n_0\
    );
\A_mantissa[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000780000000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_29_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      O => \A_mantissa[24]_i_14_n_0\
    );
\A_mantissa[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_17_n_0\,
      I5 => \A_mantissa_reg_n_0_[24]\,
      O => \A_mantissa[24]_i_15_n_0\
    );
\A_mantissa[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[24]_i_16_n_0\
    );
\A_mantissa[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_25_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_26_n_0\,
      O => \A_mantissa[24]_i_17_n_0\
    );
\A_mantissa[24]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[23]\,
      O => \A_mantissa[24]_i_18_n_0\
    );
\A_mantissa[24]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[24]_i_19_n_0\
    );
\A_mantissa[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \A_mantissa[24]_i_3_n_0\,
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \A_mantissa_reg_n_0_[24]\,
      I4 => \A_mantissa[24]_i_5_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa[24]_i_20__0_n_0\
    );
\A_mantissa[24]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa[24]_i_21__0_n_0\
    );
\A_mantissa[24]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa[24]_i_22__0_n_0\
    );
\A_mantissa[24]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa[24]_i_23__0_n_0\
    );
\A_mantissa[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[24]_i_24_n_0\
    );
\A_mantissa[24]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[21]\,
      O => \A_mantissa[24]_i_25_n_0\
    );
\A_mantissa[24]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[24]_i_26_n_0\
    );
\A_mantissa[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2EFFFFFF2EFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_6_n_0\,
      I1 => \A_mantissa[24]_i_7__0_n_0\,
      I2 => \A_mantissa[24]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_9_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_10_n_0\,
      O => \A_mantissa[24]_i_3_n_0\
    );
\A_mantissa[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057FF57FE"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_12_n_0\,
      O => \A_mantissa[24]_i_4_n_0\
    );
\A_mantissa[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000155555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_13_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_14_n_0\,
      O => \A_mantissa[24]_i_5_n_0\
    );
\A_mantissa[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(6),
      I3 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      O => \A_mantissa[24]_i_6_n_0\
    );
\A_mantissa[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(3),
      O => \A_mantissa[24]_i_7__0_n_0\
    );
\A_mantissa[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      O => \A_mantissa[24]_i_8_n_0\
    );
\A_mantissa[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB2BEBE8E8282B28"
    )
        port map (
      I0 => \A_mantissa[23]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_15_n_0\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[24]_i_16_n_0\,
      O => \A_mantissa[24]_i_9_n_0\
    );
\A_mantissa[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F700F700FFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[3]_i_6__0_n_0\,
      I4 => \FSM_onehot_state[2]_i_8_n_0\,
      I5 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_10_n_0\
    );
\A_mantissa[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent982638_out\,
      I1 => \Multiplier_AX/p_1_in2641_in\,
      I2 => A_sgn_reg_3(2),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/sum_exponent932406_out\
    );
\A_mantissa[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2646_in\,
      I3 => \Multiplier_AX/sum_exponent932047_out\,
      O => \Multiplier_AX/p_1_in2409_in\
    );
\A_mantissa[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent932406_out\,
      I1 => \Multiplier_AX/sum_exponent932047_out\,
      I2 => \Multiplier_AX/p_1_in2646_in\,
      I3 => \Multiplier_AX/p_0_in2644_in\,
      I4 => \Multiplier_AX/p_0_in2407_in\,
      I5 => \Multiplier_AX/p_0_in2170_in\,
      O => \Multiplier_AX/sum_exponent882174_out\
    );
\A_mantissa[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/p_1_in2414_in\,
      I3 => \Multiplier_AX/sum_exponent881861_out\,
      O => \Multiplier_AX/p_1_in2177_in\
    );
\A_mantissa[2]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_23_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_24_n_0\,
      I3 => \A_mantissa[4]_i_35_n_0\,
      I4 => \A_mantissa[4]_i_36_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_16__0_n_0\
    );
\A_mantissa[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(3),
      O => \A_mantissa[2]_i_17_n_0\
    );
\A_mantissa[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(4),
      I4 => \Multiplier_AX/sum_exponent952237_out\,
      O => \Multiplier_AX/p_1_in2646_in\
    );
\A_mantissa[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2641_in\,
      I1 => \Multiplier_AX/sum_exponent982638_out\,
      I2 => A_sgn_reg_2(1),
      I3 => A_sgn_reg_3(2),
      O => \Multiplier_AX/sum_exponent932047_out\
    );
\A_mantissa[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(2),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in2644_in\
    );
\A_mantissa[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(3),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in2407_in\
    );
\A_mantissa[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(0),
      O => \Multiplier_AX/p_0_in2170_in\
    );
\A_mantissa[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_23_n_0\
    );
\A_mantissa[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_24_n_0\
    );
\A_mantissa[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0000080000000"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_2(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(0),
      I4 => A_sgn_reg_3(1),
      I5 => A_sgn_reg_2(2),
      O => \Multiplier_AX/sum_exponent952237_out\
    );
\A_mantissa[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAFEE"
    )
        port map (
      I0 => \A_mantissa[2]_i_7_n_0\,
      I1 => \A_mantissa[2]_i_8_n_0\,
      I2 => \A_mantissa[2]_i_9_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_9_n_0\,
      I5 => \A_mantissa[2]_i_10_n_0\,
      O => \A_mantissa_reg[0]_0\
    );
\A_mantissa[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/sum_exponent932406_out\,
      I3 => \Multiplier_AX/p_1_in2409_in\,
      I4 => A_sgn_reg_3(3),
      I5 => A_sgn_reg_2(1),
      O => \^p_1_in1934_in\
    );
\A_mantissa[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/sum_exponent882174_out\,
      I3 => \Multiplier_AX/p_1_in2177_in\,
      I4 => A_sgn_reg_3(4),
      I5 => A_sgn_reg_2(1),
      O => \^p_1_in1702_in\
    );
\A_mantissa[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => \A_mantissa[3]_i_8_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[2]_i_16__0_n_0\,
      I4 => \FSM_onehot_state[2]_i_8_n_0\,
      O => \A_mantissa[2]_i_7_n_0\
    );
\A_mantissa[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \FSM_onehot_state[2]_i_36_n_0\,
      I2 => \A_mantissa[2]_i_17_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I5 => \FSM_onehot_state[2]_i_35_n_0\,
      O => \A_mantissa[2]_i_8_n_0\
    );
\A_mantissa[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFEFFFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[2]_i_9_n_0\
    );
\A_mantissa[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \A_mantissa[3]_i_4_n_0\,
      I1 => \A_mantissa[3]_i_5_n_0\,
      I2 => \A_mantissa[3]_i_6__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \A_mantissa[3]_i_7_n_0\,
      O => \A_mantissa_reg[3]_0\
    );
\A_mantissa[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => \A_mantissa[3]_i_8_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_18_n_0\,
      O => \A_mantissa[3]_i_4_n_0\
    );
\A_mantissa[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[4]_i_19_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_8_n_0\,
      I3 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[3]_i_5_n_0\
    );
\A_mantissa[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000040FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[3]_i_6__0_n_0\
    );
\A_mantissa[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \A_mantissa[4]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \FSM_onehot_state[2]_i_6_n_0\,
      O => \A_mantissa[3]_i_7_n_0\
    );
\A_mantissa[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_13_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_9_n_0\,
      I3 => \A_mantissa[5]_i_9_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[3]_i_8_n_0\
    );
\A_mantissa[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[3]_i_9_n_0\
    );
\A_mantissa[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002880280"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_12_n_0\,
      O => \A_mantissa[4]_i_10_n_0\
    );
\A_mantissa[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_14_n_0\,
      I4 => \FSM_onehot_state[2]_i_35_n_0\,
      O => \A_mantissa[4]_i_11_n_0\
    );
\A_mantissa[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/p_0_in2417_in\,
      I3 => \Multiplier_AX/p_1_in2419_in\,
      I4 => \Multiplier_AX/sum_exponent851865_out\,
      I5 => \Multiplier_AX/sum_exponent831675_out\,
      O => \Multiplier_AX/p_1_in1944_in\
    );
\A_mantissa[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent882174_out\,
      I1 => \Multiplier_AX/sum_exponent881861_out\,
      I2 => \Multiplier_AX/p_1_in2414_in\,
      I3 => \Multiplier_AX/p_0_in2412_in\,
      I4 => \Multiplier_AX/p_0_in2175_in\,
      I5 => \Multiplier_AX/p_0_in1937_in\,
      O => \Multiplier_AX/sum_exponent831941_out\
    );
\A_mantissa[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent781709_out\,
      I1 => \Multiplier_AX/p_1_in1712_in\,
      I2 => A_sgn_reg_3(6),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent731477_out\
    );
\A_mantissa[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1717_in\,
      I3 => \Multiplier_AX/sum_exponent731303_out\,
      O => \Multiplier_AX/p_1_in1480_in\
    );
\A_mantissa[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_0_in2185_in\,
      I3 => \Multiplier_AX/p_1_in2187_in\,
      I4 => \Multiplier_AX/sum_exponent801679_out\,
      I5 => \Multiplier_AX/sum_exponent781489_out\,
      O => \Multiplier_AX/p_1_in1712_in\
    );
\A_mantissa[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent831941_out\,
      I1 => \Multiplier_AX/p_1_in1944_in\,
      I2 => A_sgn_reg_3(5),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(6),
      O => \Multiplier_AX/sum_exponent781709_out\
    );
\A_mantissa[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[4]_i_35_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[4]_i_36_n_0\,
      I3 => \A_mantissa[6]_i_10_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_18_n_0\
    );
\A_mantissa[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \FSM_onehot_state[2]_i_36_n_0\,
      I2 => \A_mantissa[2]_i_17_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I5 => \FSM_onehot_state[2]_i_35_n_0\,
      O => \A_mantissa[4]_i_19_n_0\
    );
\A_mantissa[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(3),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in2417_in\
    );
\A_mantissa[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2656_in\,
      I3 => \Multiplier_AX/sum_exponent872055_out\,
      O => \Multiplier_AX/p_1_in2419_in\
    );
\A_mantissa[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2414_in\,
      I1 => \Multiplier_AX/sum_exponent881861_out\,
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(3),
      O => \Multiplier_AX/sum_exponent851865_out\
    );
\A_mantissa[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent881861_out\,
      I1 => \Multiplier_AX/p_1_in2414_in\,
      I2 => \Multiplier_AX/p_0_in2412_in\,
      I3 => \Multiplier_AX/sum_exponent882174_out\,
      I4 => A_sgn_reg_2(1),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/sum_exponent831675_out\
    );
\A_mantissa[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent932047_out\,
      I1 => \Multiplier_AX/p_1_in2646_in\,
      I2 => \Multiplier_AX/p_0_in2644_in\,
      I3 => \Multiplier_AX/sum_exponent932406_out\,
      I4 => A_sgn_reg_2(1),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/sum_exponent881861_out\
    );
\A_mantissa[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => \Multiplier_AX/p_1_in2651_in\,
      I2 => \Multiplier_AX/p_1_in2646_in\,
      I3 => \Multiplier_AX/sum_exponent932047_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2414_in\
    );
\A_mantissa[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(3),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in2412_in\
    );
\A_mantissa[4]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in2175_in\
    );
\A_mantissa[4]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(5),
      I1 => A_sgn_reg_2(0),
      O => \Multiplier_AX/p_0_in1937_in\
    );
\A_mantissa[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_0_in2190_in\,
      I3 => \Multiplier_AX/p_1_in2192_in\,
      I4 => \Multiplier_AX/sum_exponent771683_out\,
      I5 => \Multiplier_AX/sum_exponent751493_out\,
      O => \Multiplier_AX/p_1_in1717_in\
    );
\A_mantissa[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[4]_i_8_n_0\,
      I1 => \A_mantissa[4]_i_9_n_0\,
      I2 => \A_mantissa[4]_i_10_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[4]_i_11_n_0\,
      O => \FSM_onehot_state_reg[1]_1\
    );
\A_mantissa[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1712_in\,
      I1 => \Multiplier_AX/sum_exponent781709_out\,
      I2 => A_sgn_reg_2(1),
      I3 => A_sgn_reg_3(6),
      O => \Multiplier_AX/sum_exponent731303_out\
    );
\A_mantissa[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in2185_in\
    );
\A_mantissa[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => \Multiplier_AX/p_1_in2424_in\,
      I2 => \Multiplier_AX/p_1_in2419_in\,
      I3 => \Multiplier_AX/sum_exponent851865_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/p_1_in2187_in\
    );
\A_mantissa[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent851865_out\,
      I1 => \Multiplier_AX/p_1_in2419_in\,
      I2 => \Multiplier_AX/p_0_in2417_in\,
      I3 => \Multiplier_AX/sum_exponent831675_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/sum_exponent801679_out\
    );
\A_mantissa[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent831675_out\,
      I1 => \A_mantissa[4]_i_45_n_0\,
      I2 => \Multiplier_AX/p_0_in2417_in\,
      I3 => \Multiplier_AX/p_0_in2180_in\,
      I4 => \Multiplier_AX/sum_exponent831941_out\,
      I5 => \Multiplier_AX/p_0_in1942_in\,
      O => \Multiplier_AX/sum_exponent781489_out\
    );
\A_mantissa[4]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[4]_i_35_n_0\
    );
\A_mantissa[4]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[4]_i_36_n_0\
    );
\A_mantissa[4]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(6),
      I4 => \Multiplier_AX/sum_exponent892245_out\,
      O => \Multiplier_AX/p_1_in2656_in\
    );
\A_mantissa[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2651_in\,
      I1 => A_sgn_reg_3(2),
      I2 => A_sgn_reg_2(2),
      I3 => \Multiplier_AX/sum_exponent932047_out\,
      I4 => \Multiplier_AX/p_1_in2646_in\,
      I5 => A_sgn_reg_2(3),
      O => \Multiplier_AX/sum_exponent872055_out\
    );
\A_mantissa[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(5),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent952237_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2651_in\
    );
\A_mantissa[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in2190_in\
    );
\A_mantissa[4]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/p_1_in2429_in\,
      I3 => \Multiplier_AX/sum_exponent791873_out\,
      O => \Multiplier_AX/p_1_in2192_in\
    );
\A_mantissa[4]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2187_in\,
      I1 => \Multiplier_AX/sum_exponent801679_out\,
      I2 => A_sgn_reg_2(3),
      I3 => A_sgn_reg_3(4),
      O => \Multiplier_AX/sum_exponent771683_out\
    );
\A_mantissa[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent801679_out\,
      I1 => \Multiplier_AX/p_1_in2187_in\,
      I2 => \Multiplier_AX/p_0_in2185_in\,
      I3 => \Multiplier_AX/sum_exponent781489_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/sum_exponent751493_out\
    );
\A_mantissa[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in2661_in\,
      I2 => \Multiplier_AX/p_1_in2656_in\,
      I3 => \Multiplier_AX/sum_exponent872055_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2424_in\
    );
\A_mantissa[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in2412_in\,
      I1 => \Multiplier_AX/sum_exponent881861_out\,
      I2 => \Multiplier_AX/p_1_in2414_in\,
      I3 => \Multiplier_AX/sum_exponent872055_out\,
      I4 => \Multiplier_AX/p_1_in2656_in\,
      I5 => \Multiplier_AX/p_0_in2654_in\,
      O => \A_mantissa[4]_i_45_n_0\
    );
\A_mantissa[4]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in2180_in\
    );
\A_mantissa[4]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(5),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in1942_in\
    );
\A_mantissa[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_2(3),
      I3 => \Multiplier_AX/sum_exponent952237_out\,
      I4 => A_sgn_reg_3(0),
      I5 => A_sgn_reg_2(4),
      O => \Multiplier_AX/sum_exponent892245_out\
    );
\A_mantissa[4]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2666_in\,
      I3 => \Multiplier_AX/sum_exponent812063_out\,
      O => \Multiplier_AX/p_1_in2429_in\
    );
\A_mantissa[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2424_in\,
      I1 => A_sgn_reg_3(3),
      I2 => A_sgn_reg_2(3),
      I3 => \Multiplier_AX/sum_exponent851865_out\,
      I4 => \Multiplier_AX/p_1_in2419_in\,
      I5 => A_sgn_reg_2(4),
      O => \Multiplier_AX/sum_exponent791873_out\
    );
\A_mantissa[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(7),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent892245_out\,
      I4 => A_sgn_reg_2(5),
      I5 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2661_in\
    );
\A_mantissa[4]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(2),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in2654_in\
    );
\A_mantissa[4]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(8),
      I4 => \Multiplier_AX/sum_exponent832253_out\,
      O => \Multiplier_AX/p_1_in2666_in\
    );
\A_mantissa[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2661_in\,
      I1 => A_sgn_reg_3(2),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent872055_out\,
      I4 => \Multiplier_AX/p_1_in2656_in\,
      I5 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent812063_out\
    );
\A_mantissa[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_2(5),
      I3 => \Multiplier_AX/sum_exponent892245_out\,
      I4 => A_sgn_reg_3(0),
      I5 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent832253_out\
    );
\A_mantissa[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1944_in\,
      I3 => \Multiplier_AX/sum_exponent831941_out\,
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(6),
      O => \^p_1_in1470_in\
    );
\A_mantissa[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/sum_exponent731477_out\,
      I3 => \Multiplier_AX/p_1_in1480_in\,
      I4 => A_sgn_reg_3(7),
      I5 => A_sgn_reg_2(1),
      O => \^p_1_in1006_in\
    );
\A_mantissa[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1712_in\,
      I3 => \Multiplier_AX/sum_exponent781709_out\,
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(7),
      O => \^p_1_in1238_in\
    );
\A_mantissa[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => \A_mantissa[7]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => \A_mantissa[4]_i_18_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_8_n_0\
    );
\A_mantissa[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[5]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[4]_i_19_n_0\,
      I3 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[4]_i_9_n_0\
    );
\A_mantissa[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_17_n_0\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \FSM_onehot_state[2]_i_36_n_0\,
      I5 => \A_mantissa[7]_i_11_n_0\,
      O => \A_mantissa[5]_i_10_n_0\
    );
\A_mantissa[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[5]_i_11_n_0\
    );
\A_mantissa[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDF0"
    )
        port map (
      I0 => \A_mantissa[5]_i_5__0_n_0\,
      I1 => \A_mantissa[5]_i_6_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[5]_i_7_n_0\,
      I4 => \A_mantissa[5]_i_8_n_0\,
      O => \A_mantissa_reg[5]_0\
    );
\A_mantissa[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \A_mantissa[7]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[6]_i_8_n_0\,
      O => \A_mantissa[5]_i_5__0_n_0\
    );
\A_mantissa[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[6]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[5]_i_10_n_0\,
      I3 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[5]_i_6_n_0\
    );
\A_mantissa[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \A_mantissa[8]_i_22_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \FSM_onehot_state[2]_i_6_n_0\,
      O => \A_mantissa[5]_i_7_n_0\
    );
\A_mantissa[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088080FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[5]_i_8_n_0\
    );
\A_mantissa[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202FFFF32020000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[17]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[5]_i_11_n_0\,
      O => \A_mantissa[5]_i_9_n_0\
    );
\A_mantissa[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_23_n_0\,
      O => \A_mantissa[6]_i_10_n_0\
    );
\A_mantissa[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[6]_i_4__0_n_0\,
      I1 => \A_mantissa[6]_i_5__0_n_0\,
      I2 => \A_mantissa[6]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[6]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_5\
    );
\A_mantissa[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => \A_mantissa[7]_i_9_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_10_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => \A_mantissa[6]_i_8_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_4__0_n_0\
    );
\A_mantissa[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[7]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[8]_i_23_n_0\,
      I4 => \A_mantissa[6]_i_9_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[6]_i_5__0_n_0\
    );
\A_mantissa[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1114000011040000"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_6_n_0\
    );
\A_mantissa[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F00FF007F"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[24]_i_14_n_0\,
      I3 => \FSM_onehot_state[2]_i_6_n_0\,
      I4 => \FSM_onehot_state[2]_i_36_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[6]_i_7_n_0\
    );
\A_mantissa[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_33_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_10_n_0\,
      O => \A_mantissa[6]_i_8_n_0\
    );
\A_mantissa[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_17_n_0\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \FSM_onehot_state[2]_i_36_n_0\,
      I5 => \A_mantissa[8]_i_25_n_0\,
      O => \A_mantissa[6]_i_9_n_0\
    );
\A_mantissa[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[7]_i_13_n_0\,
      O => \A_mantissa[7]_i_10_n_0\
    );
\A_mantissa[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(3),
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[7]_i_11_n_0\
    );
\A_mantissa[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[7]_i_12_n_0\
    );
\A_mantissa[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[7]_i_13_n_0\
    );
\A_mantissa[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D000F0000000"
    )
        port map (
      I0 => \A_mantissa[7]_i_5__0_n_0\,
      I1 => \A_mantissa[7]_i_6_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \A_mantissa[7]_i_7_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[7]_i_8_n_0\,
      O => \FSM_onehot_state_reg[1]_4\
    );
\A_mantissa[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \A_mantissa[7]_i_9_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_10_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[8]_i_21_n_0\,
      O => \A_mantissa[7]_i_5__0_n_0\
    );
\A_mantissa[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[7]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[8]_i_23_n_0\,
      I4 => \A_mantissa[8]_i_11_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[7]_i_6_n_0\
    );
\A_mantissa[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBBF"
    )
        port map (
      I0 => \A_mantissa[24]_i_12_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_7_n_0\
    );
\A_mantissa[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \A_mantissa[8]_i_22_n_0\,
      I1 => \FSM_onehot_state[2]_i_6_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_8_n_0\
    );
\A_mantissa[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[7]_i_12_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[7]_i_9_n_0\
    );
\A_mantissa[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[8]_i_23_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[8]_i_24_n_0\,
      O => \A_mantissa[8]_i_10_n_0\
    );
\A_mantissa[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[8]_i_25_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9_n_0\,
      O => \A_mantissa[8]_i_11_n_0\
    );
\A_mantissa[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F1111"
    )
        port map (
      I0 => \A_mantissa[8]_i_22_n_0\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \A_mantissa[8]_i_26_n_0\,
      I4 => \A_mantissa[9]_i_6__0_n_0\,
      O => \A_mantissa[8]_i_12_n_0\
    );
\A_mantissa[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1016_in\,
      I3 => \Multiplier_AX/sum_exponent631013_out\,
      O => \Multiplier_AX/p_1_in777_in\
    );
\A_mantissa[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/sum_exponent58779_out\,
      I3 => \Multiplier_AX/p_1_in782_in\,
      I4 => A_sgn_reg_3(10),
      I5 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_1_in308_in\
    );
\A_mantissa[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_1_in1248_in\,
      I3 => \Multiplier_AX/sum_exponent681245_out\,
      O => \Multiplier_AX/p_1_in1011_in\
    );
\A_mantissa[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1006_in\,
      I1 => \^sum_exponent7235_out\,
      I2 => A_sgn_reg_2(12),
      I3 => \^sum_exponent8\,
      I4 => \^p_1_in144_in\,
      I5 => \^p_1_in1238_in\,
      O => p_1_in5561_in
    );
\A_mantissa[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1470_in\,
      I1 => \^sum_exponent7235_out\,
      I2 => A_sgn_reg_2(12),
      I3 => \^sum_exponent8\,
      I4 => \^p_1_in144_in\,
      I5 => \^p_1_in1702_in\,
      O => p_1_in5565_in
    );
\A_mantissa[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1934_in\,
      I1 => \^sum_exponent7235_out\,
      I2 => A_sgn_reg_2(12),
      I3 => \^sum_exponent8\,
      I4 => \^p_1_in144_in\,
      I5 => \^p_1_in2167_in\,
      O => \reg_a_reg[22]\
    );
\A_mantissa[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1702_in\,
      I1 => \^sum_exponent7235_out\,
      I2 => A_sgn_reg_2(12),
      I3 => \^sum_exponent8\,
      I4 => \^p_1_in144_in\,
      I5 => \^p_1_in1934_in\,
      O => p_1_in5566_in
    );
\A_mantissa[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1238_in\,
      I1 => \^sum_exponent7235_out\,
      I2 => A_sgn_reg_2(12),
      I3 => \^sum_exponent8\,
      I4 => \^p_1_in144_in\,
      I5 => \^p_1_in1470_in\,
      O => p_1_in5563_in
    );
\A_mantissa[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_8_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_33_n_0\,
      O => \A_mantissa[8]_i_21_n_0\
    );
\A_mantissa[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \A_mantissa[24]_i_14_n_0\,
      I1 => A_mantissa60(4),
      I2 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_6_n_0\,
      O => \A_mantissa[8]_i_22_n_0\
    );
\A_mantissa[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(3),
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[8]_i_23_n_0\
    );
\A_mantissa[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \FSM_onehot_state[2]_i_35_n_0\,
      I3 => \A_mantissa[2]_i_17_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \FSM_onehot_state[2]_i_34__0_n_0\,
      O => \A_mantissa[8]_i_24_n_0\
    );
\A_mantissa[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_mantissa60(3),
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[2]_i_17_n_0\,
      O => \A_mantissa[8]_i_25_n_0\
    );
\A_mantissa[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      O => \A_mantissa[8]_i_26_n_0\
    );
\A_mantissa[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_0_in1488_in\,
      I3 => \Multiplier_AX/p_1_in1490_in\,
      I4 => \Multiplier_AX/sum_exponent651121_out\,
      I5 => \Multiplier_AX/sum_exponent63931_out\,
      O => \Multiplier_AX/p_1_in1016_in\
    );
\A_mantissa[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent681245_out\,
      I1 => \Multiplier_AX/p_1_in1248_in\,
      I2 => A_sgn_reg_3(8),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent631013_out\
    );
\A_mantissa[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent631013_out\,
      I1 => \Multiplier_AX/p_1_in1016_in\,
      I2 => A_sgn_reg_3(9),
      I3 => A_sgn_reg_2(1),
      I4 => A_sgn_reg_2(0),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent58779_out\
    );
\A_mantissa[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \A_mantissa[8]_i_9_n_0\,
      I1 => \A_mantissa[8]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_11_n_0\,
      I4 => \A_mantissa[23]_i_9_n_0\,
      I5 => \A_mantissa[8]_i_12_n_0\,
      O => \B_exp_reg[3]_0\
    );
\A_mantissa[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1021_in\,
      I3 => \Multiplier_AX/sum_exponent58745_out\,
      O => \Multiplier_AX/p_1_in782_in\
    );
\A_mantissa[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(7),
      I2 => \Multiplier_AX/p_0_in1720_in\,
      I3 => \Multiplier_AX/p_1_in1722_in\,
      I4 => \Multiplier_AX/sum_exponent701307_out\,
      I5 => \Multiplier_AX/sum_exponent681117_out\,
      O => \Multiplier_AX/p_1_in1248_in\
    );
\A_mantissa[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent731477_out\,
      I1 => \Multiplier_AX/sum_exponent731303_out\,
      I2 => \Multiplier_AX/p_1_in1717_in\,
      I3 => \Multiplier_AX/p_0_in1715_in\,
      I4 => \Multiplier_AX/p_0_in1478_in\,
      I5 => \Multiplier_AX/p_0_in1241_in\,
      O => \Multiplier_AX/sum_exponent681245_out\
    );
\A_mantissa[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[4]_i_35_n_0\,
      O => \A_mantissa[8]_i_33_n_0\
    );
\A_mantissa[8]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in1488_in\
    );
\A_mantissa[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1725_in\,
      I1 => \Multiplier_AX/p_0_in1962_in\,
      I2 => \A_mantissa[8]_i_47_n_0\,
      I3 => \Multiplier_AX/p_1_in1722_in\,
      I4 => \Multiplier_AX/sum_exponent701307_out\,
      I5 => \Multiplier_AX/p_0_in1720_in\,
      O => \Multiplier_AX/p_1_in1490_in\
    );
\A_mantissa[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent701307_out\,
      I1 => \Multiplier_AX/p_1_in1722_in\,
      I2 => \Multiplier_AX/p_0_in1720_in\,
      I3 => \Multiplier_AX/sum_exponent681117_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent651121_out\
    );
\A_mantissa[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent681117_out\,
      I1 => \A_mantissa[8]_i_48_n_0\,
      I2 => \Multiplier_AX/p_0_in1720_in\,
      I3 => \Multiplier_AX/p_0_in1483_in\,
      I4 => \Multiplier_AX/sum_exponent681245_out\,
      I5 => \Multiplier_AX/p_0_in1246_in\,
      O => \Multiplier_AX/sum_exponent63931_out\
    );
\A_mantissa[8]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in1720_in\
    );
\A_mantissa[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1959_in\,
      I3 => \Multiplier_AX/sum_exponent721497_out\,
      O => \Multiplier_AX/p_1_in1722_in\
    );
\A_mantissa[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1717_in\,
      I1 => \Multiplier_AX/sum_exponent731303_out\,
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(6),
      O => \Multiplier_AX/sum_exponent701307_out\
    );
\A_mantissa[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent731303_out\,
      I1 => \Multiplier_AX/p_1_in1717_in\,
      I2 => \Multiplier_AX/p_0_in1715_in\,
      I3 => \Multiplier_AX/sum_exponent731477_out\,
      I4 => A_sgn_reg_2(1),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent681117_out\
    );
\A_mantissa[8]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in1715_in\
    );
\A_mantissa[8]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in1478_in\
    );
\A_mantissa[8]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(0),
      O => \Multiplier_AX/p_0_in1241_in\
    );
\A_mantissa[8]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(6),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in1725_in\
    );
\A_mantissa[8]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(5),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in1962_in\
    );
\A_mantissa[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1957_in\,
      I1 => \Multiplier_AX/sum_exponent721497_out\,
      I2 => \Multiplier_AX/p_1_in1959_in\,
      I3 => \Multiplier_AX/sum_exponent711691_out\,
      I4 => \Multiplier_AX/p_1_in2202_in\,
      I5 => \Multiplier_AX/p_0_in2200_in\,
      O => \A_mantissa[8]_i_47_n_0\
    );
\A_mantissa[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in1715_in\,
      I1 => \Multiplier_AX/sum_exponent731303_out\,
      I2 => \Multiplier_AX/p_1_in1717_in\,
      I3 => \Multiplier_AX/sum_exponent721497_out\,
      I4 => \Multiplier_AX/p_1_in1959_in\,
      I5 => \Multiplier_AX/p_0_in1957_in\,
      O => \A_mantissa[8]_i_48_n_0\
    );
\A_mantissa[8]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in1483_in\
    );
\A_mantissa[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007878"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_1_in777_in\,
      I3 => \Multiplier_AX/p_1_in308_in\,
      I4 => \^sum_exponent2\,
      O => p_1_in5555_in
    );
\A_mantissa[8]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(8),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in1246_in\
    );
\A_mantissa[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in2197_in\,
      I2 => \Multiplier_AX/p_1_in2192_in\,
      I3 => \Multiplier_AX/sum_exponent771683_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/p_1_in1959_in\
    );
\A_mantissa[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent771683_out\,
      I1 => \Multiplier_AX/p_1_in2192_in\,
      I2 => \Multiplier_AX/p_0_in2190_in\,
      I3 => \Multiplier_AX/sum_exponent751493_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/sum_exponent721497_out\
    );
\A_mantissa[8]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(5),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in1957_in\
    );
\A_mantissa[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2197_in\,
      I1 => A_sgn_reg_3(4),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent771683_out\,
      I4 => \Multiplier_AX/p_1_in2192_in\,
      I5 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent711691_out\
    );
\A_mantissa[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/p_1_in2439_in\,
      I3 => \Multiplier_AX/sum_exponent731881_out\,
      O => \Multiplier_AX/p_1_in2202_in\
    );
\A_mantissa[8]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(4),
      I1 => A_sgn_reg_2(6),
      O => \Multiplier_AX/p_0_in2200_in\
    );
\A_mantissa[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => \Multiplier_AX/p_1_in2434_in\,
      I2 => \Multiplier_AX/p_1_in2429_in\,
      I3 => \Multiplier_AX/sum_exponent791873_out\,
      I4 => A_sgn_reg_2(5),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/p_1_in2197_in\
    );
\A_mantissa[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2676_in\,
      I3 => \Multiplier_AX/sum_exponent752071_out\,
      O => \Multiplier_AX/p_1_in2439_in\
    );
\A_mantissa[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2434_in\,
      I1 => A_sgn_reg_3(3),
      I2 => A_sgn_reg_2(5),
      I3 => \Multiplier_AX/sum_exponent791873_out\,
      I4 => \Multiplier_AX/p_1_in2429_in\,
      I5 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent731881_out\
    );
\A_mantissa[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1011_in\,
      I3 => \^sum_exponent2\,
      I4 => \^p_1_in1006_in\,
      O => p_1_in5559_in
    );
\A_mantissa[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in2671_in\,
      I2 => \Multiplier_AX/p_1_in2666_in\,
      I3 => \Multiplier_AX/sum_exponent812063_out\,
      I4 => A_sgn_reg_2(6),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2434_in\
    );
\A_mantissa[8]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(10),
      I4 => \Multiplier_AX/sum_exponent772261_out\,
      O => \Multiplier_AX/p_1_in2676_in\
    );
\A_mantissa[8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2671_in\,
      I1 => A_sgn_reg_3(2),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent812063_out\,
      I4 => \Multiplier_AX/p_1_in2666_in\,
      I5 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent752071_out\
    );
\A_mantissa[8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(9),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent832253_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2671_in\
    );
\A_mantissa[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878787855FFAA00"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_1_in777_in\,
      I3 => A_sgn_reg_3(9),
      I4 => \Multiplier_AX/p_1_in1011_in\,
      I5 => \^sum_exponent2\,
      O => p_1_in5557_in
    );
\A_mantissa[8]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in313_in\,
      I3 => \^sum_exponent2\,
      I4 => \Multiplier_AX/p_1_in308_in\,
      O => p_1_in5553_in
    );
\A_mantissa[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_8_n_0\,
      I1 => \A_mantissa[9]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_21_n_0\,
      I4 => \A_mantissa[8]_i_22_n_0\,
      O => \A_mantissa[8]_i_9_n_0\
    );
\A_mantissa[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[9]_i_2_n_0\,
      I1 => \A_mantissa_reg[9]_0\,
      I2 => \^carry14284_out\,
      I3 => z_sign1,
      I4 => \^carry14281_out\,
      I5 => \^q\(0),
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[11]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_9_n_0\,
      O => \A_mantissa[9]_i_10_n_0\
    );
\A_mantissa[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(1),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_1_in550_in\,
      I3 => \Multiplier_AX/sum_exponent53547_out\,
      O => \Multiplier_AX/p_1_in313_in\
    );
\A_mantissa[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(2),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_0_in1024_in\,
      I3 => \Multiplier_AX/p_1_in1026_in\,
      I4 => \Multiplier_AX/sum_exponent55749_out\,
      I5 => \Multiplier_AX/sum_exponent53559_out\,
      O => \Multiplier_AX/p_1_in550_in\
    );
\A_mantissa[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent58779_out\,
      I1 => \Multiplier_AX/sum_exponent58745_out\,
      I2 => \Multiplier_AX/p_1_in1021_in\,
      I3 => \Multiplier_AX/p_0_in1019_in\,
      I4 => \Multiplier_AX/p_0_in780_in\,
      I5 => \Multiplier_AX/p_0_in543_in\,
      O => \Multiplier_AX/sum_exponent53547_out\
    );
\A_mantissa[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(3),
      O => \Multiplier_AX/p_0_in1024_in\
    );
\A_mantissa[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(4),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_0_in1498_in\,
      I3 => \Multiplier_AX/p_1_in1500_in\,
      I4 => \Multiplier_AX/sum_exponent591129_out\,
      I5 => \Multiplier_AX/sum_exponent57939_out\,
      O => \Multiplier_AX/p_1_in1026_in\
    );
\A_mantissa[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1021_in\,
      I1 => \Multiplier_AX/sum_exponent58745_out\,
      I2 => A_sgn_reg_2(2),
      I3 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent55749_out\
    );
\A_mantissa[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent58745_out\,
      I1 => \Multiplier_AX/p_1_in1021_in\,
      I2 => \Multiplier_AX/p_0_in1019_in\,
      I3 => \Multiplier_AX/sum_exponent58779_out\,
      I4 => A_sgn_reg_2(1),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent53559_out\
    );
\A_mantissa[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1016_in\,
      I1 => \Multiplier_AX/sum_exponent631013_out\,
      I2 => A_sgn_reg_2(1),
      I3 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent58745_out\
    );
\A_mantissa[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => A_sgn_reg_2(3),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_0_in1493_in\,
      I3 => \Multiplier_AX/p_1_in1495_in\,
      I4 => \Multiplier_AX/sum_exponent621125_out\,
      I5 => \Multiplier_AX/sum_exponent60935_out\,
      O => \Multiplier_AX/p_1_in1021_in\
    );
\A_mantissa[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0F00"
    )
        port map (
      I0 => \A_mantissa[9]_i_4__0_n_0\,
      I1 => \A_mantissa[9]_i_5__0_n_0\,
      I2 => \A_mantissa[9]_i_6__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      I4 => \A_mantissa[9]_i_7__0_n_0\,
      O => \A_mantissa[9]_i_2_n_0\
    );
\A_mantissa[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(9),
      I1 => A_sgn_reg_2(2),
      O => \Multiplier_AX/p_0_in1019_in\
    );
\A_mantissa[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(1),
      O => \Multiplier_AX/p_0_in780_in\
    );
\A_mantissa[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(0),
      O => \Multiplier_AX/p_0_in543_in\
    );
\A_mantissa[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(5),
      O => \Multiplier_AX/p_0_in1498_in\
    );
\A_mantissa[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1737_in\,
      I3 => \Multiplier_AX/sum_exponent611319_out\,
      O => \Multiplier_AX/p_1_in1500_in\
    );
\A_mantissa[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1495_in\,
      I1 => \Multiplier_AX/sum_exponent621125_out\,
      I2 => A_sgn_reg_2(4),
      I3 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent591129_out\
    );
\A_mantissa[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent621125_out\,
      I1 => \Multiplier_AX/p_1_in1495_in\,
      I2 => \Multiplier_AX/p_0_in1493_in\,
      I3 => \Multiplier_AX/sum_exponent60935_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/sum_exponent57939_out\
    );
\A_mantissa[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(7),
      I1 => A_sgn_reg_2(4),
      O => \Multiplier_AX/p_0_in1493_in\
    );
\A_mantissa[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => \Multiplier_AX/p_1_in1732_in\,
      I2 => \Multiplier_AX/p_1_in1727_in\,
      I3 => \Multiplier_AX/sum_exponent671311_out\,
      I4 => A_sgn_reg_2(4),
      I5 => A_sgn_reg_3(6),
      O => \Multiplier_AX/p_1_in1495_in\
    );
\A_mantissa[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent671311_out\,
      I1 => \Multiplier_AX/p_1_in1727_in\,
      I2 => \Multiplier_AX/p_0_in1725_in\,
      I3 => \Multiplier_AX/sum_exponent651121_out\,
      I4 => A_sgn_reg_2(3),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent621125_out\
    );
\A_mantissa[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent651121_out\,
      I1 => \Multiplier_AX/p_1_in1490_in\,
      I2 => \Multiplier_AX/p_0_in1488_in\,
      I3 => \Multiplier_AX/sum_exponent63931_out\,
      I4 => A_sgn_reg_2(2),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/sum_exponent60935_out\
    );
\A_mantissa[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1974_in\,
      I3 => \Multiplier_AX/sum_exponent631509_out\,
      O => \Multiplier_AX/p_1_in1737_in\
    );
\A_mantissa[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1732_in\,
      I1 => A_sgn_reg_3(6),
      I2 => A_sgn_reg_2(4),
      I3 => \Multiplier_AX/sum_exponent671311_out\,
      I4 => \Multiplier_AX/p_1_in1727_in\,
      I5 => A_sgn_reg_2(5),
      O => \Multiplier_AX/sum_exponent611319_out\
    );
\A_mantissa[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => \Multiplier_AX/p_1_in1969_in\,
      I2 => \Multiplier_AX/p_1_in1964_in\,
      I3 => \Multiplier_AX/sum_exponent691501_out\,
      I4 => A_sgn_reg_2(5),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/p_1_in1732_in\
    );
\A_mantissa[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(5),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1964_in\,
      I3 => \Multiplier_AX/sum_exponent691501_out\,
      O => \Multiplier_AX/p_1_in1727_in\
    );
\A_mantissa[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1722_in\,
      I1 => \Multiplier_AX/sum_exponent701307_out\,
      I2 => A_sgn_reg_2(3),
      I3 => A_sgn_reg_3(6),
      O => \Multiplier_AX/sum_exponent671311_out\
    );
\A_mantissa[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/p_1_in2212_in\,
      I3 => \Multiplier_AX/sum_exponent651699_out\,
      O => \Multiplier_AX/p_1_in1974_in\
    );
\A_mantissa[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1969_in\,
      I1 => A_sgn_reg_3(5),
      I2 => A_sgn_reg_2(5),
      I3 => \Multiplier_AX/sum_exponent691501_out\,
      I4 => \Multiplier_AX/p_1_in1964_in\,
      I5 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent631509_out\
    );
\A_mantissa[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(7),
      I1 => \Multiplier_AX/p_1_in2207_in\,
      I2 => \Multiplier_AX/p_1_in2202_in\,
      I3 => \Multiplier_AX/sum_exponent711691_out\,
      I4 => A_sgn_reg_2(6),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/p_1_in1969_in\
    );
\A_mantissa[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(6),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/p_1_in2202_in\,
      I3 => \Multiplier_AX/sum_exponent711691_out\,
      O => \Multiplier_AX/p_1_in1964_in\
    );
\A_mantissa[9]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1959_in\,
      I1 => \Multiplier_AX/sum_exponent721497_out\,
      I2 => A_sgn_reg_2(4),
      I3 => A_sgn_reg_3(5),
      O => \Multiplier_AX/sum_exponent691501_out\
    );
\A_mantissa[9]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/p_1_in2449_in\,
      I3 => \Multiplier_AX/sum_exponent671889_out\,
      O => \Multiplier_AX/p_1_in2212_in\
    );
\A_mantissa[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2207_in\,
      I1 => A_sgn_reg_3(4),
      I2 => A_sgn_reg_2(6),
      I3 => \Multiplier_AX/sum_exponent711691_out\,
      I4 => \Multiplier_AX/p_1_in2202_in\,
      I5 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent651699_out\
    );
\A_mantissa[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in2444_in\,
      I2 => \Multiplier_AX/p_1_in2439_in\,
      I3 => \Multiplier_AX/sum_exponent731881_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/p_1_in2207_in\
    );
\A_mantissa[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => \Multiplier_AX/p_1_in2681_in\,
      I2 => \Multiplier_AX/p_1_in2676_in\,
      I3 => \Multiplier_AX/sum_exponent752071_out\,
      I4 => A_sgn_reg_2(8),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2444_in\
    );
\A_mantissa[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47004700FF000000"
    )
        port map (
      I0 => \A_mantissa[12]_i_8_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_8_n_0\,
      I3 => \A_mantissa[24]_i_8_n_0\,
      I4 => \A_mantissa[9]_i_10_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[9]_i_4__0_n_0\
    );
\A_mantissa[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[10]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_9_n_0\,
      I4 => \A_mantissa[8]_i_10_n_0\,
      I5 => \A_mantissa[23]_i_9_n_0\,
      O => \A_mantissa[9]_i_5__0_n_0\
    );
\A_mantissa[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_8_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[9]_i_6__0_n_0\
    );
\A_mantissa[9]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(6),
      I4 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      O => \A_mantissa[9]_i_7__0_n_0\
    );
\A_mantissa[9]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA7878"
    )
        port map (
      I0 => A_sgn_reg_2(0),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in313_in\,
      I3 => \Multiplier_AX/p_1_in107_in\,
      I4 => \^sum_exponent2\,
      O => p_1_in5551_in
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(9),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(10),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(11),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(12),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(13),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(14),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(15),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(16),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(23),
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[2]_i_7_n_0\,
      CO(3) => \A_mantissa_reg[24]_i_11_n_0\,
      CO(2) => \A_mantissa_reg[24]_i_11_n_1\,
      CO(1) => \A_mantissa_reg[24]_i_11_n_2\,
      CO(0) => \A_mantissa_reg[24]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa[24]_i_20__0_n_0\,
      S(2) => \A_mantissa[24]_i_21__0_n_0\,
      S(1) => \A_mantissa[24]_i_22__0_n_0\,
      S(0) => \A_mantissa[24]_i_23__0_n_0\
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => \A_mantissa_reg[20]_0\(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_sgn_reg_3(21),
      I1 => A_sgn_reg_2(21),
      O => z_sign0
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => A_sgn_reg_1,
      Q => \^a_sgn_reg_0\,
      R => '0'
    );
\B_exp[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_1(12),
      I2 => B_sgn_reg_2(12),
      I3 => \Multiplier_BY/p_1_in373_in\,
      I4 => \Multiplier_BY/sum_exponent13227_out\,
      I5 => \Multiplier_BY/sum_exponent11\,
      O => \Multiplier_BY/carry1165_out\
    );
\B_exp[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent12421_out\,
      I1 => \Multiplier_BY/p_1_in373_in\,
      I2 => \Multiplier_BY/sum_exponent13227_out\,
      I3 => B_sgn_reg_1(12),
      I4 => B_sgn_reg_2(12),
      O => \^p_1_in144_in_13\
    );
\B_exp[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEC8C888"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent12421_out\,
      I1 => B_sgn_reg_2(12),
      I2 => B_sgn_reg_1(12),
      I3 => \Multiplier_BY/sum_exponent13227_out\,
      I4 => \Multiplier_BY/p_1_in373_in\,
      O => \^sum_exponent7235_out_39\
    );
\B_exp[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in138_in\,
      I1 => \Multiplier_BY/sum_exponent14\,
      I2 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent11\
    );
\B_exp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880E007E0070778"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in373_in\,
      I1 => \Multiplier_BY/sum_exponent13227_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(12),
      I4 => \^sum_exponent8_14\,
      I5 => \Multiplier_BY/sum_exponent12421_out\,
      O => p_1_in5570_in_15
    );
\B_exp[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in138_in\,
      I2 => \Multiplier_BY/sum_exponent14\,
      I3 => \Multiplier_BY/carry1165_out\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5525_in_10
    );
\B_exp[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \^p_1_in144_in_13\,
      I2 => \^sum_exponent8_14\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/carry1165_out\,
      O => p_1_in5522_in_12
    );
\B_exp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535FACA06CA06CA0"
    )
        port map (
      I0 => B_sgn_reg_2(2),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_1(0),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(0),
      O => p_1_in2399_in_48
    );
\B_exp[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEAAAA8888000"
    )
        port map (
      I0 => B_sgn_reg_1(15),
      I1 => B_sgn_reg_2(14),
      I2 => B_sgn_reg_1(13),
      I3 => B_sgn_reg_2(13),
      I4 => B_sgn_reg_1(14),
      I5 => B_sgn_reg_2(15),
      O => \^sum_exponent254259_out_30\
    );
\B_exp[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn_reg_2(13),
      I1 => B_sgn_reg_1(13),
      O => sum_exponent10_22
    );
\B_exp[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => B_sgn_reg_2(14),
      I1 => B_sgn_reg_1(14),
      I2 => B_sgn_reg_1(13),
      I3 => B_sgn_reg_2(13),
      O => sum_exponent103407_out_35
    );
\B_exp[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996969696666666"
    )
        port map (
      I0 => B_sgn_reg_2(15),
      I1 => B_sgn_reg_1(15),
      I2 => B_sgn_reg_1(14),
      I3 => B_sgn_reg_2(13),
      I4 => B_sgn_reg_1(13),
      I5 => B_sgn_reg_2(14),
      O => sum_exponent103410_out_33
    );
\B_exp[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => B_sgn_reg_2(17),
      I1 => B_sgn_reg_1(17),
      I2 => B_sgn_reg_1(16),
      I3 => \^sum_exponent254259_out_30\,
      I4 => B_sgn_reg_2(16),
      O => sum_exponent103416_out_31
    );
\B_exp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^carry14284_out_49\,
      I1 => reset,
      I2 => start,
      I3 => \^q\(0),
      O => \B_exp[7]_i_1_n_0\
    );
\B_exp[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B_sgn_reg_2(18),
      I1 => B_sgn_reg_1(18),
      I2 => \^sum_exponent194267_out_26\,
      O => sum_exponent103419_out_29
    );
\B_exp_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[0]_0\,
      Q => B_exp(0),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[1]_0\,
      Q => B_exp(1),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[2]_0\,
      Q => B_exp(2),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[3]_2\,
      Q => B_exp(3),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[4]_0\,
      Q => B_exp(4),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[5]_0\,
      Q => B_exp(5),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[6]_0\,
      Q => B_exp(6),
      S => \B_exp[7]_i_1_n_0\
    );
\B_exp_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^a_exp0\,
      D => \B_exp_reg[7]_0\,
      Q => B_exp(7),
      S => \B_exp[7]_i_1_n_0\
    );
\B_mantissa[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_23_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_24_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_36_n_0\,
      I5 => \B_mantissa[0]_i_11_n_0\,
      O => \B_mantissa[0]_i_10_n_0\
    );
\B_mantissa[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_11_n_0\
    );
\B_mantissa[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E200E20000"
    )
        port map (
      I0 => \B_mantissa[0]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_25_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => B_mantissa60(0),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \B_mantissa[1]_i_6_n_0\,
      O => \B_mantissa_reg[0]_1\
    );
\B_mantissa[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/sum_exponent982638_out\,
      I3 => \Multiplier_BY/p_1_in2641_in\,
      I4 => B_sgn_reg_2(2),
      I5 => B_sgn_reg_1(1),
      O => \^p_1_in2167_in_40\
    );
\B_mantissa[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[0]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[1]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[0]_i_6_n_0\
    );
\B_mantissa[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => B_sgn_reg_1(18),
      I1 => \^sum_exponent194267_out_26\,
      I2 => B_sgn_reg_2(18),
      O => sum_exponent164271_out_28
    );
\B_mantissa[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088000000000000"
    )
        port map (
      I0 => B_sgn_reg_2(1),
      I1 => B_sgn_reg_1(1),
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(0),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/sum_exponent982638_out\
    );
\B_mantissa[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D288D88878887888"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(3),
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_1_in2641_in\
    );
\B_mantissa[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_10_n_0\
    );
\B_mantissa[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[10]_i_4_n_0\,
      I1 => \B_mantissa[10]_i_5__0_n_0\,
      I2 => \B_mantissa[10]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      I5 => \B_mantissa[10]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_10\
    );
\B_mantissa[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[12]_i_8_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_8_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[11]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[10]_i_4_n_0\
    );
\B_mantissa[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[11]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_19_n_0\,
      I4 => \B_mantissa[24]_i_6_n_0\,
      I5 => \B_mantissa[10]_i_9_n_0\,
      O => \B_mantissa[10]_i_5__0_n_0\
    );
\B_mantissa[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(0),
      O => \B_mantissa[10]_i_6_n_0\
    );
\B_mantissa[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => \B_mantissa[23]_i_10_n_0\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_13_n_0\,
      O => \B_mantissa[10]_i_7_n_0\
    );
\B_mantissa[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_10_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[10]_i_8_n_0\
    );
\B_mantissa[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[8]_i_24_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_12_n_0\,
      O => \B_mantissa[10]_i_9_n_0\
    );
\B_mantissa[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[11]_i_11_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[11]_i_10_n_0\
    );
\B_mantissa[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[11]_i_11_n_0\
    );
\B_mantissa[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \B_mantissa[11]_i_4__0_n_0\,
      I1 => \B_mantissa[11]_i_5__0_n_0\,
      I2 => \B_mantissa[11]_i_6__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => \B_mantissa[11]_i_7_n_0\,
      O => \B_mantissa_reg[11]_0\
    );
\B_mantissa[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[12]_i_8_n_0\,
      I3 => \B_mantissa[11]_i_8_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[11]_i_4__0_n_0\
    );
\B_mantissa[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \B_mantissa[11]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_19_n_0\,
      I4 => \B_mantissa[24]_i_6_n_0\,
      I5 => \B_mantissa[12]_i_9_n_0\,
      O => \B_mantissa[11]_i_5__0_n_0\
    );
\B_mantissa[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[11]_i_6__0_n_0\
    );
\B_mantissa[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => \B_mantissa[23]_i_10_n_0\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_13_n_0\,
      O => \B_mantissa[11]_i_7_n_0\
    );
\B_mantissa[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[13]_i_27_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_10_n_0\,
      O => \B_mantissa[11]_i_8_n_0\
    );
\B_mantissa[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \FSM_onehot_state[2]_i_45_n_0\,
      O => \B_mantissa[11]_i_9_n_0\
    );
\B_mantissa[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => B_mantissa60(4),
      I3 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[12]_i_10_n_0\
    );
\B_mantissa[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[12]_i_11_n_0\
    );
\B_mantissa[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \FSM_onehot_state[2]_i_45_n_0\,
      O => \B_mantissa[12]_i_12_n_0\
    );
\B_mantissa[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[12]_i_4__0_n_0\,
      I1 => \B_mantissa[12]_i_5__0_n_0\,
      I2 => \B_mantissa[12]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      I5 => \B_mantissa[12]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_13\
    );
\B_mantissa[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[12]_i_8_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_18_n_0\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[12]_i_4__0_n_0\
    );
\B_mantissa[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[13]_i_19_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_9_n_0\,
      I4 => \B_mantissa[24]_i_6_n_0\,
      I5 => \B_mantissa[12]_i_9_n_0\,
      O => \B_mantissa[12]_i_5__0_n_0\
    );
\B_mantissa[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA880002AA8000"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_6_n_0\
    );
\B_mantissa[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => \B_mantissa[24]_i_13_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[23]_i_10_n_0\,
      O => \B_mantissa[12]_i_7_n_0\
    );
\B_mantissa[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[12]_i_11_n_0\,
      O => \B_mantissa[12]_i_8_n_0\
    );
\B_mantissa[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[12]_i_12_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_15_n_0\,
      O => \B_mantissa[12]_i_9_n_0\
    );
\B_mantissa[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \B_mantissa[13]_i_19_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_9_n_0\,
      I4 => \B_mantissa[24]_i_6_n_0\,
      I5 => \B_mantissa[14]_i_12_n_0\,
      O => \B_mantissa[13]_i_10_n_0\
    );
\B_mantissa[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[13]_i_11_n_0\
    );
\B_mantissa[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555D5D5D55"
    )
        port map (
      I0 => \B_mantissa[23]_i_6_n_0\,
      I1 => B_mantissa60(3),
      I2 => \FSM_onehot_state[2]_i_25_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(2),
      O => \B_mantissa[13]_i_12_n_0\
    );
\B_mantissa[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in328_in\,
      I3 => \Multiplier_BY/sum_exponent40191_out\,
      O => \Multiplier_BY/p_1_in114_in\
    );
\B_mantissa[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent43187_out\,
      I1 => \Multiplier_BY/p_1_in323_in\,
      I2 => B_sgn_reg_2(12),
      I3 => B_sgn_reg_1(2),
      I4 => \Multiplier_BY/sum_exponent43108_out\,
      I5 => B_sgn_reg_1(1),
      O => \Multiplier_BY/sum_exponent38\
    );
\B_mantissa[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in333_in\,
      I3 => \Multiplier_BY/sum_exponent37195_out\,
      I4 => B_sgn_reg_1(3),
      I5 => \Multiplier_BY/sum_exponent3538_out\,
      O => \Multiplier_BY/carry1141_out\
    );
\B_mantissa[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in318_in\,
      I3 => \Multiplier_BY/sum_exponent48315_out\,
      O => \Multiplier_BY/p_1_in107_in\
    );
\B_mantissa[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in323_in\,
      I3 => \Multiplier_BY/sum_exponent43187_out\,
      I4 => B_sgn_reg_1(1),
      I5 => \Multiplier_BY/sum_exponent43108_out\,
      O => \Multiplier_BY/carry1135_out\
    );
\B_mantissa[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[13]_i_27_n_0\,
      O => \B_mantissa[13]_i_18_n_0\
    );
\B_mantissa[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \FSM_onehot_state[2]_i_45_n_0\,
      O => \B_mantissa[13]_i_19_n_0\
    );
\B_mantissa[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_0_in800_in\,
      I3 => \Multiplier_BY/p_1_in802_in\,
      I4 => \Multiplier_BY/sum_exponent44571_out\,
      I5 => \Multiplier_BY/sum_exponent42381_out\,
      O => \Multiplier_BY/p_1_in328_in\
    );
\B_mantissa[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in323_in\,
      I1 => \Multiplier_BY/sum_exponent43187_out\,
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent40191_out\
    );
\B_mantissa[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in318_in\,
      I1 => \Multiplier_BY/sum_exponent48315_out\,
      I2 => B_sgn_reg_1(1),
      I3 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent43187_out\
    );
\B_mantissa[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_0_in795_in\,
      I3 => \Multiplier_BY/p_1_in797_in\,
      I4 => \Multiplier_BY/sum_exponent47567_out\,
      I5 => \Multiplier_BY/sum_exponent45377_out\,
      O => \Multiplier_BY/p_1_in323_in\
    );
\B_mantissa[13]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96660000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent48315_out\,
      I1 => \Multiplier_BY/p_1_in318_in\,
      I2 => B_sgn_reg_2(12),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      O => \Multiplier_BY/sum_exponent43108_out\
    );
\B_mantissa[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_0_in790_in\,
      I3 => \Multiplier_BY/p_1_in792_in\,
      I4 => \Multiplier_BY/sum_exponent50563_out\,
      I5 => \Multiplier_BY/sum_exponent48373_out\,
      O => \Multiplier_BY/p_1_in318_in\
    );
\B_mantissa[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent53547_out\,
      I1 => \Multiplier_BY/p_1_in550_in\,
      I2 => B_sgn_reg_2(11),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent48315_out\
    );
\B_mantissa[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[21]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[13]_i_27_n_0\
    );
\B_mantissa[13]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in800_in\
    );
\B_mantissa[13]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1041_in\,
      I3 => \Multiplier_BY/sum_exponent46761_out\,
      O => \Multiplier_BY/p_1_in802_in\
    );
\B_mantissa[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \B_mantissa[13]_i_9__0_n_0\,
      I1 => \B_mantissa[13]_i_10_n_0\,
      I2 => \B_mantissa[13]_i_11_n_0\,
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => \B_mantissa[13]_i_12_n_0\,
      O => \B_mantissa_reg[13]_0\
    );
\B_mantissa[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in797_in\,
      I1 => \Multiplier_BY/sum_exponent47567_out\,
      I2 => B_sgn_reg_1(4),
      I3 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent44571_out\
    );
\B_mantissa[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent47567_out\,
      I1 => \Multiplier_BY/p_1_in797_in\,
      I2 => \Multiplier_BY/p_0_in795_in\,
      I3 => \Multiplier_BY/sum_exponent45377_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent42381_out\
    );
\B_mantissa[13]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in795_in\
    );
\B_mantissa[13]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in1036_in\,
      I2 => \Multiplier_BY/p_1_in1031_in\,
      I3 => \Multiplier_BY/sum_exponent52753_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(9),
      O => \Multiplier_BY/p_1_in797_in\
    );
\B_mantissa[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent52753_out\,
      I1 => \Multiplier_BY/p_1_in1031_in\,
      I2 => \Multiplier_BY/p_0_in1029_in\,
      I3 => \Multiplier_BY/sum_exponent50563_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent47567_out\
    );
\B_mantissa[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent50563_out\,
      I1 => \Multiplier_BY/p_1_in792_in\,
      I2 => \Multiplier_BY/p_0_in790_in\,
      I3 => \Multiplier_BY/sum_exponent48373_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent45377_out\
    );
\B_mantissa[13]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in790_in\
    );
\B_mantissa[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1029_in\,
      I1 => \Multiplier_BY/p_0_in1266_in\,
      I2 => \B_mantissa[13]_i_47_n_0\,
      I3 => \Multiplier_BY/p_1_in1026_in\,
      I4 => \Multiplier_BY/sum_exponent55749_out\,
      I5 => \Multiplier_BY/p_0_in1024_in\,
      O => \Multiplier_BY/p_1_in792_in\
    );
\B_mantissa[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent55749_out\,
      I1 => \Multiplier_BY/p_1_in1026_in\,
      I2 => \Multiplier_BY/p_0_in1024_in\,
      I3 => \Multiplier_BY/sum_exponent53559_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent50563_out\
    );
\B_mantissa[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent53559_out\,
      I1 => \B_mantissa[13]_i_48_n_0\,
      I2 => \Multiplier_BY/p_0_in1024_in\,
      I3 => \Multiplier_BY/p_0_in785_in\,
      I4 => \Multiplier_BY/sum_exponent53547_out\,
      I5 => \Multiplier_BY/p_0_in548_in\,
      O => \Multiplier_BY/sum_exponent48373_out\
    );
\B_mantissa[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in1278_in\,
      I2 => \Multiplier_BY/p_1_in1273_in\,
      I3 => \Multiplier_BY/sum_exponent51947_out\,
      I4 => B_sgn_reg_1(6),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/p_1_in1041_in\
    );
\B_mantissa[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1036_in\,
      I1 => B_sgn_reg_2(9),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent52753_out\,
      I4 => \Multiplier_BY/p_1_in1031_in\,
      I5 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent46761_out\
    );
\B_mantissa[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1271_in\,
      I1 => \Multiplier_BY/p_0_in1508_in\,
      I2 => \B_mantissa[13]_i_56_n_0\,
      I3 => \Multiplier_BY/p_1_in1268_in\,
      I4 => \Multiplier_BY/sum_exponent54943_out\,
      I5 => \Multiplier_BY/p_0_in1266_in\,
      O => \Multiplier_BY/p_1_in1036_in\
    );
\B_mantissa[13]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_1_in1268_in\,
      I3 => \Multiplier_BY/sum_exponent54943_out\,
      O => \Multiplier_BY/p_1_in1031_in\
    );
\B_mantissa[13]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1026_in\,
      I1 => \Multiplier_BY/sum_exponent55749_out\,
      I2 => B_sgn_reg_1(3),
      I3 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent52753_out\
    );
\B_mantissa[13]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in1029_in\
    );
\B_mantissa[13]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in1266_in\
    );
\B_mantissa[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1261_in\,
      I1 => \Multiplier_BY/sum_exponent57939_out\,
      I2 => \Multiplier_BY/p_1_in1263_in\,
      I3 => \Multiplier_BY/sum_exponent561133_out\,
      I4 => \Multiplier_BY/p_1_in1505_in\,
      I5 => \Multiplier_BY/p_0_in1503_in\,
      O => \B_mantissa[13]_i_47_n_0\
    );
\B_mantissa[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1019_in\,
      I1 => \Multiplier_BY/sum_exponent58745_out\,
      I2 => \Multiplier_BY/p_1_in1021_in\,
      I3 => \Multiplier_BY/sum_exponent57939_out\,
      I4 => \Multiplier_BY/p_1_in1263_in\,
      I5 => \Multiplier_BY/p_0_in1261_in\,
      O => \B_mantissa[13]_i_48_n_0\
    );
\B_mantissa[13]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in785_in\
    );
\B_mantissa[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => \Multiplier_BY/p_1_in114_in\,
      I2 => \Multiplier_BY/sum_exponent38\,
      I3 => \Multiplier_BY/carry1141_out\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5545_in_4
    );
\B_mantissa[13]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in548_in\
    );
\B_mantissa[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in1515_in\,
      I2 => \Multiplier_BY/p_1_in1510_in\,
      I3 => \Multiplier_BY/sum_exponent531137_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/p_1_in1278_in\
    );
\B_mantissa[13]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(7),
      I2 => \Multiplier_BY/p_1_in1510_in\,
      I3 => \Multiplier_BY/sum_exponent531137_out\,
      O => \Multiplier_BY/p_1_in1273_in\
    );
\B_mantissa[13]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1268_in\,
      I1 => \Multiplier_BY/sum_exponent54943_out\,
      I2 => B_sgn_reg_1(5),
      I3 => B_sgn_reg_2(8),
      O => \Multiplier_BY/sum_exponent51947_out\
    );
\B_mantissa[13]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in1271_in\
    );
\B_mantissa[13]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in1508_in\
    );
\B_mantissa[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1503_in\,
      I1 => \Multiplier_BY/sum_exponent561133_out\,
      I2 => \Multiplier_BY/p_1_in1505_in\,
      I3 => \Multiplier_BY/sum_exponent551327_out\,
      I4 => \Multiplier_BY/p_1_in1747_in\,
      I5 => \Multiplier_BY/p_0_in1745_in\,
      O => \B_mantissa[13]_i_56_n_0\
    );
\B_mantissa[13]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => \Multiplier_BY/p_1_in1505_in\,
      I2 => \Multiplier_BY/p_1_in1500_in\,
      I3 => \Multiplier_BY/sum_exponent591129_out\,
      I4 => B_sgn_reg_1(5),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/p_1_in1268_in\
    );
\B_mantissa[13]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent591129_out\,
      I1 => \Multiplier_BY/p_1_in1500_in\,
      I2 => \Multiplier_BY/p_0_in1498_in\,
      I3 => \Multiplier_BY/sum_exponent57939_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/sum_exponent54943_out\
    );
\B_mantissa[13]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in1261_in\
    );
\B_mantissa[13]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F066"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => \Multiplier_BY/p_1_in107_in\,
      I2 => \Multiplier_BY/carry1135_out\,
      I3 => \^sum_exponent2_1\,
      O => p_1_in5549_in_3
    );
\B_mantissa[13]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1498_in\,
      I1 => \Multiplier_BY/p_0_in1735_in\,
      I2 => \B_mantissa[13]_i_71_n_0\,
      I3 => \Multiplier_BY/p_1_in1495_in\,
      I4 => \Multiplier_BY/sum_exponent621125_out\,
      I5 => \Multiplier_BY/p_0_in1493_in\,
      O => \Multiplier_BY/p_1_in1263_in\
    );
\B_mantissa[13]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[13]_i_71_n_0\,
      I1 => \Multiplier_BY/p_0_in1735_in\,
      I2 => \Multiplier_BY/p_0_in1493_in\,
      I3 => \Multiplier_BY/sum_exponent621125_out\,
      I4 => \Multiplier_BY/p_1_in1495_in\,
      I5 => \Multiplier_BY/p_0_in1498_in\,
      O => \Multiplier_BY/sum_exponent561133_out\
    );
\B_mantissa[13]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in1742_in\,
      I2 => \Multiplier_BY/p_1_in1737_in\,
      I3 => \Multiplier_BY/sum_exponent611319_out\,
      I4 => B_sgn_reg_1(6),
      I5 => B_sgn_reg_2(6),
      O => \Multiplier_BY/p_1_in1505_in\
    );
\B_mantissa[13]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in1503_in\
    );
\B_mantissa[13]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => \Multiplier_BY/p_1_in1752_in\,
      I2 => \Multiplier_BY/p_1_in1747_in\,
      I3 => \Multiplier_BY/sum_exponent551327_out\,
      I4 => B_sgn_reg_1(8),
      I5 => B_sgn_reg_2(6),
      O => \Multiplier_BY/p_1_in1515_in\
    );
\B_mantissa[13]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1747_in\,
      I3 => \Multiplier_BY/sum_exponent551327_out\,
      O => \Multiplier_BY/p_1_in1510_in\
    );
\B_mantissa[13]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1505_in\,
      I1 => B_sgn_reg_2(7),
      I2 => B_sgn_reg_1(5),
      I3 => \Multiplier_BY/sum_exponent591129_out\,
      I4 => \Multiplier_BY/p_1_in1500_in\,
      I5 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent531137_out\
    );
\B_mantissa[13]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1742_in\,
      I1 => B_sgn_reg_2(6),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent611319_out\,
      I4 => \Multiplier_BY/p_1_in1737_in\,
      I5 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent551327_out\
    );
\B_mantissa[13]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1984_in\,
      I3 => \Multiplier_BY/sum_exponent571517_out\,
      O => \Multiplier_BY/p_1_in1747_in\
    );
\B_mantissa[13]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(8),
      O => \Multiplier_BY/p_0_in1745_in\
    );
\B_mantissa[13]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in1735_in\
    );
\B_mantissa[13]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1730_in\,
      I1 => \Multiplier_BY/sum_exponent641315_out\,
      I2 => \Multiplier_BY/p_1_in1732_in\,
      I3 => \Multiplier_BY/sum_exponent631509_out\,
      I4 => \Multiplier_BY/p_1_in1974_in\,
      I5 => \Multiplier_BY/p_0_in1972_in\,
      O => \B_mantissa[13]_i_71_n_0\
    );
\B_mantissa[13]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in1979_in\,
      I2 => \Multiplier_BY/p_1_in1974_in\,
      I3 => \Multiplier_BY/sum_exponent631509_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/p_1_in1742_in\
    );
\B_mantissa[13]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in1730_in\
    );
\B_mantissa[13]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[8]_i_45_n_0\,
      I1 => \Multiplier_BY/p_0_in1962_in\,
      I2 => \Multiplier_BY/p_0_in1720_in\,
      I3 => \Multiplier_BY/sum_exponent701307_out\,
      I4 => \Multiplier_BY/p_1_in1722_in\,
      I5 => \Multiplier_BY/p_0_in1725_in\,
      O => \Multiplier_BY/sum_exponent641315_out\
    );
\B_mantissa[13]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(5),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in1972_in\
    );
\B_mantissa[13]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => \Multiplier_BY/p_1_in2217_in\,
      I2 => \Multiplier_BY/p_1_in2212_in\,
      I3 => \Multiplier_BY/sum_exponent651699_out\,
      I4 => B_sgn_reg_1(8),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/p_1_in1979_in\
    );
\B_mantissa[13]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => \Multiplier_BY/p_1_in114_in\,
      I2 => \Multiplier_BY/sum_exponent38\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/carry1135_out\,
      O => p_1_in5547_in_5
    );
\B_mantissa[13]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => \Multiplier_BY/p_1_in120_in\,
      I2 => \Multiplier_BY/sum_exponent32\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/carry1141_out\,
      O => p_1_in5543_in_7
    );
\B_mantissa[13]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_11_n_0\,
      I3 => \B_mantissa[13]_i_18_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[13]_i_9__0_n_0\
    );
\B_mantissa[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[14]_i_2_n_0\,
      I1 => \B_mantissa_reg[14]_0\,
      I2 => \^carry14284_out_49\,
      I3 => z_sign1_50,
      I4 => \^carry14281_out_37\,
      I5 => \^q\(0),
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_10_n_0\
    );
\B_mantissa[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[14]_i_11_n_0\
    );
\B_mantissa[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[14]_i_15_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_10_n_0\,
      O => \B_mantissa[14]_i_12_n_0\
    );
\B_mantissa[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in338_in\,
      I2 => \Multiplier_BY/p_1_in333_in\,
      I3 => \Multiplier_BY/sum_exponent37195_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(12),
      O => \Multiplier_BY/p_1_in120_in\
    );
\B_mantissa[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent37195_out\,
      I1 => \Multiplier_BY/p_1_in333_in\,
      I2 => B_sgn_reg_2(12),
      I3 => B_sgn_reg_1(4),
      I4 => \Multiplier_BY/sum_exponent3538_out\,
      I5 => B_sgn_reg_1(3),
      O => \Multiplier_BY/sum_exponent32\
    );
\B_mantissa[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \FSM_onehot_state[2]_i_45_n_0\,
      O => \B_mantissa[14]_i_15_n_0\
    );
\B_mantissa[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in573_in\,
      I1 => \Multiplier_BY/p_0_in810_in\,
      I2 => \B_mantissa[14]_i_22_n_0\,
      I3 => \Multiplier_BY/p_1_in570_in\,
      I4 => \Multiplier_BY/sum_exponent39385_out\,
      I5 => \Multiplier_BY/p_0_in568_in\,
      O => \Multiplier_BY/p_1_in338_in\
    );
\B_mantissa[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_1_in570_in\,
      I3 => \Multiplier_BY/sum_exponent39385_out\,
      O => \Multiplier_BY/p_1_in333_in\
    );
\B_mantissa[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in328_in\,
      I1 => \Multiplier_BY/sum_exponent40191_out\,
      I2 => B_sgn_reg_1(3),
      I3 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent37195_out\
    );
\B_mantissa[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent40191_out\,
      I1 => \Multiplier_BY/p_1_in328_in\,
      I2 => B_sgn_reg_2(12),
      I3 => B_sgn_reg_1(3),
      I4 => \Multiplier_BY/sum_exponent38\,
      I5 => B_sgn_reg_1(2),
      O => \Multiplier_BY/sum_exponent3538_out\
    );
\B_mantissa[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \B_mantissa[14]_i_4__0_n_0\,
      I1 => \B_mantissa[14]_i_5__0_n_0\,
      I2 => \B_mantissa[14]_i_6_n_0\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[14]_i_7_n_0\,
      O => \B_mantissa[14]_i_2_n_0\
    );
\B_mantissa[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in573_in\
    );
\B_mantissa[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in810_in\
    );
\B_mantissa[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in805_in\,
      I1 => \Multiplier_BY/sum_exponent41575_out\,
      I2 => \Multiplier_BY/p_1_in807_in\,
      I3 => \Multiplier_BY/sum_exponent40769_out\,
      I4 => \Multiplier_BY/p_1_in1051_in\,
      I5 => \Multiplier_BY/p_0_in1049_in\,
      O => \B_mantissa[14]_i_22_n_0\
    );
\B_mantissa[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => \Multiplier_BY/p_1_in807_in\,
      I2 => \Multiplier_BY/p_1_in802_in\,
      I3 => \Multiplier_BY/sum_exponent44571_out\,
      I4 => B_sgn_reg_1(5),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/p_1_in570_in\
    );
\B_mantissa[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent44571_out\,
      I1 => \Multiplier_BY/p_1_in802_in\,
      I2 => \Multiplier_BY/p_0_in800_in\,
      I3 => \Multiplier_BY/sum_exponent42381_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent39385_out\
    );
\B_mantissa[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in568_in\
    );
\B_mantissa[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in805_in\
    );
\B_mantissa[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[14]_i_32_n_0\,
      I1 => \Multiplier_BY/p_0_in1039_in\,
      I2 => \Multiplier_BY/p_0_in795_in\,
      I3 => \Multiplier_BY/sum_exponent47567_out\,
      I4 => \Multiplier_BY/p_1_in797_in\,
      I5 => \Multiplier_BY/p_0_in800_in\,
      O => \Multiplier_BY/sum_exponent41575_out\
    );
\B_mantissa[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1044_in\,
      I1 => \Multiplier_BY/p_0_in1281_in\,
      I2 => \B_mantissa[14]_i_36_n_0\,
      I3 => \Multiplier_BY/p_1_in1041_in\,
      I4 => \Multiplier_BY/sum_exponent46761_out\,
      I5 => \Multiplier_BY/p_0_in1039_in\,
      O => \Multiplier_BY/p_1_in807_in\
    );
\B_mantissa[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[14]_i_36_n_0\,
      I1 => \Multiplier_BY/p_0_in1281_in\,
      I2 => \Multiplier_BY/p_0_in1039_in\,
      I3 => \Multiplier_BY/sum_exponent46761_out\,
      I4 => \Multiplier_BY/p_1_in1041_in\,
      I5 => \Multiplier_BY/p_0_in1044_in\,
      O => \Multiplier_BY/sum_exponent40769_out\
    );
\B_mantissa[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => \Multiplier_BY/p_1_in1288_in\,
      I2 => \Multiplier_BY/p_1_in1283_in\,
      I3 => \Multiplier_BY/sum_exponent45955_out\,
      I4 => B_sgn_reg_1(8),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/p_1_in1051_in\
    );
\B_mantissa[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(8),
      O => \Multiplier_BY/p_0_in1049_in\
    );
\B_mantissa[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1034_in\,
      I1 => \Multiplier_BY/sum_exponent49757_out\,
      I2 => \Multiplier_BY/p_1_in1036_in\,
      I3 => \Multiplier_BY/sum_exponent48951_out\,
      I4 => \Multiplier_BY/p_1_in1278_in\,
      I5 => \Multiplier_BY/p_0_in1276_in\,
      O => \B_mantissa[14]_i_32_n_0\
    );
\B_mantissa[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in1039_in\
    );
\B_mantissa[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in1044_in\
    );
\B_mantissa[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(8),
      O => \Multiplier_BY/p_0_in1281_in\
    );
\B_mantissa[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1276_in\,
      I1 => \Multiplier_BY/sum_exponent48951_out\,
      I2 => \Multiplier_BY/p_1_in1278_in\,
      I3 => \Multiplier_BY/sum_exponent471145_out\,
      I4 => \Multiplier_BY/p_1_in1520_in\,
      I5 => \Multiplier_BY/p_0_in1518_in\,
      O => \B_mantissa[14]_i_36_n_0\
    );
\B_mantissa[14]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in1525_in\,
      I2 => \Multiplier_BY/p_1_in1520_in\,
      I3 => \Multiplier_BY/sum_exponent471145_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/p_1_in1288_in\
    );
\B_mantissa[14]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(7),
      I2 => \Multiplier_BY/p_1_in1520_in\,
      I3 => \Multiplier_BY/sum_exponent471145_out\,
      O => \Multiplier_BY/p_1_in1283_in\
    );
\B_mantissa[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1278_in\,
      I1 => B_sgn_reg_2(8),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent51947_out\,
      I4 => \Multiplier_BY/p_1_in1273_in\,
      I5 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent45955_out\
    );
\B_mantissa[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in1034_in\
    );
\B_mantissa[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[13]_i_47_n_0\,
      I1 => \Multiplier_BY/p_0_in1266_in\,
      I2 => \Multiplier_BY/p_0_in1024_in\,
      I3 => \Multiplier_BY/sum_exponent55749_out\,
      I4 => \Multiplier_BY/p_1_in1026_in\,
      I5 => \Multiplier_BY/p_0_in1029_in\,
      O => \Multiplier_BY/sum_exponent49757_out\
    );
\B_mantissa[14]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[13]_i_56_n_0\,
      I1 => \Multiplier_BY/p_0_in1508_in\,
      I2 => \Multiplier_BY/p_0_in1266_in\,
      I3 => \Multiplier_BY/sum_exponent54943_out\,
      I4 => \Multiplier_BY/p_1_in1268_in\,
      I5 => \Multiplier_BY/p_0_in1271_in\,
      O => \Multiplier_BY/sum_exponent48951_out\
    );
\B_mantissa[14]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in1276_in\
    );
\B_mantissa[14]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(9),
      O => \Multiplier_BY/p_0_in1518_in\
    );
\B_mantissa[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_11_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[15]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[14]_i_4__0_n_0\
    );
\B_mantissa[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[15]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9_n_0\,
      I4 => \B_mantissa[14]_i_12_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[14]_i_5__0_n_0\
    );
\B_mantissa[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[15]_i_7__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(3),
      O => \B_mantissa[14]_i_6_n_0\
    );
\B_mantissa[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555D55D5"
    )
        port map (
      I0 => \B_mantissa[23]_i_6_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[14]_i_7_n_0\
    );
\B_mantissa[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => \Multiplier_BY/p_1_in120_in\,
      I2 => \Multiplier_BY/sum_exponent32\,
      I3 => \Multiplier_BY/carry1147_out\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5541_in_6
    );
\B_mantissa[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_10_n_0\
    );
\B_mantissa[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[15]_i_11_n_0\
    );
\B_mantissa[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDF0"
    )
        port map (
      I0 => \B_mantissa[15]_i_4__0_n_0\,
      I1 => \B_mantissa[15]_i_5__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[15]_i_6_n_0\,
      I4 => \B_mantissa[15]_i_7__0_n_0\,
      O => \B_mantissa_reg[15]_0\
    );
\B_mantissa[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[16]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[15]_i_4__0_n_0\
    );
\B_mantissa[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[15]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9_n_0\,
      I4 => \B_mantissa[16]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[15]_i_5__0_n_0\
    );
\B_mantissa[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555D5555"
    )
        port map (
      I0 => \B_mantissa[23]_i_6_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[15]_i_6_n_0\
    );
\B_mantissa[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_7_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[15]_i_7__0_n_0\
    );
\B_mantissa[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[23]_i_9_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_10_n_0\,
      O => \B_mantissa[15]_i_8_n_0\
    );
\B_mantissa[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_44_n_0\,
      I5 => \B_mantissa[15]_i_11_n_0\,
      O => \B_mantissa[15]_i_9_n_0\
    );
\B_mantissa[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_44_n_0\,
      I5 => \B_mantissa[16]_i_14_n_0\,
      O => \B_mantissa[16]_i_10_n_0\
    );
\B_mantissa[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_44_n_0\,
      I5 => \B_mantissa[16]_i_15_n_0\,
      O => \B_mantissa[16]_i_11_n_0\
    );
\B_mantissa[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[16]_i_12_n_0\
    );
\B_mantissa[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[16]_i_13_n_0\
    );
\B_mantissa[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[16]_i_14_n_0\
    );
\B_mantissa[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[16]_i_15_n_0\
    );
\B_mantissa[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAEAAAEA"
    )
        port map (
      I0 => \B_mantissa[16]_i_4_n_0\,
      I1 => \B_mantissa[16]_i_5_n_0\,
      I2 => \B_mantissa[24]_i_6_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[16]_i_6_n_0\,
      I5 => \B_mantissa[16]_i_7_n_0\,
      O => \A_exp_reg[3]_1\
    );
\B_mantissa[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \B_mantissa[23]_i_6_n_0\,
      I1 => \B_mantissa[17]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[16]_i_8_n_0\,
      I4 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[16]_i_4_n_0\
    );
\B_mantissa[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[19]_i_12_n_0\,
      O => \B_mantissa[16]_i_5_n_0\
    );
\B_mantissa[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_11_n_0\,
      O => \B_mantissa[16]_i_6_n_0\
    );
\B_mantissa[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \B_mantissa[16]_i_12_n_0\,
      I1 => B_mantissa60(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa[17]_i_6__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      I5 => \B_mantissa[23]_i_6_n_0\,
      O => \B_mantissa[16]_i_7_n_0\
    );
\B_mantissa[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[23]_i_9_n_0\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[14]_i_10_n_0\,
      O => \B_mantissa[16]_i_8_n_0\
    );
\B_mantissa[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_44_n_0\,
      I5 => \B_mantissa[16]_i_13_n_0\,
      O => \B_mantissa[16]_i_9_n_0\
    );
\B_mantissa[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \B_mantissa[17]_i_4_n_0\,
      I1 => \B_mantissa[17]_i_5_n_0\,
      I2 => \B_mantissa[17]_i_6__0_n_0\,
      I3 => \B_mantissa[17]_i_7_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa_reg[17]_0\
    );
\B_mantissa[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => \B_mantissa[17]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[18]_i_18_n_0\,
      O => \B_mantissa[17]_i_4_n_0\
    );
\B_mantissa[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[18]_i_19_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[16]_i_5_n_0\,
      O => \B_mantissa[17]_i_5_n_0\
    );
\B_mantissa[17]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_7_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[17]_i_6__0_n_0\
    );
\B_mantissa[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(6),
      O => \B_mantissa[17]_i_7_n_0\
    );
\B_mantissa[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[23]_i_9_n_0\,
      I4 => \B_mantissa[17]_i_9_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_8_n_0\
    );
\B_mantissa[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_9_n_0\
    );
\B_mantissa[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[19]_i_12_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[18]_i_19_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[18]_i_10_n_0\
    );
\B_mantissa[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA888222A8888"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_11_n_0\
    );
\B_mantissa[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005500FF00DF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \FSM_onehot_state[2]_i_25_n_0\,
      I4 => \FSM_onehot_state[2]_i_43_n_0\,
      I5 => \B_mantissa[23]_i_10_n_0\,
      O => \B_mantissa[18]_i_12_n_0\
    );
\B_mantissa[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in353_in\,
      I2 => \Multiplier_BY/p_1_in348_in\,
      I3 => \Multiplier_BY/sum_exponent28207_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(12),
      O => \Multiplier_BY/p_1_in129_in\
    );
\B_mantissa[18]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in126_in\,
      I1 => B_sgn_reg_1(5),
      I2 => \Multiplier_BY/sum_exponent29\,
      I3 => \Multiplier_BY/p_1_in123_in\,
      I4 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent23\
    );
\B_mantissa[18]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in132_in\,
      I2 => \Multiplier_BY/sum_exponent20\,
      O => \Multiplier_BY/carry1156_out\
    );
\B_mantissa[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_1(7),
      I2 => B_sgn_reg_2(12),
      I3 => \Multiplier_BY/p_1_in348_in\,
      I4 => \Multiplier_BY/sum_exponent28207_out\,
      I5 => \Multiplier_BY/sum_exponent26\,
      O => \Multiplier_BY/carry1150_out\
    );
\B_mantissa[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in123_in\,
      I2 => \Multiplier_BY/sum_exponent29\,
      O => \Multiplier_BY/carry1147_out\
    );
\B_mantissa[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[23]_i_9_n_0\,
      I4 => \B_mantissa[18]_i_27_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[18]_i_18_n_0\
    );
\B_mantissa[18]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_11_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[20]_i_10_n_0\,
      O => \B_mantissa[18]_i_19_n_0\
    );
\B_mantissa[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in588_in\,
      I1 => \Multiplier_BY/p_0_in825_in\,
      I2 => \B_mantissa[18]_i_30_n_0\,
      I3 => \Multiplier_BY/p_1_in585_in\,
      I4 => \Multiplier_BY/sum_exponent30397_out\,
      I5 => \Multiplier_BY/p_0_in583_in\,
      O => \Multiplier_BY/p_1_in353_in\
    );
\B_mantissa[18]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_1_in585_in\,
      I3 => \Multiplier_BY/sum_exponent30397_out\,
      O => \Multiplier_BY/p_1_in348_in\
    );
\B_mantissa[18]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in343_in\,
      I1 => \Multiplier_BY/sum_exponent31203_out\,
      I2 => B_sgn_reg_1(6),
      I3 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent28207_out\
    );
\B_mantissa[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in346_in\,
      I1 => \Multiplier_BY/p_0_in583_in\,
      I2 => \B_mantissa[18]_i_37_n_0\,
      I3 => \Multiplier_BY/p_1_in343_in\,
      I4 => \Multiplier_BY/sum_exponent31203_out\,
      I5 => \Multiplier_BY/p_0_in341_in\,
      O => \Multiplier_BY/p_1_in126_in\
    );
\B_mantissa[18]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in120_in\,
      I1 => \Multiplier_BY/sum_exponent32\,
      I2 => B_sgn_reg_1(4),
      O => \Multiplier_BY/sum_exponent29\
    );
\B_mantissa[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in343_in\,
      I3 => \Multiplier_BY/sum_exponent31203_out\,
      O => \Multiplier_BY/p_1_in123_in\
    );
\B_mantissa[18]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in123_in\,
      I1 => \Multiplier_BY/sum_exponent29\,
      I2 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent26\
    );
\B_mantissa[18]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[18]_i_27_n_0\
    );
\B_mantissa[18]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(9),
      O => \Multiplier_BY/p_0_in588_in\
    );
\B_mantissa[18]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(10),
      O => \Multiplier_BY/p_0_in825_in\
    );
\B_mantissa[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[18]_i_9_n_0\,
      I1 => \B_mantissa[18]_i_10_n_0\,
      I2 => \B_mantissa[18]_i_11_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      I5 => \B_mantissa[18]_i_12_n_0\,
      O => \FSM_onehot_state_reg[1]_12\
    );
\B_mantissa[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in820_in\,
      I1 => \Multiplier_BY/sum_exponent32587_out\,
      I2 => \Multiplier_BY/p_1_in822_in\,
      I3 => \Multiplier_BY/sum_exponent31781_out\,
      I4 => \Multiplier_BY/p_1_in1066_in\,
      I5 => \Multiplier_BY/p_0_in1064_in\,
      O => \B_mantissa[18]_i_30_n_0\
    );
\B_mantissa[18]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => \Multiplier_BY/p_1_in822_in\,
      I2 => \Multiplier_BY/p_1_in817_in\,
      I3 => \Multiplier_BY/sum_exponent35583_out\,
      I4 => B_sgn_reg_1(8),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/p_1_in585_in\
    );
\B_mantissa[18]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in580_in\,
      I1 => B_sgn_reg_2(11),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent36389_out\,
      I4 => \Multiplier_BY/p_1_in575_in\,
      I5 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent30397_out\
    );
\B_mantissa[18]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(8),
      O => \Multiplier_BY/p_0_in583_in\
    );
\B_mantissa[18]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in580_in\,
      I2 => \Multiplier_BY/p_1_in575_in\,
      I3 => \Multiplier_BY/sum_exponent36389_out\,
      I4 => B_sgn_reg_1(6),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/p_1_in343_in\
    );
\B_mantissa[18]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in338_in\,
      I1 => B_sgn_reg_2(12),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent37195_out\,
      I4 => \Multiplier_BY/p_1_in333_in\,
      I5 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent31203_out\
    );
\B_mantissa[18]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in346_in\
    );
\B_mantissa[18]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in578_in\,
      I1 => \Multiplier_BY/sum_exponent33393_out\,
      I2 => \Multiplier_BY/p_1_in580_in\,
      I3 => \Multiplier_BY/sum_exponent32587_out\,
      I4 => \Multiplier_BY/p_1_in822_in\,
      I5 => \Multiplier_BY/p_0_in820_in\,
      O => \B_mantissa[18]_i_37_n_0\
    );
\B_mantissa[18]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in341_in\
    );
\B_mantissa[18]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(9),
      O => \Multiplier_BY/p_0_in820_in\
    );
\B_mantissa[18]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[18]_i_47_n_0\,
      I1 => \Multiplier_BY/p_0_in1054_in\,
      I2 => \Multiplier_BY/p_0_in810_in\,
      I3 => \Multiplier_BY/sum_exponent38579_out\,
      I4 => \Multiplier_BY/p_1_in812_in\,
      I5 => \Multiplier_BY/p_0_in815_in\,
      O => \Multiplier_BY/sum_exponent32587_out\
    );
\B_mantissa[18]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(11),
      O => \Multiplier_BY/p_0_in1064_in\
    );
\B_mantissa[18]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in815_in\,
      I1 => \Multiplier_BY/p_0_in1054_in\,
      I2 => \B_mantissa[18]_i_47_n_0\,
      I3 => \Multiplier_BY/p_1_in812_in\,
      I4 => \Multiplier_BY/sum_exponent38579_out\,
      I5 => \Multiplier_BY/p_0_in810_in\,
      O => \Multiplier_BY/p_1_in580_in\
    );
\B_mantissa[18]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in570_in\,
      I1 => \Multiplier_BY/sum_exponent39385_out\,
      I2 => B_sgn_reg_1(5),
      I3 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent36389_out\
    );
\B_mantissa[18]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_1_in812_in\,
      I3 => \Multiplier_BY/sum_exponent38579_out\,
      O => \Multiplier_BY/p_1_in575_in\
    );
\B_mantissa[18]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(7),
      O => \Multiplier_BY/p_0_in578_in\
    );
\B_mantissa[18]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[14]_i_22_n_0\,
      I1 => \Multiplier_BY/p_0_in810_in\,
      I2 => \Multiplier_BY/p_0_in568_in\,
      I3 => \Multiplier_BY/sum_exponent39385_out\,
      I4 => \Multiplier_BY/p_1_in570_in\,
      I5 => \Multiplier_BY/p_0_in573_in\,
      O => \Multiplier_BY/sum_exponent33393_out\
    );
\B_mantissa[18]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1049_in\,
      I1 => \Multiplier_BY/sum_exponent40769_out\,
      I2 => \Multiplier_BY/p_1_in1051_in\,
      I3 => \Multiplier_BY/sum_exponent39963_out\,
      I4 => \Multiplier_BY/p_1_in1293_in\,
      I5 => \Multiplier_BY/p_0_in1291_in\,
      O => \B_mantissa[18]_i_47_n_0\
    );
\B_mantissa[18]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(9),
      O => \Multiplier_BY/p_0_in1054_in\
    );
\B_mantissa[18]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(8),
      O => \Multiplier_BY/p_0_in815_in\
    );
\B_mantissa[18]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in129_in\,
      I2 => \Multiplier_BY/sum_exponent23\,
      I3 => \Multiplier_BY/carry1156_out\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5534_in_8
    );
\B_mantissa[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Multiplier_BY/carry1150_out\,
      I1 => \^sum_exponent2_1\,
      I2 => \Multiplier_BY/carry1147_out\,
      O => p_1_in5539_in_46
    );
\B_mantissa[18]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(10),
      O => \Multiplier_BY/p_0_in1291_in\
    );
\B_mantissa[18]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in129_in\,
      I2 => \Multiplier_BY/sum_exponent23\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/carry1150_out\,
      O => p_1_in5537_in_9
    );
\B_mantissa[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Multiplier_BY/carry1159_out\,
      I1 => \^sum_exponent2_1\,
      I2 => \Multiplier_BY/carry1156_out\,
      O => p_1_in5531_in_47
    );
\B_mantissa[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3BFB"
    )
        port map (
      I0 => \B_mantissa[18]_i_18_n_0\,
      I1 => \B_mantissa[24]_i_7_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[19]_i_11_n_0\,
      O => \B_mantissa[18]_i_9_n_0\
    );
\B_mantissa[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_1(10),
      I2 => B_sgn_reg_2(12),
      I3 => \Multiplier_BY/p_1_in363_in\,
      I4 => \Multiplier_BY/sum_exponent19219_out\,
      I5 => \Multiplier_BY/sum_exponent17\,
      O => \Multiplier_BY/carry1159_out\
    );
\B_mantissa[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[23]_i_9_n_0\,
      O => \B_mantissa[19]_i_11_n_0\
    );
\B_mantissa[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[23]_i_11_n_0\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[19]_i_12_n_0\
    );
\B_mantissa[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in132_in\,
      I1 => \Multiplier_BY/sum_exponent20\,
      I2 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent17\
    );
\B_mantissa[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \B_mantissa[19]_i_6_n_0\,
      I1 => \B_mantissa[19]_i_7__0_n_0\,
      I2 => \B_mantissa[19]_i_8__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_9_n_0\,
      O => \B_mantissa_reg[19]_0\
    );
\B_mantissa[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in138_in\,
      I2 => \Multiplier_BY/sum_exponent14\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/carry1159_out\,
      O => p_1_in5528_in_11
    );
\B_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => \B_mantissa[19]_i_11_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[20]_i_8_n_0\,
      O => \B_mantissa[19]_i_6_n_0\
    );
\B_mantissa[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[19]_i_12_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[20]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[19]_i_7__0_n_0\
    );
\B_mantissa[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[19]_i_8__0_n_0\
    );
\B_mantissa[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[20]_i_7_n_0\,
      I1 => \FSM_onehot_state[2]_i_25_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[23]_i_10_n_0\,
      O => \B_mantissa[19]_i_9_n_0\
    );
\B_mantissa[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400FF000000"
    )
        port map (
      I0 => \B_mantissa[1]_i_4_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => \B_mantissa[1]_i_5__0_n_0\,
      I3 => \B_mantissa[1]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[2]_i_5_n_0\,
      O => \B_mantissa_reg[1]_0\
    );
\B_mantissa[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7C7FFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      I5 => \B_mantissa[1]_i_7__0_n_0\,
      O => \B_mantissa[1]_i_4_n_0\
    );
\B_mantissa[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[1]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[2]_i_16_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[1]_i_5__0_n_0\
    );
\B_mantissa[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[24]_i_12_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(3),
      O => \B_mantissa[1]_i_6_n_0\
    );
\B_mantissa[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[1]_i_7__0_n_0\
    );
\B_mantissa[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[7]_i_13_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[5]_i_11_n_0\,
      I5 => \B_mantissa[1]_i_9_n_0\,
      O => \B_mantissa[1]_i_8_n_0\
    );
\B_mantissa[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_9_n_0\
    );
\B_mantissa[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2_n_0\,
      I1 => \B_mantissa_reg[20]_0\,
      I2 => \^carry14284_out_49\,
      I3 => z_sign1_50,
      I4 => \^carry14281_out_37\,
      I5 => \^q\(0),
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[24]_i_28_n_0\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[20]_i_10_n_0\
    );
\B_mantissa[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[20]_i_4__0_n_0\,
      I1 => \B_mantissa[20]_i_5__0_n_0\,
      I2 => \B_mantissa[20]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[20]_i_7_n_0\,
      O => \B_mantissa[20]_i_2_n_0\
    );
\B_mantissa[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8DFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \B_mantissa[21]_i_8_n_0\,
      I2 => \B_mantissa[20]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[20]_i_4__0_n_0\
    );
\B_mantissa[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_7_n_0\,
      I4 => \B_mantissa[20]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[20]_i_5__0_n_0\
    );
\B_mantissa[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA8A8222AA888"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[20]_i_6_n_0\
    );
\B_mantissa[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25_n_0\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa[23]_i_10_n_0\,
      I4 => \B_mantissa[24]_i_13_n_0\,
      O => \B_mantissa[20]_i_7_n_0\
    );
\B_mantissa[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[23]_i_9_n_0\,
      O => \B_mantissa[20]_i_8_n_0\
    );
\B_mantissa[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[20]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[22]_i_10_n_0\,
      O => \B_mantissa[20]_i_9_n_0\
    );
\B_mantissa[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[21]_i_2_n_0\,
      I1 => \B_mantissa_reg[21]_0\,
      I2 => \^carry14284_out_49\,
      I3 => z_sign1_50,
      I4 => \^carry14281_out_37\,
      I5 => \^q\(0),
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80515"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_10_n_0\
    );
\B_mantissa[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A805"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[21]_i_11_n_0\
    );
\B_mantissa[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => \B_mantissa[21]_i_4__0_n_0\,
      I1 => \B_mantissa[21]_i_5__0_n_0\,
      I2 => \B_mantissa[21]_i_6__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => \B_mantissa[21]_i_7__0_n_0\,
      O => \B_mantissa[21]_i_2_n_0\
    );
\B_mantissa[21]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[21]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[21]_i_4__0_n_0\
    );
\B_mantissa[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_7_n_0\,
      I4 => \B_mantissa[22]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[21]_i_5__0_n_0\
    );
\B_mantissa[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[21]_i_6__0_n_0\
    );
\B_mantissa[21]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25_n_0\,
      I1 => \B_mantissa[21]_i_10_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_11_n_0\,
      I4 => \B_mantissa[24]_i_13_n_0\,
      O => \B_mantissa[21]_i_7__0_n_0\
    );
\B_mantissa[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_8_n_0\
    );
\B_mantissa[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[23]_i_13_n_0\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[21]_i_9_n_0\
    );
\B_mantissa[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[24]_i_20_n_0\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[22]_i_10_n_0\
    );
\B_mantissa[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[22]_i_4_n_0\,
      I1 => \B_mantissa[22]_i_5__0_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => \B_mantissa[22]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_11\
    );
\B_mantissa[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE2EFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => \B_mantissa[23]_i_9_n_0\,
      I4 => \B_mantissa[24]_i_14_n_0\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[22]_i_4_n_0\
    );
\B_mantissa[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[23]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_8_n_0\,
      I4 => \B_mantissa[22]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[22]_i_5__0_n_0\
    );
\B_mantissa[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA8222AA8A8"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[22]_i_6_n_0\
    );
\B_mantissa[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF5D"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => \FSM_onehot_state[2]_i_43_n_0\,
      I2 => B_mantissa60(2),
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa[23]_i_10_n_0\,
      I5 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[22]_i_7_n_0\
    );
\B_mantissa[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[22]_i_8_n_0\
    );
\B_mantissa[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[22]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[24]_i_18_n_0\,
      O => \B_mantissa[22]_i_9_n_0\
    );
\B_mantissa[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAABAABBBABBBA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \B_mantissa[23]_i_2_n_0\,
      I2 => \B_mantissa[23]_i_3_n_0\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => \B_mantissa[23]_i_4_n_0\,
      I5 => \B_mantissa[23]_i_5_n_0\,
      O => B_mantissa(23)
    );
\B_mantissa[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[23]_i_10_n_0\
    );
\B_mantissa[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[23]_i_11_n_0\
    );
\B_mantissa[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa_reg_n_0_[22]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[23]_i_12_n_0\
    );
\B_mantissa[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[23]_i_13_n_0\
    );
\B_mantissa[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[23]_i_2_n_0\
    );
\B_mantissa[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFDDD7"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[23]_i_6_n_0\,
      O => \B_mantissa[23]_i_3_n_0\
    );
\B_mantissa[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \B_mantissa[23]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_8_n_0\,
      I4 => \B_mantissa[24]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[23]_i_4_n_0\
    );
\B_mantissa[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[23]_i_9_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[24]_i_14_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[23]_i_5_n_0\
    );
\B_mantissa[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25_n_0\,
      I1 => \B_mantissa[23]_i_10_n_0\,
      I2 => \B_mantissa[24]_i_13_n_0\,
      O => \B_mantissa[23]_i_6_n_0\
    );
\B_mantissa[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_16_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[23]_i_11_n_0\,
      O => \B_mantissa[23]_i_7_n_0\
    );
\B_mantissa[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[23]_i_12_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[23]_i_13_n_0\,
      O => \B_mantissa[23]_i_8_n_0\
    );
\B_mantissa[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[23]_i_9_n_0\
    );
\B_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8008800880088"
    )
        port map (
      I0 => start,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => reset,
      I4 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I5 => \FSM_onehot_state[2]_i_5_n_0\,
      O => \B_mantissa[24]_i_1_n_0\
    );
\B_mantissa[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB2BEBE8E8282B28"
    )
        port map (
      I0 => \B_mantissa[24]_i_18_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[24]_i_19_n_0\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[24]_i_20_n_0\,
      O => \B_mantissa[24]_i_10_n_0\
    );
\B_mantissa[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000070"
    )
        port map (
      I0 => \B_mantissa[24]_i_25_n_0\,
      I1 => B_mantissa60(4),
      I2 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I3 => B_mantissa60(6),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[24]_i_12_n_0\
    );
\B_mantissa[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000004"
    )
        port map (
      I0 => \B_mantissa[24]_i_26_n_0\,
      I1 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I2 => B_mantissa60(6),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[24]_i_13_n_0\
    );
\B_mantissa[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[24]_i_14_n_0\
    );
\B_mantissa[24]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      O => \B_mantissa[24]_i_15__0_n_0\
    );
\B_mantissa[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[24]_i_16_n_0\
    );
\B_mantissa[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_17_n_0\
    );
\B_mantissa[24]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_27_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_28_n_0\,
      O => \B_mantissa[24]_i_18_n_0\
    );
\B_mantissa[24]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[15]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[24]_i_19_n_0\
    );
\B_mantissa[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \B_mantissa[24]_i_3_n_0\,
      I1 => \B_mantissa[24]_i_4_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => \B_mantissa[24]_i_5_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[24]_i_20_n_0\
    );
\B_mantissa[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa[24]_i_21_n_0\
    );
\B_mantissa[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa[24]_i_22_n_0\
    );
\B_mantissa[24]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa[24]_i_23__0_n_0\
    );
\B_mantissa[24]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa[24]_i_24__0_n_0\
    );
\B_mantissa[24]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[24]_i_25_n_0\
    );
\B_mantissa[24]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[24]_i_26_n_0\
    );
\B_mantissa[24]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[24]_i_27_n_0\
    );
\B_mantissa[24]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[9]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[24]_i_28_n_0\
    );
\B_mantissa[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515FF15FF15FF"
    )
        port map (
      I0 => \B_mantissa[24]_i_6_n_0\,
      I1 => \B_mantissa[24]_i_7_n_0\,
      I2 => \B_mantissa[24]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_9_n_0\,
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_3_n_0\
    );
\B_mantissa[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333FFFFE00000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_12_n_0\,
      O => \B_mantissa[24]_i_4_n_0\
    );
\B_mantissa[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD55557"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[24]_i_14_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(4),
      I5 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[24]_i_5_n_0\
    );
\B_mantissa[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_6_n_0\
    );
\B_mantissa[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[24]_i_7_n_0\
    );
\B_mantissa[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[24]_i_8_n_0\
    );
\B_mantissa[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00A3A3"
    )
        port map (
      I0 => \B_mantissa[24]_i_16_n_0\,
      I1 => \B_mantissa[24]_i_17_n_0\,
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[23]_i_8_n_0\,
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_9_n_0\
    );
\B_mantissa[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF00FFFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa[3]_i_6_n_0\,
      I4 => \FSM_onehot_state[2]_i_27_n_0\,
      I5 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_10_n_0\
    );
\B_mantissa[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent982638_out\,
      I1 => \Multiplier_BY/p_1_in2641_in\,
      I2 => B_sgn_reg_2(2),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/sum_exponent932406_out\
    );
\B_mantissa[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2646_in\,
      I3 => \Multiplier_BY/sum_exponent932047_out\,
      O => \Multiplier_BY/p_1_in2409_in\
    );
\B_mantissa[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent932406_out\,
      I1 => \Multiplier_BY/sum_exponent932047_out\,
      I2 => \Multiplier_BY/p_1_in2646_in\,
      I3 => \Multiplier_BY/p_0_in2644_in\,
      I4 => \Multiplier_BY/p_0_in2407_in\,
      I5 => \Multiplier_BY/p_0_in2170_in\,
      O => \Multiplier_BY/sum_exponent882174_out\
    );
\B_mantissa[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/p_1_in2414_in\,
      I3 => \Multiplier_BY/sum_exponent881861_out\,
      O => \Multiplier_BY/p_1_in2177_in\
    );
\B_mantissa[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \B_mantissa[2]_i_23_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_24_n_0\,
      I3 => \B_mantissa[4]_i_35_n_0\,
      I4 => \B_mantissa[4]_i_36_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_16_n_0\
    );
\B_mantissa[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(3),
      O => \B_mantissa[2]_i_17_n_0\
    );
\B_mantissa[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(4),
      I4 => \Multiplier_BY/sum_exponent952237_out\,
      O => \Multiplier_BY/p_1_in2646_in\
    );
\B_mantissa[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2641_in\,
      I1 => \Multiplier_BY/sum_exponent982638_out\,
      I2 => B_sgn_reg_1(1),
      I3 => B_sgn_reg_2(2),
      O => \Multiplier_BY/sum_exponent932047_out\
    );
\B_mantissa[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(2),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in2644_in\
    );
\B_mantissa[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(3),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in2407_in\
    );
\B_mantissa[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(0),
      O => \Multiplier_BY/p_0_in2170_in\
    );
\B_mantissa[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[2]_i_23_n_0\
    );
\B_mantissa[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_24_n_0\
    );
\B_mantissa[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0000080000000"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_1(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(0),
      I4 => B_sgn_reg_2(1),
      I5 => B_sgn_reg_1(2),
      O => \Multiplier_BY/sum_exponent952237_out\
    );
\B_mantissa[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFAEAEA"
    )
        port map (
      I0 => \B_mantissa[2]_i_7_n_0\,
      I1 => \B_mantissa[2]_i_8_n_0\,
      I2 => \B_mantissa[24]_i_6_n_0\,
      I3 => \B_mantissa[2]_i_9__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[2]_i_10_n_0\,
      O => \B_mantissa_reg[0]_0\
    );
\B_mantissa[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/sum_exponent932406_out\,
      I3 => \Multiplier_BY/p_1_in2409_in\,
      I4 => B_sgn_reg_2(3),
      I5 => B_sgn_reg_1(1),
      O => \^p_1_in1934_in_38\
    );
\B_mantissa[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/sum_exponent882174_out\,
      I3 => \Multiplier_BY/p_1_in2177_in\,
      I4 => B_sgn_reg_2(4),
      I5 => B_sgn_reg_1(1),
      O => \^p_1_in1702_in_42\
    );
\B_mantissa[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => \B_mantissa[3]_i_8__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[2]_i_16_n_0\,
      I4 => \FSM_onehot_state[2]_i_27_n_0\,
      O => \B_mantissa[2]_i_7_n_0\
    );
\B_mantissa[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \FSM_onehot_state[2]_i_43_n_0\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[2]_i_8_n_0\
    );
\B_mantissa[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(4),
      O => \B_mantissa[2]_i_9__0_n_0\
    );
\B_mantissa[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B0F00"
    )
        port map (
      I0 => \B_mantissa[3]_i_4_n_0\,
      I1 => \B_mantissa[3]_i_5_n_0\,
      I2 => \B_mantissa[3]_i_6_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[3]_i_7_n_0\,
      O => \B_mantissa_reg[3]_0\
    );
\B_mantissa[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[4]_i_19_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[2]_i_8_n_0\,
      O => \B_mantissa[3]_i_4_n_0\
    );
\B_mantissa[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => \B_mantissa[3]_i_8__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_18_n_0\,
      O => \B_mantissa[3]_i_5_n_0\
    );
\B_mantissa[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20080000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_12_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[3]_i_6_n_0\
    );
\B_mantissa[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \B_mantissa[4]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[3]_i_7_n_0\
    );
\B_mantissa[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_13_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9_n_0\,
      I3 => \B_mantissa[5]_i_9_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_8__0_n_0\
    );
\B_mantissa[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[3]_i_9_n_0\
    );
\B_mantissa[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A0000002800000"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[4]_i_10_n_0\
    );
\B_mantissa[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13_n_0\,
      I1 => B_mantissa60(4),
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \FSM_onehot_state[2]_i_44_n_0\,
      I4 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[4]_i_11_n_0\
    );
\B_mantissa[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/p_0_in2417_in\,
      I3 => \Multiplier_BY/p_1_in2419_in\,
      I4 => \Multiplier_BY/sum_exponent851865_out\,
      I5 => \Multiplier_BY/sum_exponent831675_out\,
      O => \Multiplier_BY/p_1_in1944_in\
    );
\B_mantissa[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent882174_out\,
      I1 => \Multiplier_BY/sum_exponent881861_out\,
      I2 => \Multiplier_BY/p_1_in2414_in\,
      I3 => \Multiplier_BY/p_0_in2412_in\,
      I4 => \Multiplier_BY/p_0_in2175_in\,
      I5 => \Multiplier_BY/p_0_in1937_in\,
      O => \Multiplier_BY/sum_exponent831941_out\
    );
\B_mantissa[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent781709_out\,
      I1 => \Multiplier_BY/p_1_in1712_in\,
      I2 => B_sgn_reg_2(6),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent731477_out\
    );
\B_mantissa[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1717_in\,
      I3 => \Multiplier_BY/sum_exponent731303_out\,
      O => \Multiplier_BY/p_1_in1480_in\
    );
\B_mantissa[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_0_in2185_in\,
      I3 => \Multiplier_BY/p_1_in2187_in\,
      I4 => \Multiplier_BY/sum_exponent801679_out\,
      I5 => \Multiplier_BY/sum_exponent781489_out\,
      O => \Multiplier_BY/p_1_in1712_in\
    );
\B_mantissa[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent831941_out\,
      I1 => \Multiplier_BY/p_1_in1944_in\,
      I2 => B_sgn_reg_2(5),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(6),
      O => \Multiplier_BY/sum_exponent781709_out\
    );
\B_mantissa[4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_35_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_36_n_0\,
      I3 => \B_mantissa[6]_i_10_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[4]_i_18_n_0\
    );
\B_mantissa[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \FSM_onehot_state[2]_i_43_n_0\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      I5 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[4]_i_19_n_0\
    );
\B_mantissa[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(3),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in2417_in\
    );
\B_mantissa[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2656_in\,
      I3 => \Multiplier_BY/sum_exponent872055_out\,
      O => \Multiplier_BY/p_1_in2419_in\
    );
\B_mantissa[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2414_in\,
      I1 => \Multiplier_BY/sum_exponent881861_out\,
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(3),
      O => \Multiplier_BY/sum_exponent851865_out\
    );
\B_mantissa[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent881861_out\,
      I1 => \Multiplier_BY/p_1_in2414_in\,
      I2 => \Multiplier_BY/p_0_in2412_in\,
      I3 => \Multiplier_BY/sum_exponent882174_out\,
      I4 => B_sgn_reg_1(1),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/sum_exponent831675_out\
    );
\B_mantissa[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent932047_out\,
      I1 => \Multiplier_BY/p_1_in2646_in\,
      I2 => \Multiplier_BY/p_0_in2644_in\,
      I3 => \Multiplier_BY/sum_exponent932406_out\,
      I4 => B_sgn_reg_1(1),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/sum_exponent881861_out\
    );
\B_mantissa[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => \Multiplier_BY/p_1_in2651_in\,
      I2 => \Multiplier_BY/p_1_in2646_in\,
      I3 => \Multiplier_BY/sum_exponent932047_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2414_in\
    );
\B_mantissa[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(3),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in2412_in\
    );
\B_mantissa[4]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in2175_in\
    );
\B_mantissa[4]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(5),
      I1 => B_sgn_reg_1(0),
      O => \Multiplier_BY/p_0_in1937_in\
    );
\B_mantissa[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_0_in2190_in\,
      I3 => \Multiplier_BY/p_1_in2192_in\,
      I4 => \Multiplier_BY/sum_exponent771683_out\,
      I5 => \Multiplier_BY/sum_exponent751493_out\,
      O => \Multiplier_BY/p_1_in1717_in\
    );
\B_mantissa[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[4]_i_8__0_n_0\,
      I1 => \B_mantissa[4]_i_9_n_0\,
      I2 => \B_mantissa[4]_i_10_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[4]_i_11_n_0\,
      O => \FSM_onehot_state_reg[1]_14\
    );
\B_mantissa[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1712_in\,
      I1 => \Multiplier_BY/sum_exponent781709_out\,
      I2 => B_sgn_reg_1(1),
      I3 => B_sgn_reg_2(6),
      O => \Multiplier_BY/sum_exponent731303_out\
    );
\B_mantissa[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in2185_in\
    );
\B_mantissa[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => \Multiplier_BY/p_1_in2424_in\,
      I2 => \Multiplier_BY/p_1_in2419_in\,
      I3 => \Multiplier_BY/sum_exponent851865_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/p_1_in2187_in\
    );
\B_mantissa[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent851865_out\,
      I1 => \Multiplier_BY/p_1_in2419_in\,
      I2 => \Multiplier_BY/p_0_in2417_in\,
      I3 => \Multiplier_BY/sum_exponent831675_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/sum_exponent801679_out\
    );
\B_mantissa[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent831675_out\,
      I1 => \B_mantissa[4]_i_45_n_0\,
      I2 => \Multiplier_BY/p_0_in2417_in\,
      I3 => \Multiplier_BY/p_0_in2180_in\,
      I4 => \Multiplier_BY/sum_exponent831941_out\,
      I5 => \Multiplier_BY/p_0_in1942_in\,
      O => \Multiplier_BY/sum_exponent781489_out\
    );
\B_mantissa[4]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[4]_i_35_n_0\
    );
\B_mantissa[4]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_36_n_0\
    );
\B_mantissa[4]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(6),
      I4 => \Multiplier_BY/sum_exponent892245_out\,
      O => \Multiplier_BY/p_1_in2656_in\
    );
\B_mantissa[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2651_in\,
      I1 => B_sgn_reg_2(2),
      I2 => B_sgn_reg_1(2),
      I3 => \Multiplier_BY/sum_exponent932047_out\,
      I4 => \Multiplier_BY/p_1_in2646_in\,
      I5 => B_sgn_reg_1(3),
      O => \Multiplier_BY/sum_exponent872055_out\
    );
\B_mantissa[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(5),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent952237_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2651_in\
    );
\B_mantissa[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in2190_in\
    );
\B_mantissa[4]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/p_1_in2429_in\,
      I3 => \Multiplier_BY/sum_exponent791873_out\,
      O => \Multiplier_BY/p_1_in2192_in\
    );
\B_mantissa[4]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2187_in\,
      I1 => \Multiplier_BY/sum_exponent801679_out\,
      I2 => B_sgn_reg_1(3),
      I3 => B_sgn_reg_2(4),
      O => \Multiplier_BY/sum_exponent771683_out\
    );
\B_mantissa[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent801679_out\,
      I1 => \Multiplier_BY/p_1_in2187_in\,
      I2 => \Multiplier_BY/p_0_in2185_in\,
      I3 => \Multiplier_BY/sum_exponent781489_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/sum_exponent751493_out\
    );
\B_mantissa[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in2661_in\,
      I2 => \Multiplier_BY/p_1_in2656_in\,
      I3 => \Multiplier_BY/sum_exponent872055_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2424_in\
    );
\B_mantissa[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in2412_in\,
      I1 => \Multiplier_BY/sum_exponent881861_out\,
      I2 => \Multiplier_BY/p_1_in2414_in\,
      I3 => \Multiplier_BY/sum_exponent872055_out\,
      I4 => \Multiplier_BY/p_1_in2656_in\,
      I5 => \Multiplier_BY/p_0_in2654_in\,
      O => \B_mantissa[4]_i_45_n_0\
    );
\B_mantissa[4]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in2180_in\
    );
\B_mantissa[4]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(5),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in1942_in\
    );
\B_mantissa[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_1(3),
      I3 => \Multiplier_BY/sum_exponent952237_out\,
      I4 => B_sgn_reg_2(0),
      I5 => B_sgn_reg_1(4),
      O => \Multiplier_BY/sum_exponent892245_out\
    );
\B_mantissa[4]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2666_in\,
      I3 => \Multiplier_BY/sum_exponent812063_out\,
      O => \Multiplier_BY/p_1_in2429_in\
    );
\B_mantissa[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2424_in\,
      I1 => B_sgn_reg_2(3),
      I2 => B_sgn_reg_1(3),
      I3 => \Multiplier_BY/sum_exponent851865_out\,
      I4 => \Multiplier_BY/p_1_in2419_in\,
      I5 => B_sgn_reg_1(4),
      O => \Multiplier_BY/sum_exponent791873_out\
    );
\B_mantissa[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(7),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent892245_out\,
      I4 => B_sgn_reg_1(5),
      I5 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2661_in\
    );
\B_mantissa[4]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(2),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in2654_in\
    );
\B_mantissa[4]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(8),
      I4 => \Multiplier_BY/sum_exponent832253_out\,
      O => \Multiplier_BY/p_1_in2666_in\
    );
\B_mantissa[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2661_in\,
      I1 => B_sgn_reg_2(2),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent872055_out\,
      I4 => \Multiplier_BY/p_1_in2656_in\,
      I5 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent812063_out\
    );
\B_mantissa[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_1(5),
      I3 => \Multiplier_BY/sum_exponent892245_out\,
      I4 => B_sgn_reg_2(0),
      I5 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent832253_out\
    );
\B_mantissa[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1944_in\,
      I3 => \Multiplier_BY/sum_exponent831941_out\,
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(6),
      O => \^p_1_in1470_in_21\
    );
\B_mantissa[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/sum_exponent731477_out\,
      I3 => \Multiplier_BY/p_1_in1480_in\,
      I4 => B_sgn_reg_2(7),
      I5 => B_sgn_reg_1(1),
      O => \^p_1_in1006_in_2\
    );
\B_mantissa[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1712_in\,
      I3 => \Multiplier_BY/sum_exponent781709_out\,
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(7),
      O => \^p_1_in1238_in_20\
    );
\B_mantissa[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => \B_mantissa[7]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      I4 => \B_mantissa[4]_i_18_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[4]_i_8__0_n_0\
    );
\B_mantissa[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[5]_i_10_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_19_n_0\,
      O => \B_mantissa[4]_i_9_n_0\
    );
\B_mantissa[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_44_n_0\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_43_n_0\,
      I5 => \B_mantissa[7]_i_11_n_0\,
      O => \B_mantissa[5]_i_10_n_0\
    );
\B_mantissa[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[5]_i_11_n_0\
    );
\B_mantissa[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0F00"
    )
        port map (
      I0 => \B_mantissa[5]_i_5__0_n_0\,
      I1 => \B_mantissa[5]_i_6_n_0\,
      I2 => \B_mantissa[5]_i_7_n_0\,
      I3 => \B_mantissa_reg_n_0_[5]\,
      I4 => \B_mantissa[5]_i_8_n_0\,
      O => \B_mantissa_reg[5]_0\
    );
\B_mantissa[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[6]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[5]_i_5__0_n_0\
    );
\B_mantissa[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[6]_i_9_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_10_n_0\,
      O => \B_mantissa[5]_i_6_n_0\
    );
\B_mantissa[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000880FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[5]_i_7_n_0\
    );
\B_mantissa[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[5]_i_8_n_0\
    );
\B_mantissa[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202FFFF32020000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[5]_i_11_n_0\,
      O => \B_mantissa[5]_i_9_n_0\
    );
\B_mantissa[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[2]_i_23_n_0\,
      O => \B_mantissa[6]_i_10_n_0\
    );
\B_mantissa[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E000F000000"
    )
        port map (
      I0 => \B_mantissa[6]_i_4__0_n_0\,
      I1 => \B_mantissa[6]_i_5__0_n_0\,
      I2 => \B_mantissa[6]_i_6_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[6]_i_7_n_0\,
      O => \FSM_onehot_state_reg[1]_15\
    );
\B_mantissa[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_10_n_0\,
      I3 => \B_mantissa[6]_i_8_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_7_n_0\,
      O => \B_mantissa[6]_i_4__0_n_0\
    );
\B_mantissa[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_11_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_22_n_0\,
      I4 => \B_mantissa[6]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[6]_i_5__0_n_0\
    );
\B_mantissa[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000020280000"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[6]_i_6_n_0\
    );
\B_mantissa[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => \FSM_onehot_state[2]_i_25_n_0\,
      O => \B_mantissa[6]_i_7_n_0\
    );
\B_mantissa[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_31_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[6]_i_10_n_0\,
      O => \B_mantissa[6]_i_8_n_0\
    );
\B_mantissa[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_44_n_0\,
      I1 => \FSM_onehot_state[2]_i_45_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \FSM_onehot_state[2]_i_43_n_0\,
      I5 => \B_mantissa[8]_i_23_n_0\,
      O => \B_mantissa[6]_i_9_n_0\
    );
\B_mantissa[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[7]_i_13_n_0\,
      O => \B_mantissa[7]_i_10_n_0\
    );
\B_mantissa[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[7]_i_11_n_0\
    );
\B_mantissa[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[7]_i_12_n_0\
    );
\B_mantissa[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[7]_i_13_n_0\
    );
\B_mantissa[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_5__0_n_0\,
      I1 => \B_mantissa[7]_i_6__0_n_0\,
      I2 => \B_mantissa[7]_i_7_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[7]_i_8_n_0\,
      O => \FSM_onehot_state_reg[1]_16\
    );
\B_mantissa[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \B_mantissa[7]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_10_n_0\,
      I3 => \B_mantissa[24]_i_7_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[8]_i_21_n_0\,
      O => \B_mantissa[7]_i_5__0_n_0\
    );
\B_mantissa[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_11_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_22_n_0\,
      I4 => \B_mantissa[8]_i_11_n_0\,
      I5 => \B_mantissa[24]_i_6_n_0\,
      O => \B_mantissa[7]_i_6__0_n_0\
    );
\B_mantissa[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \B_mantissa[24]_i_12_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_7_n_0\
    );
\B_mantissa[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => \FSM_onehot_state[2]_i_25_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_8_n_0\
    );
\B_mantissa[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[7]_i_12_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[7]_i_9_n_0\
    );
\B_mantissa[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[8]_i_22_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_9_n_0\,
      O => \B_mantissa[8]_i_10_n_0\
    );
\B_mantissa[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[8]_i_23_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_24_n_0\,
      O => \B_mantissa[8]_i_11_n_0\
    );
\B_mantissa[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[12]_i_10_n_0\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa[9]_i_8_n_0\,
      I4 => \B_mantissa[24]_i_15__0_n_0\,
      O => \B_mantissa[8]_i_12_n_0\
    );
\B_mantissa[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1016_in\,
      I3 => \Multiplier_BY/sum_exponent631013_out\,
      O => \Multiplier_BY/p_1_in777_in\
    );
\B_mantissa[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/sum_exponent58779_out\,
      I3 => \Multiplier_BY/p_1_in782_in\,
      I4 => B_sgn_reg_2(10),
      I5 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_1_in308_in\
    );
\B_mantissa[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_1_in1248_in\,
      I3 => \Multiplier_BY/sum_exponent681245_out\,
      O => \Multiplier_BY/p_1_in1011_in\
    );
\B_mantissa[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1006_in_2\,
      I1 => \^sum_exponent7235_out_39\,
      I2 => B_sgn_reg_1(12),
      I3 => \^sum_exponent8_14\,
      I4 => \^p_1_in144_in_13\,
      I5 => \^p_1_in1238_in_20\,
      O => p_1_in5561_in_44
    );
\B_mantissa[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1470_in_21\,
      I1 => \^sum_exponent7235_out_39\,
      I2 => B_sgn_reg_1(12),
      I3 => \^sum_exponent8_14\,
      I4 => \^p_1_in144_in_13\,
      I5 => \^p_1_in1702_in_42\,
      O => p_1_in5565_in_41
    );
\B_mantissa[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1934_in_38\,
      I1 => \^sum_exponent7235_out_39\,
      I2 => B_sgn_reg_1(12),
      I3 => \^sum_exponent8_14\,
      I4 => \^p_1_in144_in_13\,
      I5 => \^p_1_in2167_in_40\,
      O => \reg_b_reg[22]\
    );
\B_mantissa[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1702_in_42\,
      I1 => \^sum_exponent7235_out_39\,
      I2 => B_sgn_reg_1(12),
      I3 => \^sum_exponent8_14\,
      I4 => \^p_1_in144_in_13\,
      I5 => \^p_1_in1934_in_38\,
      O => p_1_in5566_in_43
    );
\B_mantissa[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => \^p_1_in1238_in_20\,
      I1 => \^sum_exponent7235_out_39\,
      I2 => B_sgn_reg_1(12),
      I3 => \^sum_exponent8_14\,
      I4 => \^p_1_in144_in_13\,
      I5 => \^p_1_in1470_in_21\,
      O => p_1_in5563_in_45
    );
\B_mantissa[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[10]_i_8_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_31_n_0\,
      O => \B_mantissa[8]_i_21_n_0\
    );
\B_mantissa[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[8]_i_22_n_0\
    );
\B_mantissa[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa[2]_i_17_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[8]_i_23_n_0\
    );
\B_mantissa[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \FSM_onehot_state[2]_i_44_n_0\,
      I2 => \FSM_onehot_state[2]_i_45_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[2]_i_17_n_0\,
      O => \B_mantissa[8]_i_24_n_0\
    );
\B_mantissa[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_0_in1488_in\,
      I3 => \Multiplier_BY/p_1_in1490_in\,
      I4 => \Multiplier_BY/sum_exponent651121_out\,
      I5 => \Multiplier_BY/sum_exponent63931_out\,
      O => \Multiplier_BY/p_1_in1016_in\
    );
\B_mantissa[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent681245_out\,
      I1 => \Multiplier_BY/p_1_in1248_in\,
      I2 => B_sgn_reg_2(8),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent631013_out\
    );
\B_mantissa[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent631013_out\,
      I1 => \Multiplier_BY/p_1_in1016_in\,
      I2 => B_sgn_reg_2(9),
      I3 => B_sgn_reg_1(1),
      I4 => B_sgn_reg_1(0),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent58779_out\
    );
\B_mantissa[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1021_in\,
      I3 => \Multiplier_BY/sum_exponent58745_out\,
      O => \Multiplier_BY/p_1_in782_in\
    );
\B_mantissa[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(7),
      I2 => \Multiplier_BY/p_0_in1720_in\,
      I3 => \Multiplier_BY/p_1_in1722_in\,
      I4 => \Multiplier_BY/sum_exponent701307_out\,
      I5 => \Multiplier_BY/sum_exponent681117_out\,
      O => \Multiplier_BY/p_1_in1248_in\
    );
\B_mantissa[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAEAAAEA"
    )
        port map (
      I0 => \B_mantissa[8]_i_9_n_0\,
      I1 => \B_mantissa[8]_i_10_n_0\,
      I2 => \B_mantissa[24]_i_6_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[8]_i_11_n_0\,
      I5 => \B_mantissa[8]_i_12_n_0\,
      O => \A_exp_reg[3]_0\
    );
\B_mantissa[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent731477_out\,
      I1 => \Multiplier_BY/sum_exponent731303_out\,
      I2 => \Multiplier_BY/p_1_in1717_in\,
      I3 => \Multiplier_BY/p_0_in1715_in\,
      I4 => \Multiplier_BY/p_0_in1478_in\,
      I5 => \Multiplier_BY/p_0_in1241_in\,
      O => \Multiplier_BY/sum_exponent681245_out\
    );
\B_mantissa[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_35_n_0\,
      O => \B_mantissa[8]_i_31_n_0\
    );
\B_mantissa[8]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in1488_in\
    );
\B_mantissa[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1725_in\,
      I1 => \Multiplier_BY/p_0_in1962_in\,
      I2 => \B_mantissa[8]_i_45_n_0\,
      I3 => \Multiplier_BY/p_1_in1722_in\,
      I4 => \Multiplier_BY/sum_exponent701307_out\,
      I5 => \Multiplier_BY/p_0_in1720_in\,
      O => \Multiplier_BY/p_1_in1490_in\
    );
\B_mantissa[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent701307_out\,
      I1 => \Multiplier_BY/p_1_in1722_in\,
      I2 => \Multiplier_BY/p_0_in1720_in\,
      I3 => \Multiplier_BY/sum_exponent681117_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent651121_out\
    );
\B_mantissa[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent681117_out\,
      I1 => \B_mantissa[8]_i_46_n_0\,
      I2 => \Multiplier_BY/p_0_in1720_in\,
      I3 => \Multiplier_BY/p_0_in1483_in\,
      I4 => \Multiplier_BY/sum_exponent681245_out\,
      I5 => \Multiplier_BY/p_0_in1246_in\,
      O => \Multiplier_BY/sum_exponent63931_out\
    );
\B_mantissa[8]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in1720_in\
    );
\B_mantissa[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1959_in\,
      I3 => \Multiplier_BY/sum_exponent721497_out\,
      O => \Multiplier_BY/p_1_in1722_in\
    );
\B_mantissa[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1717_in\,
      I1 => \Multiplier_BY/sum_exponent731303_out\,
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(6),
      O => \Multiplier_BY/sum_exponent701307_out\
    );
\B_mantissa[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent731303_out\,
      I1 => \Multiplier_BY/p_1_in1717_in\,
      I2 => \Multiplier_BY/p_0_in1715_in\,
      I3 => \Multiplier_BY/sum_exponent731477_out\,
      I4 => B_sgn_reg_1(1),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent681117_out\
    );
\B_mantissa[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007878"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_1_in777_in\,
      I3 => \Multiplier_BY/p_1_in308_in\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5555_in_19
    );
\B_mantissa[8]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in1715_in\
    );
\B_mantissa[8]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in1478_in\
    );
\B_mantissa[8]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(0),
      O => \Multiplier_BY/p_0_in1241_in\
    );
\B_mantissa[8]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(6),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in1725_in\
    );
\B_mantissa[8]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(5),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in1962_in\
    );
\B_mantissa[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1957_in\,
      I1 => \Multiplier_BY/sum_exponent721497_out\,
      I2 => \Multiplier_BY/p_1_in1959_in\,
      I3 => \Multiplier_BY/sum_exponent711691_out\,
      I4 => \Multiplier_BY/p_1_in2202_in\,
      I5 => \Multiplier_BY/p_0_in2200_in\,
      O => \B_mantissa[8]_i_45_n_0\
    );
\B_mantissa[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in1715_in\,
      I1 => \Multiplier_BY/sum_exponent731303_out\,
      I2 => \Multiplier_BY/p_1_in1717_in\,
      I3 => \Multiplier_BY/sum_exponent721497_out\,
      I4 => \Multiplier_BY/p_1_in1959_in\,
      I5 => \Multiplier_BY/p_0_in1957_in\,
      O => \B_mantissa[8]_i_46_n_0\
    );
\B_mantissa[8]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in1483_in\
    );
\B_mantissa[8]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(8),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in1246_in\
    );
\B_mantissa[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in2197_in\,
      I2 => \Multiplier_BY/p_1_in2192_in\,
      I3 => \Multiplier_BY/sum_exponent771683_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/p_1_in1959_in\
    );
\B_mantissa[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent771683_out\,
      I1 => \Multiplier_BY/p_1_in2192_in\,
      I2 => \Multiplier_BY/p_0_in2190_in\,
      I3 => \Multiplier_BY/sum_exponent751493_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/sum_exponent721497_out\
    );
\B_mantissa[8]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(5),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in1957_in\
    );
\B_mantissa[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2197_in\,
      I1 => B_sgn_reg_2(4),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent771683_out\,
      I4 => \Multiplier_BY/p_1_in2192_in\,
      I5 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent711691_out\
    );
\B_mantissa[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/p_1_in2439_in\,
      I3 => \Multiplier_BY/sum_exponent731881_out\,
      O => \Multiplier_BY/p_1_in2202_in\
    );
\B_mantissa[8]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(4),
      I1 => B_sgn_reg_1(6),
      O => \Multiplier_BY/p_0_in2200_in\
    );
\B_mantissa[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => \Multiplier_BY/p_1_in2434_in\,
      I2 => \Multiplier_BY/p_1_in2429_in\,
      I3 => \Multiplier_BY/sum_exponent791873_out\,
      I4 => B_sgn_reg_1(5),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/p_1_in2197_in\
    );
\B_mantissa[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2676_in\,
      I3 => \Multiplier_BY/sum_exponent752071_out\,
      O => \Multiplier_BY/p_1_in2439_in\
    );
\B_mantissa[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2434_in\,
      I1 => B_sgn_reg_2(3),
      I2 => B_sgn_reg_1(5),
      I3 => \Multiplier_BY/sum_exponent791873_out\,
      I4 => \Multiplier_BY/p_1_in2429_in\,
      I5 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent731881_out\
    );
\B_mantissa[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in2671_in\,
      I2 => \Multiplier_BY/p_1_in2666_in\,
      I3 => \Multiplier_BY/sum_exponent812063_out\,
      I4 => B_sgn_reg_1(6),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2434_in\
    );
\B_mantissa[8]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(10),
      I4 => \Multiplier_BY/sum_exponent772261_out\,
      O => \Multiplier_BY/p_1_in2676_in\
    );
\B_mantissa[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1011_in\,
      I3 => \^sum_exponent2_1\,
      I4 => \^p_1_in1006_in_2\,
      O => p_1_in5559_in_0
    );
\B_mantissa[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2671_in\,
      I1 => B_sgn_reg_2(2),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent812063_out\,
      I4 => \Multiplier_BY/p_1_in2666_in\,
      I5 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent752071_out\
    );
\B_mantissa[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(9),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent832253_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2671_in\
    );
\B_mantissa[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878787855FFAA00"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_1_in777_in\,
      I3 => B_sgn_reg_2(9),
      I4 => \Multiplier_BY/p_1_in1011_in\,
      I5 => \^sum_exponent2_1\,
      O => p_1_in5557_in_18
    );
\B_mantissa[8]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in313_in\,
      I3 => \^sum_exponent2_1\,
      I4 => \Multiplier_BY/p_1_in308_in\,
      O => p_1_in5553_in_17
    );
\B_mantissa[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => \B_mantissa[9]_i_11_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_21_n_0\,
      I4 => \B_mantissa[12]_i_10_n_0\,
      O => \B_mantissa[8]_i_9_n_0\
    );
\B_mantissa[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(1),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_1_in550_in\,
      I3 => \Multiplier_BY/sum_exponent53547_out\,
      O => \Multiplier_BY/p_1_in313_in\
    );
\B_mantissa[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[11]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_9_n_0\,
      O => \B_mantissa[9]_i_11_n_0\
    );
\B_mantissa[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(2),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_0_in1024_in\,
      I3 => \Multiplier_BY/p_1_in1026_in\,
      I4 => \Multiplier_BY/sum_exponent55749_out\,
      I5 => \Multiplier_BY/sum_exponent53559_out\,
      O => \Multiplier_BY/p_1_in550_in\
    );
\B_mantissa[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent58779_out\,
      I1 => \Multiplier_BY/sum_exponent58745_out\,
      I2 => \Multiplier_BY/p_1_in1021_in\,
      I3 => \Multiplier_BY/p_0_in1019_in\,
      I4 => \Multiplier_BY/p_0_in780_in\,
      I5 => \Multiplier_BY/p_0_in543_in\,
      O => \Multiplier_BY/sum_exponent53547_out\
    );
\B_mantissa[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(3),
      O => \Multiplier_BY/p_0_in1024_in\
    );
\B_mantissa[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(4),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_0_in1498_in\,
      I3 => \Multiplier_BY/p_1_in1500_in\,
      I4 => \Multiplier_BY/sum_exponent591129_out\,
      I5 => \Multiplier_BY/sum_exponent57939_out\,
      O => \Multiplier_BY/p_1_in1026_in\
    );
\B_mantissa[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1021_in\,
      I1 => \Multiplier_BY/sum_exponent58745_out\,
      I2 => B_sgn_reg_1(2),
      I3 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent55749_out\
    );
\B_mantissa[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent58745_out\,
      I1 => \Multiplier_BY/p_1_in1021_in\,
      I2 => \Multiplier_BY/p_0_in1019_in\,
      I3 => \Multiplier_BY/sum_exponent58779_out\,
      I4 => B_sgn_reg_1(1),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent53559_out\
    );
\B_mantissa[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1016_in\,
      I1 => \Multiplier_BY/sum_exponent631013_out\,
      I2 => B_sgn_reg_1(1),
      I3 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent58745_out\
    );
\B_mantissa[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => B_sgn_reg_1(3),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_0_in1493_in\,
      I3 => \Multiplier_BY/p_1_in1495_in\,
      I4 => \Multiplier_BY/sum_exponent621125_out\,
      I5 => \Multiplier_BY/sum_exponent60935_out\,
      O => \Multiplier_BY/p_1_in1021_in\
    );
\B_mantissa[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(9),
      I1 => B_sgn_reg_1(2),
      O => \Multiplier_BY/p_0_in1019_in\
    );
\B_mantissa[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(1),
      O => \Multiplier_BY/p_0_in780_in\
    );
\B_mantissa[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(0),
      O => \Multiplier_BY/p_0_in543_in\
    );
\B_mantissa[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(5),
      O => \Multiplier_BY/p_0_in1498_in\
    );
\B_mantissa[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1737_in\,
      I3 => \Multiplier_BY/sum_exponent611319_out\,
      O => \Multiplier_BY/p_1_in1500_in\
    );
\B_mantissa[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1495_in\,
      I1 => \Multiplier_BY/sum_exponent621125_out\,
      I2 => B_sgn_reg_1(4),
      I3 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent591129_out\
    );
\B_mantissa[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent621125_out\,
      I1 => \Multiplier_BY/p_1_in1495_in\,
      I2 => \Multiplier_BY/p_0_in1493_in\,
      I3 => \Multiplier_BY/sum_exponent60935_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/sum_exponent57939_out\
    );
\B_mantissa[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(7),
      I1 => B_sgn_reg_1(4),
      O => \Multiplier_BY/p_0_in1493_in\
    );
\B_mantissa[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => \Multiplier_BY/p_1_in1732_in\,
      I2 => \Multiplier_BY/p_1_in1727_in\,
      I3 => \Multiplier_BY/sum_exponent671311_out\,
      I4 => B_sgn_reg_1(4),
      I5 => B_sgn_reg_2(6),
      O => \Multiplier_BY/p_1_in1495_in\
    );
\B_mantissa[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent671311_out\,
      I1 => \Multiplier_BY/p_1_in1727_in\,
      I2 => \Multiplier_BY/p_0_in1725_in\,
      I3 => \Multiplier_BY/sum_exponent651121_out\,
      I4 => B_sgn_reg_1(3),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent621125_out\
    );
\B_mantissa[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E000F000000"
    )
        port map (
      I0 => \B_mantissa[9]_i_6__0_n_0\,
      I1 => \B_mantissa[9]_i_7_n_0\,
      I2 => \B_mantissa[9]_i_8_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      I5 => \B_mantissa[9]_i_9_n_0\,
      O => \FSM_onehot_state_reg[1]_9\
    );
\B_mantissa[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent651121_out\,
      I1 => \Multiplier_BY/p_1_in1490_in\,
      I2 => \Multiplier_BY/p_0_in1488_in\,
      I3 => \Multiplier_BY/sum_exponent63931_out\,
      I4 => B_sgn_reg_1(2),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/sum_exponent60935_out\
    );
\B_mantissa[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1974_in\,
      I3 => \Multiplier_BY/sum_exponent631509_out\,
      O => \Multiplier_BY/p_1_in1737_in\
    );
\B_mantissa[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1732_in\,
      I1 => B_sgn_reg_2(6),
      I2 => B_sgn_reg_1(4),
      I3 => \Multiplier_BY/sum_exponent671311_out\,
      I4 => \Multiplier_BY/p_1_in1727_in\,
      I5 => B_sgn_reg_1(5),
      O => \Multiplier_BY/sum_exponent611319_out\
    );
\B_mantissa[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => \Multiplier_BY/p_1_in1969_in\,
      I2 => \Multiplier_BY/p_1_in1964_in\,
      I3 => \Multiplier_BY/sum_exponent691501_out\,
      I4 => B_sgn_reg_1(5),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/p_1_in1732_in\
    );
\B_mantissa[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(5),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1964_in\,
      I3 => \Multiplier_BY/sum_exponent691501_out\,
      O => \Multiplier_BY/p_1_in1727_in\
    );
\B_mantissa[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1722_in\,
      I1 => \Multiplier_BY/sum_exponent701307_out\,
      I2 => B_sgn_reg_1(3),
      I3 => B_sgn_reg_2(6),
      O => \Multiplier_BY/sum_exponent671311_out\
    );
\B_mantissa[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/p_1_in2212_in\,
      I3 => \Multiplier_BY/sum_exponent651699_out\,
      O => \Multiplier_BY/p_1_in1974_in\
    );
\B_mantissa[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1969_in\,
      I1 => B_sgn_reg_2(5),
      I2 => B_sgn_reg_1(5),
      I3 => \Multiplier_BY/sum_exponent691501_out\,
      I4 => \Multiplier_BY/p_1_in1964_in\,
      I5 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent631509_out\
    );
\B_mantissa[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(7),
      I1 => \Multiplier_BY/p_1_in2207_in\,
      I2 => \Multiplier_BY/p_1_in2202_in\,
      I3 => \Multiplier_BY/sum_exponent711691_out\,
      I4 => B_sgn_reg_1(6),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/p_1_in1969_in\
    );
\B_mantissa[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(6),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/p_1_in2202_in\,
      I3 => \Multiplier_BY/sum_exponent711691_out\,
      O => \Multiplier_BY/p_1_in1964_in\
    );
\B_mantissa[9]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1959_in\,
      I1 => \Multiplier_BY/sum_exponent721497_out\,
      I2 => B_sgn_reg_1(4),
      I3 => B_sgn_reg_2(5),
      O => \Multiplier_BY/sum_exponent691501_out\
    );
\B_mantissa[9]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/p_1_in2449_in\,
      I3 => \Multiplier_BY/sum_exponent671889_out\,
      O => \Multiplier_BY/p_1_in2212_in\
    );
\B_mantissa[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2207_in\,
      I1 => B_sgn_reg_2(4),
      I2 => B_sgn_reg_1(6),
      I3 => \Multiplier_BY/sum_exponent711691_out\,
      I4 => \Multiplier_BY/p_1_in2202_in\,
      I5 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent651699_out\
    );
\B_mantissa[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in2444_in\,
      I2 => \Multiplier_BY/p_1_in2439_in\,
      I3 => \Multiplier_BY/sum_exponent731881_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/p_1_in2207_in\
    );
\B_mantissa[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => \Multiplier_BY/p_1_in2681_in\,
      I2 => \Multiplier_BY/p_1_in2676_in\,
      I3 => \Multiplier_BY/sum_exponent752071_out\,
      I4 => B_sgn_reg_1(8),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2444_in\
    );
\B_mantissa[9]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA7878"
    )
        port map (
      I0 => B_sgn_reg_1(0),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in313_in\,
      I3 => \Multiplier_BY/p_1_in107_in\,
      I4 => \^sum_exponent2_1\,
      O => p_1_in5551_in_16
    );
\B_mantissa[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47470000FF000000"
    )
        port map (
      I0 => \B_mantissa[12]_i_8_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_8_n_0\,
      I3 => \B_mantissa[9]_i_11_n_0\,
      I4 => \B_mantissa[24]_i_7_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[9]_i_6__0_n_0\
    );
\B_mantissa[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[8]_i_10_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[10]_i_9_n_0\,
      O => \B_mantissa[9]_i_7_n_0\
    );
\B_mantissa[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \B_mantissa[24]_i_7_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[9]_i_8_n_0\
    );
\B_mantissa[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => \B_mantissa[23]_i_10_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[24]_i_13_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[12]_i_10_n_0\,
      O => \B_mantissa[9]_i_9_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(14),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(15),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(16),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(17),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(18),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(19),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(23),
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[2]_i_26_n_0\,
      CO(3) => \B_mantissa_reg[24]_i_11_n_0\,
      CO(2) => \B_mantissa_reg[24]_i_11_n_1\,
      CO(1) => \B_mantissa_reg[24]_i_11_n_2\,
      CO(0) => \B_mantissa_reg[24]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa[24]_i_21_n_0\,
      S(2) => \B_mantissa[24]_i_22_n_0\,
      S(1) => \B_mantissa[24]_i_23__0_n_0\,
      S(0) => \B_mantissa[24]_i_24__0_n_0\
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => \B_mantissa_reg[22]_0\(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn_reg_2(21),
      I1 => B_sgn_reg_1(21),
      O => z_sign0_36
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_sgn_reg_0,
      Q => \^b_sgn\,
      R => '0'
    );
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => start,
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => \^q\(0),
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^add_done_1\,
      I1 => \FSM_onehot_state_reg[1]_17\(0),
      O => done_reg_0(0)
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA080A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state[2]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I3 => A_mantissa11_in,
      I4 => \FSM_onehot_state[2]_i_5_n_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \FSM_onehot_state[2]_i_10_n_0\
    );
\FSM_onehot_state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \FSM_onehot_state[2]_i_11_n_0\
    );
\FSM_onehot_state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \FSM_onehot_state[2]_i_12_n_0\
    );
\FSM_onehot_state[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_13_n_0\
    );
\FSM_onehot_state[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_14_n_0\
    );
\FSM_onehot_state[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_15_n_0\
    );
\FSM_onehot_state[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_16_n_0\
    );
\FSM_onehot_state[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_17_n_0\
    );
\FSM_onehot_state[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_18_n_0\
    );
\FSM_onehot_state[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_19_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => \FSM_onehot_state[2]_i_8_n_0\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_20_n_0\
    );
\FSM_onehot_state[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_21_n_0\
    );
\FSM_onehot_state[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_22_n_0\
    );
\FSM_onehot_state[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_23_n_0\
    );
\FSM_onehot_state[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_24_n_0\
    );
\FSM_onehot_state[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000000AAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_37_n_3\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_14_n_0\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \FSM_onehot_state[2]_i_38_n_0\,
      O => \FSM_onehot_state[2]_i_25_n_0\
    );
\FSM_onehot_state[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25_n_0\,
      I1 => \FSM_onehot_state[2]_i_43_n_0\,
      I2 => \FSM_onehot_state[2]_i_44_n_0\,
      I3 => \FSM_onehot_state[2]_i_45_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_13_n_0\,
      O => \FSM_onehot_state[2]_i_27_n_0\
    );
\FSM_onehot_state[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \FSM_onehot_state[2]_i_29_n_0\
    );
\FSM_onehot_state[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \FSM_onehot_state[2]_i_30_n_0\
    );
\FSM_onehot_state[2]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \FSM_onehot_state[2]_i_31_n_0\
    );
\FSM_onehot_state[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \FSM_onehot_state[2]_i_32_n_0\
    );
\FSM_onehot_state[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \FSM_onehot_state[2]_i_33_n_0\
    );
\FSM_onehot_state[2]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \FSM_onehot_state[2]_i_34__0_n_0\
    );
\FSM_onehot_state[2]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \FSM_onehot_state[2]_i_35_n_0\
    );
\FSM_onehot_state[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \FSM_onehot_state[2]_i_36_n_0\
    );
\FSM_onehot_state[2]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \FSM_onehot_state[2]_i_38_n_0\
    );
\FSM_onehot_state[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \FSM_onehot_state[2]_i_39_n_0\
    );
\FSM_onehot_state[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \FSM_onehot_state[2]_i_40_n_0\
    );
\FSM_onehot_state[2]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \FSM_onehot_state[2]_i_41_n_0\
    );
\FSM_onehot_state[2]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \FSM_onehot_state[2]_i_42_n_0\
    );
\FSM_onehot_state[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \FSM_onehot_state[2]_i_43_n_0\
    );
\FSM_onehot_state[2]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \FSM_onehot_state[2]_i_44_n_0\
    );
\FSM_onehot_state[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \FSM_onehot_state[2]_i_45_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25_n_0\,
      I1 => B_mantissa60(0),
      I2 => \FSM_onehot_state[2]_i_27_n_0\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_28_n_3\,
      I1 => \FSM_onehot_state[2]_i_29_n_0\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(6),
      O => \FSM_onehot_state[2]_i_6_n_0\
    );
\FSM_onehot_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \FSM_onehot_state[2]_i_34__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \FSM_onehot_state[2]_i_35_n_0\,
      I4 => \FSM_onehot_state[2]_i_36_n_0\,
      I5 => \A_mantissa[24]_i_14_n_0\,
      O => \FSM_onehot_state[2]_i_8_n_0\
    );
\FSM_onehot_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \FSM_onehot_state[2]_i_9_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FF00"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state[4]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => start,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \^q\(1),
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state[4]_i_3_n_0\,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_5_n_0\,
      I1 => \sum_mantissa_reg_n_0_[10]\,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \sum_mantissa_reg_n_0_[3]\,
      I4 => \FSM_onehot_state[4]_i_6_n_0\,
      O => \FSM_onehot_state[4]_i_3_n_0\
    );
\FSM_onehot_state[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10DC0000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => A_mantissa11_in,
      I3 => \FSM_onehot_state[2]_i_5_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa_reg_n_0_[6]\,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \sum_mantissa_reg_n_0_[20]\,
      I4 => \FSM_onehot_state[4]_i_7_n_0\,
      O => \FSM_onehot_state[4]_i_5_n_0\
    );
\FSM_onehot_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_8_n_0\,
      I1 => \FSM_onehot_state[4]_i_9_n_0\,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \sum_mantissa_reg_n_0_[8]\,
      I4 => \sum_mantissa_reg_n_0_[19]\,
      I5 => \sum_mantissa_reg_n_0_[11]\,
      O => \FSM_onehot_state[4]_i_6_n_0\
    );
\FSM_onehot_state[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => \sum_mantissa_reg_n_0_[0]\,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => p_0_in,
      O => \FSM_onehot_state[4]_i_7_n_0\
    );
\FSM_onehot_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \sum_mantissa_reg_n_0_[18]\,
      I4 => \sum_mantissa_reg_n_0_[4]\,
      I5 => \sum_mantissa_reg_n_0_[16]\,
      O => \FSM_onehot_state[4]_i_8_n_0\
    );
\FSM_onehot_state[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \sum_mantissa_reg_n_0_[12]\,
      O => \FSM_onehot_state[4]_i_9_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \^q\(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\FSM_onehot_state_reg[2]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[2]_i_26_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_26_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_26_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_26_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_39_n_0\,
      S(2) => \FSM_onehot_state[2]_i_40_n_0\,
      S(1) => \FSM_onehot_state[2]_i_41_n_0\,
      S(0) => \FSM_onehot_state[2]_i_42_n_0\
    );
\FSM_onehot_state_reg[2]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa_reg[24]_i_11_n_0\,
      CO(3 downto 1) => \NLW_FSM_onehot_state_reg[2]_i_28_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FSM_onehot_state_reg[2]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FSM_onehot_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[2]_i_3_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_3_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_3_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_state[2]_i_9_n_0\,
      DI(2) => \FSM_onehot_state[2]_i_10_n_0\,
      DI(1) => \FSM_onehot_state[2]_i_11_n_0\,
      DI(0) => \FSM_onehot_state[2]_i_12_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_13_n_0\,
      S(2) => \FSM_onehot_state[2]_i_14_n_0\,
      S(1) => \FSM_onehot_state[2]_i_15_n_0\,
      S(0) => \FSM_onehot_state[2]_i_16_n_0\
    );
\FSM_onehot_state_reg[2]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[24]_i_11_n_0\,
      CO(3 downto 1) => \NLW_FSM_onehot_state_reg[2]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FSM_onehot_state_reg[2]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FSM_onehot_state_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \FSM_onehot_state_reg[2]_i_4_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_4_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_state[2]_i_17_n_0\,
      DI(2) => \FSM_onehot_state[2]_i_18_n_0\,
      DI(1) => \FSM_onehot_state[2]_i_19_n_0\,
      DI(0) => \FSM_onehot_state[2]_i_20_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_21_n_0\,
      S(2) => \FSM_onehot_state[2]_i_22_n_0\,
      S(1) => \FSM_onehot_state[2]_i_23_n_0\,
      S(0) => \FSM_onehot_state[2]_i_24_n_0\
    );
\FSM_onehot_state_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[2]_i_7_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_7_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_7_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_30_n_0\,
      S(2) => \FSM_onehot_state[2]_i_31_n_0\,
      S(1) => \FSM_onehot_state[2]_i_32_n_0\,
      S(0) => \FSM_onehot_state[2]_i_33_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[4]_i_2_n_0\,
      Q => \^q\(2)
    );
carry1_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => carry1_reg_i_21_n_0,
      I1 => A_sgn_reg_2(20),
      I2 => A_sgn_reg_2(19),
      I3 => A_sgn_reg_2(17),
      I4 => A_sgn_reg_2(18),
      I5 => \Multiplier_AX/eqOp\,
      O => \^carry14281_out\
    );
carry1_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1989_in\,
      I1 => A_sgn_reg_3(5),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent571517_out\,
      I4 => \Multiplier_AX/p_1_in1984_in\,
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent511525_out\
    );
\carry1_reg_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1989_in\,
      I1 => B_sgn_reg_2(5),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent571517_out\,
      I4 => \Multiplier_BY/p_1_in1984_in\,
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent511525_out\
    );
carry1_reg_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/p_1_in2232_in\,
      I3 => \Multiplier_AX/sum_exponent531715_out\,
      O => \Multiplier_AX/p_1_in1994_in\
    );
\carry1_reg_i_101__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/p_1_in2232_in\,
      I3 => \Multiplier_BY/sum_exponent531715_out\,
      O => \Multiplier_BY/p_1_in1994_in\
    );
carry1_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \Multiplier_AX/p_1_in1999_in\,
      I2 => \Multiplier_AX/p_1_in1994_in\,
      I3 => \Multiplier_AX/sum_exponent511525_out\,
      I4 => A_sgn_reg_2(11),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/p_1_in1762_in\
    );
\carry1_reg_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \Multiplier_BY/p_1_in1999_in\,
      I2 => \Multiplier_BY/p_1_in1994_in\,
      I3 => \Multiplier_BY/sum_exponent511525_out\,
      I4 => B_sgn_reg_1(11),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/p_1_in1762_in\
    );
carry1_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1752_in\,
      I1 => A_sgn_reg_3(6),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent551327_out\,
      I4 => \Multiplier_AX/p_1_in1747_in\,
      I5 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent491335_out\
    );
\carry1_reg_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1752_in\,
      I1 => B_sgn_reg_2(6),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent551327_out\,
      I4 => \Multiplier_BY/p_1_in1747_in\,
      I5 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent491335_out\
    );
carry1_reg_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(5),
      I2 => \Multiplier_AX/p_1_in1994_in\,
      I3 => \Multiplier_AX/sum_exponent511525_out\,
      O => \Multiplier_AX/p_1_in1757_in\
    );
\carry1_reg_i_104__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(5),
      I2 => \Multiplier_BY/p_1_in1994_in\,
      I3 => \Multiplier_BY/sum_exponent511525_out\,
      O => \Multiplier_BY/p_1_in1757_in\
    );
carry1_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in1762_in\,
      I2 => \Multiplier_AX/p_1_in1757_in\,
      I3 => \Multiplier_AX/sum_exponent491335_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(6),
      O => \Multiplier_AX/p_1_in1525_in\
    );
\carry1_reg_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in1762_in\,
      I2 => \Multiplier_BY/p_1_in1757_in\,
      I3 => \Multiplier_BY/sum_exponent491335_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(6),
      O => \Multiplier_BY/p_1_in1525_in\
    );
carry1_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1515_in\,
      I1 => A_sgn_reg_3(7),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent531137_out\,
      I4 => \Multiplier_AX/p_1_in1510_in\,
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent471145_out\
    );
\carry1_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1515_in\,
      I1 => B_sgn_reg_2(7),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent531137_out\,
      I4 => \Multiplier_BY/p_1_in1510_in\,
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent471145_out\
    );
carry1_reg_i_107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1757_in\,
      I3 => \Multiplier_AX/sum_exponent491335_out\,
      O => \Multiplier_AX/p_1_in1520_in\
    );
\carry1_reg_i_107__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1757_in\,
      I3 => \Multiplier_BY/sum_exponent491335_out\,
      O => \Multiplier_BY/p_1_in1520_in\
    );
carry1_reg_i_108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1041_in\,
      I1 => \Multiplier_AX/sum_exponent46761_out\,
      I2 => A_sgn_reg_2(6),
      I3 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent43765_out\
    );
\carry1_reg_i_108__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1041_in\,
      I1 => \Multiplier_BY/sum_exponent46761_out\,
      I2 => B_sgn_reg_1(6),
      I3 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent43765_out\
    );
carry1_reg_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_1_in1283_in\,
      I3 => \Multiplier_AX/sum_exponent45955_out\,
      O => \Multiplier_AX/p_1_in1046_in\
    );
\carry1_reg_i_109__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_1_in1283_in\,
      I3 => \Multiplier_BY/sum_exponent45955_out\,
      O => \Multiplier_BY/p_1_in1046_in\
    );
\carry1_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \carry1_reg_i_21__0_n_0\,
      I1 => B_sgn_reg_1(20),
      I2 => B_sgn_reg_1(19),
      I3 => B_sgn_reg_1(17),
      I4 => B_sgn_reg_1(18),
      I5 => \Multiplier_BY/eqOp\,
      O => \^carry14281_out_37\
    );
carry1_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => \Multiplier_AX/sum_exponent17607_out845_in\,
      I2 => \Multiplier_AX/sum_exponent15417_out\,
      O => \Multiplier_AX/p_1_in373_in\
    );
carry1_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent772261_out\,
      I4 => A_sgn_reg_3(0),
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent712269_out\
    );
\carry1_reg_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent772261_out\,
      I4 => B_sgn_reg_2(0),
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent712269_out\
    );
carry1_reg_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17778080"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(0),
      I2 => \Multiplier_AX/sum_exponent712269_out\,
      I3 => A_sgn_reg_2(11),
      I4 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2696_in\
    );
\carry1_reg_i_111__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17778080"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(0),
      I2 => \Multiplier_BY/sum_exponent712269_out\,
      I3 => B_sgn_reg_1(11),
      I4 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2696_in\
    );
carry1_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2691_in\,
      I1 => A_sgn_reg_3(2),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent692079_out\,
      I4 => \Multiplier_AX/p_1_in2686_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent632087_out\
    );
\carry1_reg_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2691_in\,
      I1 => B_sgn_reg_2(2),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent692079_out\,
      I4 => \Multiplier_BY/p_1_in2686_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent632087_out\
    );
carry1_reg_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89911777FAAAA880"
    )
        port map (
      I0 => A_sgn_reg_3(1),
      I1 => A_sgn_reg_2(12),
      I2 => \Multiplier_AX/sum_exponent682273_out\,
      I3 => A_sgn_reg_3(0),
      I4 => \Multiplier_AX/sum_exponent632087_out\,
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2464_in\
    );
\carry1_reg_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89911777FAAAA880"
    )
        port map (
      I0 => B_sgn_reg_2(1),
      I1 => B_sgn_reg_1(12),
      I2 => \Multiplier_BY/sum_exponent682273_out\,
      I3 => B_sgn_reg_2(0),
      I4 => \Multiplier_BY/sum_exponent632087_out\,
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2464_in\
    );
carry1_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2454_in\,
      I1 => A_sgn_reg_3(3),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent671889_out\,
      I4 => \Multiplier_AX/p_1_in2449_in\,
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent611897_out\
    );
\carry1_reg_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2454_in\,
      I1 => B_sgn_reg_2(3),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent671889_out\,
      I4 => \Multiplier_BY/p_1_in2449_in\,
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent611897_out\
    );
carry1_reg_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2696_in\,
      I3 => \Multiplier_AX/sum_exponent632087_out\,
      O => \Multiplier_AX/p_1_in2459_in\
    );
\carry1_reg_i_115__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2696_in\,
      I3 => \Multiplier_BY/sum_exponent632087_out\,
      O => \Multiplier_BY/p_1_in2459_in\
    );
carry1_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \Multiplier_AX/p_1_in2464_in\,
      I2 => \Multiplier_AX/p_1_in2459_in\,
      I3 => \Multiplier_AX/sum_exponent611897_out\,
      I4 => A_sgn_reg_2(11),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/p_1_in2227_in\
    );
\carry1_reg_i_116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \Multiplier_BY/p_1_in2464_in\,
      I2 => \Multiplier_BY/p_1_in2459_in\,
      I3 => \Multiplier_BY/sum_exponent611897_out\,
      I4 => B_sgn_reg_1(11),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/p_1_in2227_in\
    );
carry1_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2217_in\,
      I1 => A_sgn_reg_3(4),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent651699_out\,
      I4 => \Multiplier_AX/p_1_in2212_in\,
      I5 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent591707_out\
    );
\carry1_reg_i_117__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2217_in\,
      I1 => B_sgn_reg_2(4),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent651699_out\,
      I4 => \Multiplier_BY/p_1_in2212_in\,
      I5 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent591707_out\
    );
carry1_reg_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(3),
      I2 => \Multiplier_AX/p_1_in2459_in\,
      I3 => \Multiplier_AX/sum_exponent611897_out\,
      O => \Multiplier_AX/p_1_in2222_in\
    );
\carry1_reg_i_118__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(3),
      I2 => \Multiplier_BY/p_1_in2459_in\,
      I3 => \Multiplier_BY/sum_exponent611897_out\,
      O => \Multiplier_BY/p_1_in2222_in\
    );
carry1_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in2227_in\,
      I2 => \Multiplier_AX/p_1_in2222_in\,
      I3 => \Multiplier_AX/sum_exponent591707_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(4),
      O => \Multiplier_AX/p_1_in1989_in\
    );
\carry1_reg_i_119__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in2227_in\,
      I2 => \Multiplier_BY/p_1_in2222_in\,
      I3 => \Multiplier_BY/sum_exponent591707_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(4),
      O => \Multiplier_BY/p_1_in1989_in\
    );
\carry1_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => \Multiplier_BY/sum_exponent17607_out845_in\,
      I2 => \Multiplier_BY/sum_exponent15417_out\,
      O => \Multiplier_BY/p_1_in373_in\
    );
carry1_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in368_in\,
      I1 => A_sgn_reg_3(12),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent19219_out\,
      I4 => \Multiplier_AX/p_1_in363_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent13227_out\
    );
carry1_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1979_in\,
      I1 => A_sgn_reg_3(5),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent631509_out\,
      I4 => \Multiplier_AX/p_1_in1974_in\,
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent571517_out\
    );
\carry1_reg_i_120__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1979_in\,
      I1 => B_sgn_reg_2(5),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent631509_out\,
      I4 => \Multiplier_BY/p_1_in1974_in\,
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent571517_out\
    );
carry1_reg_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => A_sgn_reg_3(4),
      I2 => \Multiplier_AX/p_1_in2222_in\,
      I3 => \Multiplier_AX/sum_exponent591707_out\,
      O => \Multiplier_AX/p_1_in1984_in\
    );
\carry1_reg_i_121__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => B_sgn_reg_2(4),
      I2 => \Multiplier_BY/p_1_in2222_in\,
      I3 => \Multiplier_BY/sum_exponent591707_out\,
      O => \Multiplier_BY/p_1_in1984_in\
    );
carry1_reg_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in1989_in\,
      I2 => \Multiplier_AX/p_1_in1984_in\,
      I3 => \Multiplier_AX/sum_exponent571517_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(5),
      O => \Multiplier_AX/p_1_in1752_in\
    );
\carry1_reg_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in1989_in\,
      I2 => \Multiplier_BY/p_1_in1984_in\,
      I3 => \Multiplier_BY/sum_exponent571517_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(5),
      O => \Multiplier_BY/p_1_in1752_in\
    );
carry1_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent832253_out\,
      I4 => A_sgn_reg_3(0),
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent772261_out\
    );
\carry1_reg_i_123__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C00080000000"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent832253_out\,
      I4 => B_sgn_reg_2(0),
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent772261_out\
    );
carry1_reg_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9EE62A2A"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(12),
      I2 => \Multiplier_AX/sum_exponent712269_out\,
      I3 => A_sgn_reg_2(11),
      I4 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2691_in\
    );
\carry1_reg_i_124__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9EE62A2A"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(12),
      I2 => \Multiplier_BY/sum_exponent712269_out\,
      I3 => B_sgn_reg_1(11),
      I4 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2691_in\
    );
carry1_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2681_in\,
      I1 => A_sgn_reg_3(2),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent752071_out\,
      I4 => \Multiplier_AX/p_1_in2676_in\,
      I5 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent692079_out\
    );
\carry1_reg_i_125__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2681_in\,
      I1 => B_sgn_reg_2(2),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent752071_out\,
      I4 => \Multiplier_BY/p_1_in2676_in\,
      I5 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent692079_out\
    );
carry1_reg_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(1),
      I2 => A_sgn_reg_3(0),
      I3 => A_sgn_reg_2(12),
      I4 => \Multiplier_AX/sum_exponent712269_out\,
      O => \Multiplier_AX/p_1_in2686_in\
    );
\carry1_reg_i_126__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(1),
      I2 => B_sgn_reg_2(0),
      I3 => B_sgn_reg_1(12),
      I4 => \Multiplier_BY/sum_exponent712269_out\,
      O => \Multiplier_BY/p_1_in2686_in\
    );
carry1_reg_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(0),
      I2 => \Multiplier_AX/sum_exponent712269_out\,
      I3 => A_sgn_reg_2(11),
      I4 => A_sgn_reg_3(1),
      O => \Multiplier_AX/sum_exponent682273_out\
    );
\carry1_reg_i_127__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(0),
      I2 => \Multiplier_BY/sum_exponent712269_out\,
      I3 => B_sgn_reg_1(11),
      I4 => B_sgn_reg_2(1),
      O => \Multiplier_BY/sum_exponent682273_out\
    );
carry1_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in2691_in\,
      I2 => \Multiplier_AX/p_1_in2686_in\,
      I3 => \Multiplier_AX/sum_exponent692079_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(2),
      O => \Multiplier_AX/p_1_in2454_in\
    );
\carry1_reg_i_128__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in2691_in\,
      I2 => \Multiplier_BY/p_1_in2686_in\,
      I3 => \Multiplier_BY/sum_exponent692079_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(2),
      O => \Multiplier_BY/p_1_in2454_in\
    );
carry1_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2444_in\,
      I1 => A_sgn_reg_3(3),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent731881_out\,
      I4 => \Multiplier_AX/p_1_in2439_in\,
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent671889_out\
    );
\carry1_reg_i_129__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2444_in\,
      I1 => B_sgn_reg_2(3),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent731881_out\,
      I4 => \Multiplier_BY/p_1_in2439_in\,
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent671889_out\
    );
\carry1_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in368_in\,
      I1 => B_sgn_reg_2(12),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent19219_out\,
      I4 => \Multiplier_BY/p_1_in363_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent13227_out\
    );
carry1_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in141_in\,
      I1 => A_sgn_reg_2(10),
      I2 => \Multiplier_AX/sum_exponent14\,
      I3 => \Multiplier_AX/p_1_in138_in\,
      I4 => A_sgn_reg_2(11),
      O => \^sum_exponent8\
    );
carry1_reg_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => A_sgn_reg_3(2),
      I2 => \Multiplier_AX/p_1_in2686_in\,
      I3 => \Multiplier_AX/sum_exponent692079_out\,
      O => \Multiplier_AX/p_1_in2449_in\
    );
\carry1_reg_i_130__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => B_sgn_reg_2(2),
      I2 => \Multiplier_BY/p_1_in2686_in\,
      I3 => \Multiplier_BY/sum_exponent692079_out\,
      O => \Multiplier_BY/p_1_in2449_in\
    );
carry1_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in2454_in\,
      I2 => \Multiplier_AX/p_1_in2449_in\,
      I3 => \Multiplier_AX/sum_exponent671889_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(3),
      O => \Multiplier_AX/p_1_in2217_in\
    );
\carry1_reg_i_131__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in2454_in\,
      I2 => \Multiplier_BY/p_1_in2449_in\,
      I3 => \Multiplier_BY/sum_exponent671889_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(3),
      O => \Multiplier_BY/p_1_in2217_in\
    );
carry1_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => A_sgn_reg_3(0),
      I1 => A_sgn_reg_2(11),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent772261_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(1),
      O => \Multiplier_AX/p_1_in2681_in\
    );
\carry1_reg_i_132__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D8D87828882888"
    )
        port map (
      I0 => B_sgn_reg_2(0),
      I1 => B_sgn_reg_1(11),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent772261_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(1),
      O => \Multiplier_BY/p_1_in2681_in\
    );
\carry1_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in141_in\,
      I1 => B_sgn_reg_1(10),
      I2 => \Multiplier_BY/sum_exponent14\,
      I3 => \Multiplier_BY/p_1_in138_in\,
      I4 => B_sgn_reg_1(11),
      O => \^sum_exponent8_14\
    );
carry1_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent17607_out845_in\,
      I1 => \Multiplier_AX/sum_exponent15417_out\,
      I2 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent12421_out\
    );
\carry1_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent17607_out845_in\,
      I1 => \Multiplier_BY/sum_exponent15417_out\,
      I2 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent12421_out\
    );
carry1_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => A_sgn_reg_2(19),
      I1 => A_sgn_reg_3(18),
      I2 => \^sum_exponent194267_out\,
      I3 => A_sgn_reg_2(18),
      I4 => A_sgn_reg_3(19),
      O => \^sum_exponent134275_out\
    );
\carry1_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => B_sgn_reg_1(19),
      I1 => B_sgn_reg_2(18),
      I2 => \^sum_exponent194267_out_26\,
      I3 => B_sgn_reg_1(18),
      I4 => B_sgn_reg_2(19),
      O => \^sum_exponent134275_out_24\
    );
carry1_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => A_sgn_reg_2(16),
      I1 => \^sum_exponent254259_out\,
      I2 => A_sgn_reg_3(16),
      O => sum_exponent224263_out
    );
\carry1_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => B_sgn_reg_1(16),
      I1 => \^sum_exponent254259_out_30\,
      I2 => B_sgn_reg_2(16),
      O => sum_exponent224263_out_32
    );
carry1_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => A_sgn_reg_2(17),
      I1 => A_sgn_reg_3(16),
      I2 => \^sum_exponent254259_out\,
      I3 => A_sgn_reg_2(16),
      I4 => A_sgn_reg_3(17),
      O => \^sum_exponent194267_out\
    );
\carry1_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => B_sgn_reg_1(17),
      I1 => B_sgn_reg_2(16),
      I2 => \^sum_exponent254259_out_30\,
      I3 => B_sgn_reg_1(16),
      I4 => B_sgn_reg_2(17),
      O => \^sum_exponent194267_out_26\
    );
carry1_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => A_sgn_reg_2(15),
      I1 => A_sgn_reg_2(16),
      I2 => A_sgn_reg_2(13),
      I3 => A_sgn_reg_2(14),
      O => carry1_reg_i_19_n_0
    );
\carry1_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => B_sgn_reg_1(15),
      I1 => B_sgn_reg_1(16),
      I2 => B_sgn_reg_1(13),
      I3 => B_sgn_reg_1(14),
      O => \carry1_reg_i_19__0_n_0\
    );
carry1_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => A_sgn_reg_3(18),
      I1 => A_sgn_reg_3(17),
      I2 => A_sgn_reg_3(19),
      I3 => A_sgn_reg_3(20),
      I4 => carry1_reg_i_33_n_0,
      O => \Multiplier_AX/eqOp4282_in\
    );
\carry1_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => B_sgn_reg_2(18),
      I1 => B_sgn_reg_2(17),
      I2 => B_sgn_reg_2(19),
      I3 => B_sgn_reg_2(20),
      I4 => \carry1_reg_i_33__0_n_0\,
      O => \Multiplier_BY/eqOp4282_in\
    );
carry1_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => A_sgn_reg_2(15),
      I1 => A_sgn_reg_2(16),
      I2 => A_sgn_reg_2(13),
      I3 => A_sgn_reg_2(14),
      O => carry1_reg_i_21_n_0
    );
\carry1_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_1(15),
      I1 => B_sgn_reg_1(16),
      I2 => B_sgn_reg_1(13),
      I3 => B_sgn_reg_1(14),
      O => \carry1_reg_i_21__0_n_0\
    );
carry1_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => A_sgn_reg_3(18),
      I1 => A_sgn_reg_3(17),
      I2 => A_sgn_reg_3(19),
      I3 => A_sgn_reg_3(20),
      I4 => carry1_reg_i_34_n_0,
      O => \Multiplier_AX/eqOp\
    );
\carry1_reg_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => B_sgn_reg_2(18),
      I1 => B_sgn_reg_2(17),
      I2 => B_sgn_reg_2(19),
      I3 => B_sgn_reg_2(20),
      I4 => \carry1_reg_i_34__0_n_0\,
      O => \Multiplier_BY/eqOp\
    );
carry1_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEC8C888"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent22793_out\,
      I1 => A_sgn_reg_3(10),
      I2 => A_sgn_reg_2(12),
      I3 => \Multiplier_AX/sum_exponent23599_out\,
      I4 => \Multiplier_AX/p_1_in837_in\,
      O => \Multiplier_AX/sum_exponent17607_out845_in\
    );
\carry1_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEC8C888"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent22793_out\,
      I1 => B_sgn_reg_2(10),
      I2 => B_sgn_reg_1(12),
      I3 => \Multiplier_BY/sum_exponent23599_out\,
      I4 => \Multiplier_BY/p_1_in837_in\,
      O => \Multiplier_BY/sum_exponent17607_out845_in\
    );
carry1_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in605_in\,
      I1 => A_sgn_reg_3(11),
      I2 => A_sgn_reg_2(11),
      I3 => \Multiplier_AX/sum_exponent21409_out\,
      I4 => \Multiplier_AX/p_1_in600_in\,
      I5 => A_sgn_reg_2(12),
      O => \Multiplier_AX/sum_exponent15417_out\
    );
\carry1_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in605_in\,
      I1 => B_sgn_reg_2(11),
      I2 => B_sgn_reg_1(11),
      I3 => \Multiplier_BY/sum_exponent21409_out\,
      I4 => \Multiplier_BY/p_1_in600_in\,
      I5 => B_sgn_reg_1(12),
      O => \Multiplier_BY/sum_exponent15417_out\
    );
carry1_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \Multiplier_AX/p_1_in605_in\,
      I2 => \Multiplier_AX/p_1_in600_in\,
      I3 => \Multiplier_AX/sum_exponent21409_out\,
      I4 => A_sgn_reg_2(11),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/p_1_in368_in\
    );
\carry1_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \Multiplier_BY/p_1_in605_in\,
      I2 => \Multiplier_BY/p_1_in600_in\,
      I3 => \Multiplier_BY/sum_exponent21409_out\,
      I4 => B_sgn_reg_1(11),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/p_1_in368_in\
    );
carry1_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in358_in\,
      I1 => \Multiplier_AX/sum_exponent22215_out\,
      I2 => A_sgn_reg_2(9),
      I3 => A_sgn_reg_3(12),
      O => \Multiplier_AX/sum_exponent19219_out\
    );
\carry1_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in358_in\,
      I1 => \Multiplier_BY/sum_exponent22215_out\,
      I2 => B_sgn_reg_1(9),
      I3 => B_sgn_reg_2(12),
      O => \Multiplier_BY/sum_exponent19219_out\
    );
carry1_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(11),
      I2 => \Multiplier_AX/p_1_in600_in\,
      I3 => \Multiplier_AX/sum_exponent21409_out\,
      O => \Multiplier_AX/p_1_in363_in\
    );
\carry1_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(11),
      I2 => \Multiplier_BY/p_1_in600_in\,
      I3 => \Multiplier_BY/sum_exponent21409_out\,
      O => \Multiplier_BY/p_1_in363_in\
    );
carry1_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in371_in\,
      I1 => A_sgn_reg_3(11),
      I2 => carry1_reg_i_44_n_0,
      I3 => \Multiplier_AX/p_1_in368_in\,
      I4 => \Multiplier_AX/sum_exponent16223_out\,
      I5 => \Multiplier_AX/p_0_in366_in\,
      O => \Multiplier_AX/p_1_in141_in\
    );
\carry1_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in371_in\,
      I1 => B_sgn_reg_2(11),
      I2 => \carry1_reg_i_44__0_n_0\,
      I3 => \Multiplier_BY/p_1_in368_in\,
      I4 => \Multiplier_BY/sum_exponent16223_out\,
      I5 => \Multiplier_BY/p_0_in366_in\,
      O => \Multiplier_BY/p_1_in141_in\
    );
carry1_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in135_in\,
      I1 => A_sgn_reg_2(8),
      I2 => \Multiplier_AX/sum_exponent20\,
      I3 => \Multiplier_AX/p_1_in132_in\,
      I4 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent14\
    );
\carry1_reg_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in135_in\,
      I1 => B_sgn_reg_1(8),
      I2 => \Multiplier_BY/sum_exponent20\,
      I3 => \Multiplier_BY/p_1_in132_in\,
      I4 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent14\
    );
carry1_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in368_in\,
      I2 => \Multiplier_AX/p_1_in363_in\,
      I3 => \Multiplier_AX/sum_exponent19219_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(12),
      O => \Multiplier_AX/p_1_in138_in\
    );
\carry1_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in368_in\,
      I2 => \Multiplier_BY/p_1_in363_in\,
      I3 => \Multiplier_BY/sum_exponent19219_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(12),
      O => \Multiplier_BY/p_1_in138_in\
    );
carry1_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => A_sgn_reg_2(14),
      I1 => A_sgn_reg_3(13),
      I2 => A_sgn_reg_2(13),
      I3 => A_sgn_reg_3(14),
      O => sum_exponent284255_out
    );
\carry1_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => B_sgn_reg_1(14),
      I1 => B_sgn_reg_2(13),
      I2 => B_sgn_reg_1(13),
      I3 => B_sgn_reg_2(14),
      O => sum_exponent284255_out_34
    );
carry1_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => A_sgn_reg_3(15),
      I1 => A_sgn_reg_3(16),
      I2 => A_sgn_reg_3(13),
      I3 => A_sgn_reg_3(14),
      O => carry1_reg_i_33_n_0
    );
\carry1_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => B_sgn_reg_2(15),
      I1 => B_sgn_reg_2(16),
      I2 => B_sgn_reg_2(13),
      I3 => B_sgn_reg_2(14),
      O => \carry1_reg_i_33__0_n_0\
    );
carry1_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => A_sgn_reg_3(15),
      I1 => A_sgn_reg_3(16),
      I2 => A_sgn_reg_3(13),
      I3 => A_sgn_reg_3(14),
      O => carry1_reg_i_34_n_0
    );
\carry1_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_2(15),
      I1 => B_sgn_reg_2(16),
      I2 => B_sgn_reg_2(13),
      I3 => B_sgn_reg_2(14),
      O => \carry1_reg_i_34__0_n_0\
    );
carry1_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent321165_out\,
      I1 => \Multiplier_AX/sum_exponent30975_out\,
      I2 => A_sgn_reg_3(8),
      I3 => \Multiplier_AX/sum_exponent25789_out\,
      I4 => A_sgn_reg_3(9),
      O => \Multiplier_AX/sum_exponent22793_out\
    );
\carry1_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent321165_out\,
      I1 => \Multiplier_BY/sum_exponent30975_out\,
      I2 => B_sgn_reg_2(8),
      I3 => \Multiplier_BY/sum_exponent25789_out\,
      I4 => B_sgn_reg_2(9),
      O => \Multiplier_BY/sum_exponent22793_out\
    );
carry1_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in832_in\,
      I1 => A_sgn_reg_3(10),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent29591_out\,
      I4 => \Multiplier_AX/p_1_in827_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent23599_out\
    );
\carry1_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in832_in\,
      I1 => B_sgn_reg_2(10),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent29591_out\,
      I4 => \Multiplier_BY/p_1_in827_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent23599_out\
    );
carry1_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent321165_out\,
      I1 => \Multiplier_AX/sum_exponent30975_out\,
      I2 => A_sgn_reg_3(8),
      I3 => A_sgn_reg_3(9),
      I4 => \Multiplier_AX/sum_exponent25789_out\,
      O => \Multiplier_AX/p_1_in837_in\
    );
\carry1_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent321165_out\,
      I1 => \Multiplier_BY/sum_exponent30975_out\,
      I2 => B_sgn_reg_2(8),
      I3 => B_sgn_reg_2(9),
      I4 => \Multiplier_BY/sum_exponent25789_out\,
      O => \Multiplier_BY/p_1_in837_in\
    );
carry1_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent22793_out\,
      I1 => \Multiplier_AX/p_1_in837_in\,
      I2 => \Multiplier_AX/sum_exponent23599_out\,
      I3 => A_sgn_reg_2(12),
      I4 => A_sgn_reg_3(10),
      O => \Multiplier_AX/p_1_in605_in\
    );
\carry1_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent22793_out\,
      I1 => \Multiplier_BY/p_1_in837_in\,
      I2 => \Multiplier_BY/sum_exponent23599_out\,
      I3 => B_sgn_reg_1(12),
      I4 => B_sgn_reg_2(10),
      O => \Multiplier_BY/p_1_in605_in\
    );
carry1_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in595_in\,
      I1 => A_sgn_reg_3(11),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent27401_out\,
      I4 => \Multiplier_AX/p_1_in590_in\,
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent21409_out\
    );
\carry1_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in595_in\,
      I1 => B_sgn_reg_2(11),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent27401_out\,
      I4 => \Multiplier_BY/p_1_in590_in\,
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent21409_out\
    );
carry1_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8F880"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in373_in\,
      I1 => \Multiplier_AX/sum_exponent13227_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(12),
      I4 => \^sum_exponent8\,
      I5 => \Multiplier_AX/sum_exponent12421_out\,
      O => \^sum_exponent2\
    );
carry1_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_1_in837_in\,
      I3 => \Multiplier_AX/sum_exponent23599_out\,
      O => \Multiplier_AX/p_1_in600_in\
    );
\carry1_reg_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_1_in837_in\,
      I3 => \Multiplier_BY/sum_exponent23599_out\,
      O => \Multiplier_BY/p_1_in600_in\
    );
carry1_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in595_in\,
      I2 => \Multiplier_AX/p_1_in590_in\,
      I3 => \Multiplier_AX/sum_exponent27401_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(11),
      O => \Multiplier_AX/p_1_in358_in\
    );
\carry1_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in595_in\,
      I2 => \Multiplier_BY/p_1_in590_in\,
      I3 => \Multiplier_BY/sum_exponent27401_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(11),
      O => \Multiplier_BY/p_1_in358_in\
    );
carry1_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in353_in\,
      I1 => A_sgn_reg_3(12),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent28207_out\,
      I4 => \Multiplier_AX/p_1_in348_in\,
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent22215_out\
    );
\carry1_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in353_in\,
      I1 => B_sgn_reg_2(12),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent28207_out\,
      I4 => \Multiplier_BY/p_1_in348_in\,
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent22215_out\
    );
carry1_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(12),
      O => \Multiplier_AX/p_0_in371_in\
    );
\carry1_reg_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(12),
      O => \Multiplier_BY/p_0_in371_in\
    );
carry1_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115577FFEEAA880"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in603_in\,
      I1 => \Multiplier_AX/p_1_in600_in\,
      I2 => \Multiplier_AX/sum_exponent21409_out\,
      I3 => \Multiplier_AX/p_0_in598_in\,
      I4 => \Multiplier_AX/p_1_in605_in\,
      I5 => \Multiplier_AX/sum_exponent17607_out845_in\,
      O => carry1_reg_i_44_n_0
    );
\carry1_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115577FFEEAA880"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in603_in\,
      I1 => \Multiplier_BY/p_1_in600_in\,
      I2 => \Multiplier_BY/sum_exponent21409_out\,
      I3 => \Multiplier_BY/p_0_in598_in\,
      I4 => \Multiplier_BY/p_1_in605_in\,
      I5 => \Multiplier_BY/sum_exponent17607_out845_in\,
      O => \carry1_reg_i_44__0_n_0\
    );
carry1_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => carry1_reg_i_61_n_0,
      I1 => \Multiplier_AX/p_0_in598_in\,
      I2 => \Multiplier_AX/p_0_in356_in\,
      I3 => \Multiplier_AX/sum_exponent22215_out\,
      I4 => \Multiplier_AX/p_1_in358_in\,
      I5 => \Multiplier_AX/p_0_in361_in\,
      O => \Multiplier_AX/sum_exponent16223_out\
    );
\carry1_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \carry1_reg_i_61__0_n_0\,
      I1 => \Multiplier_BY/p_0_in598_in\,
      I2 => \Multiplier_BY/p_0_in356_in\,
      I3 => \Multiplier_BY/sum_exponent22215_out\,
      I4 => \Multiplier_BY/p_1_in358_in\,
      I5 => \Multiplier_BY/p_0_in361_in\,
      O => \Multiplier_BY/sum_exponent16223_out\
    );
carry1_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(11),
      O => \Multiplier_AX/p_0_in366_in\
    );
\carry1_reg_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(11),
      O => \Multiplier_BY/p_0_in366_in\
    );
carry1_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in361_in\,
      I1 => \Multiplier_AX/p_0_in598_in\,
      I2 => carry1_reg_i_61_n_0,
      I3 => \Multiplier_AX/p_1_in358_in\,
      I4 => \Multiplier_AX/sum_exponent22215_out\,
      I5 => \Multiplier_AX/p_0_in356_in\,
      O => \Multiplier_AX/p_1_in135_in\
    );
\carry1_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in361_in\,
      I1 => \Multiplier_BY/p_0_in598_in\,
      I2 => \carry1_reg_i_61__0_n_0\,
      I3 => \Multiplier_BY/p_1_in358_in\,
      I4 => \Multiplier_BY/sum_exponent22215_out\,
      I5 => \Multiplier_BY/p_0_in356_in\,
      O => \Multiplier_BY/p_1_in135_in\
    );
carry1_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in129_in\,
      I1 => \Multiplier_AX/sum_exponent23\,
      I2 => A_sgn_reg_2(7),
      O => \Multiplier_AX/sum_exponent20\
    );
\carry1_reg_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in129_in\,
      I1 => \Multiplier_BY/sum_exponent23\,
      I2 => B_sgn_reg_1(7),
      O => \Multiplier_BY/sum_exponent20\
    );
carry1_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(12),
      I2 => \Multiplier_AX/p_1_in358_in\,
      I3 => \Multiplier_AX/sum_exponent22215_out\,
      O => \Multiplier_AX/p_1_in132_in\
    );
\carry1_reg_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(12),
      I2 => \Multiplier_BY/p_1_in358_in\,
      I3 => \Multiplier_BY/sum_exponent22215_out\,
      O => \Multiplier_BY/p_1_in132_in\
    );
\carry1_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8F880"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in373_in\,
      I1 => \Multiplier_BY/sum_exponent13227_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(12),
      I4 => \^sum_exponent8_14\,
      I5 => \Multiplier_BY/sum_exponent12421_out\,
      O => \^sum_exponent2_1\
    );
carry1_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => A_sgn_reg_2(20),
      I1 => \^sum_exponent134275_out\,
      I2 => A_sgn_reg_3(20),
      O => sum_exponent104279_out
    );
carry1_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent421537_out\,
      I1 => \Multiplier_AX/sum_exponent401347_out\,
      I2 => A_sgn_reg_3(6),
      I3 => \Multiplier_AX/sum_exponent351161_out\,
      I4 => A_sgn_reg_3(7),
      O => \Multiplier_AX/sum_exponent321165_out\
    );
\carry1_reg_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent421537_out\,
      I1 => \Multiplier_BY/sum_exponent401347_out\,
      I2 => B_sgn_reg_2(6),
      I3 => \Multiplier_BY/sum_exponent351161_out\,
      I4 => B_sgn_reg_2(7),
      O => \Multiplier_BY/sum_exponent321165_out\
    );
carry1_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1303_in\,
      I1 => \Multiplier_AX/sum_exponent33971_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(8),
      O => \Multiplier_AX/sum_exponent30975_out\
    );
\carry1_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1303_in\,
      I1 => \Multiplier_BY/sum_exponent33971_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(8),
      O => \Multiplier_BY/sum_exponent30975_out\
    );
carry1_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1071_in\,
      I1 => A_sgn_reg_3(9),
      I2 => A_sgn_reg_2(11),
      I3 => \Multiplier_AX/sum_exponent31781_out\,
      I4 => \Multiplier_AX/p_1_in1066_in\,
      I5 => A_sgn_reg_2(12),
      O => \Multiplier_AX/sum_exponent25789_out\
    );
\carry1_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1071_in\,
      I1 => B_sgn_reg_2(9),
      I2 => B_sgn_reg_1(11),
      I3 => \Multiplier_BY/sum_exponent31781_out\,
      I4 => \Multiplier_BY/p_1_in1066_in\,
      I5 => B_sgn_reg_1(12),
      O => \Multiplier_BY/sum_exponent25789_out\
    );
carry1_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \Multiplier_AX/p_1_in1071_in\,
      I2 => \Multiplier_AX/p_1_in1066_in\,
      I3 => \Multiplier_AX/sum_exponent31781_out\,
      I4 => A_sgn_reg_2(11),
      I5 => A_sgn_reg_3(9),
      O => \Multiplier_AX/p_1_in832_in\
    );
\carry1_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \Multiplier_BY/p_1_in1071_in\,
      I2 => \Multiplier_BY/p_1_in1066_in\,
      I3 => \Multiplier_BY/sum_exponent31781_out\,
      I4 => B_sgn_reg_1(11),
      I5 => B_sgn_reg_2(9),
      O => \Multiplier_BY/p_1_in832_in\
    );
carry1_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in822_in\,
      I1 => A_sgn_reg_3(10),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent35583_out\,
      I4 => \Multiplier_AX/p_1_in817_in\,
      I5 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent29591_out\
    );
\carry1_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in822_in\,
      I1 => B_sgn_reg_2(10),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent35583_out\,
      I4 => \Multiplier_BY/p_1_in817_in\,
      I5 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent29591_out\
    );
carry1_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1066_in\,
      I3 => \Multiplier_AX/sum_exponent31781_out\,
      O => \Multiplier_AX/p_1_in827_in\
    );
\carry1_reg_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1066_in\,
      I3 => \Multiplier_BY/sum_exponent31781_out\,
      O => \Multiplier_BY/p_1_in827_in\
    );
carry1_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in832_in\,
      I2 => \Multiplier_AX/p_1_in827_in\,
      I3 => \Multiplier_AX/sum_exponent29591_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(10),
      O => \Multiplier_AX/p_1_in595_in\
    );
\carry1_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in832_in\,
      I2 => \Multiplier_BY/p_1_in827_in\,
      I3 => \Multiplier_BY/sum_exponent29591_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(10),
      O => \Multiplier_BY/p_1_in595_in\
    );
carry1_reg_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in585_in\,
      I1 => \Multiplier_AX/sum_exponent30397_out\,
      I2 => A_sgn_reg_2(8),
      I3 => A_sgn_reg_3(11),
      O => \Multiplier_AX/sum_exponent27401_out\
    );
\carry1_reg_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in585_in\,
      I1 => \Multiplier_BY/sum_exponent30397_out\,
      I2 => B_sgn_reg_1(8),
      I3 => B_sgn_reg_2(11),
      O => \Multiplier_BY/sum_exponent27401_out\
    );
carry1_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => A_sgn_reg_3(10),
      I2 => \Multiplier_AX/p_1_in827_in\,
      I3 => \Multiplier_AX/sum_exponent29591_out\,
      O => \Multiplier_AX/p_1_in590_in\
    );
\carry1_reg_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => B_sgn_reg_2(10),
      I2 => \Multiplier_BY/p_1_in827_in\,
      I3 => \Multiplier_BY/sum_exponent29591_out\,
      O => \Multiplier_BY/p_1_in590_in\
    );
carry1_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(12),
      O => \Multiplier_AX/p_0_in603_in\
    );
\carry1_reg_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(12),
      O => \Multiplier_BY/p_0_in603_in\
    );
\carry1_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => B_sgn_reg_1(20),
      I1 => \^sum_exponent134275_out_24\,
      I2 => B_sgn_reg_2(20),
      O => sum_exponent104279_out_23
    );
carry1_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => A_sgn_reg_3(20),
      I1 => A_sgn_reg_2(20),
      I2 => \^sum_exponent134275_out\,
      O => sum_exponent103425_out
    );
carry1_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(11),
      O => \Multiplier_AX/p_0_in598_in\
    );
\carry1_reg_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(11),
      O => \Multiplier_BY/p_0_in598_in\
    );
carry1_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/p_0_in593_in\,
      I1 => \Multiplier_AX/sum_exponent24405_out\,
      I2 => \Multiplier_AX/p_1_in595_in\,
      I3 => \Multiplier_AX/sum_exponent23599_out\,
      I4 => \Multiplier_AX/p_1_in837_in\,
      I5 => \Multiplier_AX/p_0_in835_in\,
      O => carry1_reg_i_61_n_0
    );
\carry1_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/p_0_in593_in\,
      I1 => \Multiplier_BY/sum_exponent24405_out\,
      I2 => \Multiplier_BY/p_1_in595_in\,
      I3 => \Multiplier_BY/sum_exponent23599_out\,
      I4 => \Multiplier_BY/p_1_in837_in\,
      I5 => \Multiplier_BY/p_0_in835_in\,
      O => \carry1_reg_i_61__0_n_0\
    );
carry1_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(9),
      O => \Multiplier_AX/p_0_in356_in\
    );
\carry1_reg_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(9),
      O => \Multiplier_BY/p_0_in356_in\
    );
carry1_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(12),
      I1 => A_sgn_reg_2(10),
      O => \Multiplier_AX/p_0_in361_in\
    );
\carry1_reg_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(12),
      I1 => B_sgn_reg_1(10),
      O => \Multiplier_BY/p_0_in361_in\
    );
carry1_reg_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent521909_out\,
      I1 => \Multiplier_AX/sum_exponent501719_out\,
      I2 => A_sgn_reg_3(4),
      I3 => \Multiplier_AX/sum_exponent451533_out\,
      I4 => A_sgn_reg_3(5),
      O => \Multiplier_AX/sum_exponent421537_out\
    );
\carry1_reg_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent521909_out\,
      I1 => \Multiplier_BY/sum_exponent501719_out\,
      I2 => B_sgn_reg_2(4),
      I3 => \Multiplier_BY/sum_exponent451533_out\,
      I4 => B_sgn_reg_2(5),
      O => \Multiplier_BY/sum_exponent421537_out\
    );
carry1_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1767_in\,
      I1 => \Multiplier_AX/sum_exponent431343_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(6),
      O => \Multiplier_AX/sum_exponent401347_out\
    );
\carry1_reg_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1767_in\,
      I1 => \Multiplier_BY/sum_exponent431343_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(6),
      O => \Multiplier_BY/sum_exponent401347_out\
    );
carry1_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1535_in\,
      I1 => A_sgn_reg_3(7),
      I2 => A_sgn_reg_2(11),
      I3 => \Multiplier_AX/sum_exponent411153_out\,
      I4 => \Multiplier_AX/p_1_in1530_in\,
      I5 => A_sgn_reg_2(12),
      O => \Multiplier_AX/sum_exponent351161_out\
    );
\carry1_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1535_in\,
      I1 => B_sgn_reg_2(7),
      I2 => B_sgn_reg_1(11),
      I3 => \Multiplier_BY/sum_exponent411153_out\,
      I4 => \Multiplier_BY/p_1_in1530_in\,
      I5 => B_sgn_reg_1(12),
      O => \Multiplier_BY/sum_exponent351161_out\
    );
carry1_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent421537_out\,
      I1 => \Multiplier_AX/sum_exponent401347_out\,
      I2 => A_sgn_reg_3(6),
      I3 => A_sgn_reg_3(7),
      I4 => \Multiplier_AX/sum_exponent351161_out\,
      O => \Multiplier_AX/p_1_in1303_in\
    );
\carry1_reg_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent421537_out\,
      I1 => \Multiplier_BY/sum_exponent401347_out\,
      I2 => B_sgn_reg_2(6),
      I3 => B_sgn_reg_2(7),
      I4 => \Multiplier_BY/sum_exponent351161_out\,
      O => \Multiplier_BY/p_1_in1303_in\
    );
carry1_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1298_in\,
      I1 => A_sgn_reg_3(8),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent39963_out\,
      I4 => \Multiplier_AX/p_1_in1293_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent33971_out\
    );
\carry1_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1298_in\,
      I1 => B_sgn_reg_2(8),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent39963_out\,
      I4 => \Multiplier_BY/p_1_in1293_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent33971_out\
    );
carry1_reg_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent321165_out\,
      I1 => \Multiplier_AX/p_1_in1303_in\,
      I2 => \Multiplier_AX/sum_exponent33971_out\,
      I3 => A_sgn_reg_2(12),
      I4 => A_sgn_reg_3(8),
      O => \Multiplier_AX/p_1_in1071_in\
    );
\carry1_reg_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent321165_out\,
      I1 => \Multiplier_BY/p_1_in1303_in\,
      I2 => \Multiplier_BY/sum_exponent33971_out\,
      I3 => B_sgn_reg_1(12),
      I4 => B_sgn_reg_2(8),
      O => \Multiplier_BY/p_1_in1071_in\
    );
\carry1_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B_sgn_reg_2(20),
      I1 => B_sgn_reg_1(20),
      I2 => \^sum_exponent134275_out_24\,
      O => sum_exponent103425_out_25
    );
carry1_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1061_in\,
      I1 => A_sgn_reg_3(9),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent37773_out\,
      I4 => \Multiplier_AX/p_1_in1056_in\,
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent31781_out\
    );
\carry1_reg_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1061_in\,
      I1 => B_sgn_reg_2(9),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent37773_out\,
      I4 => \Multiplier_BY/p_1_in1056_in\,
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent31781_out\
    );
carry1_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_1_in1303_in\,
      I3 => \Multiplier_AX/sum_exponent33971_out\,
      O => \Multiplier_AX/p_1_in1066_in\
    );
\carry1_reg_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_1_in1303_in\,
      I3 => \Multiplier_BY/sum_exponent33971_out\,
      O => \Multiplier_BY/p_1_in1066_in\
    );
carry1_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => \Multiplier_AX/p_1_in1061_in\,
      I2 => \Multiplier_AX/p_1_in1056_in\,
      I3 => \Multiplier_AX/sum_exponent37773_out\,
      I4 => A_sgn_reg_2(9),
      I5 => A_sgn_reg_3(9),
      O => \Multiplier_AX/p_1_in822_in\
    );
\carry1_reg_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => \Multiplier_BY/p_1_in1061_in\,
      I2 => \Multiplier_BY/p_1_in1056_in\,
      I3 => \Multiplier_BY/sum_exponent37773_out\,
      I4 => B_sgn_reg_1(9),
      I5 => B_sgn_reg_2(9),
      O => \Multiplier_BY/p_1_in822_in\
    );
carry1_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in812_in\,
      I1 => \Multiplier_AX/sum_exponent38579_out\,
      I2 => A_sgn_reg_2(7),
      I3 => A_sgn_reg_3(10),
      O => \Multiplier_AX/sum_exponent35583_out\
    );
\carry1_reg_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in812_in\,
      I1 => \Multiplier_BY/sum_exponent38579_out\,
      I2 => B_sgn_reg_1(7),
      I3 => B_sgn_reg_2(10),
      O => \Multiplier_BY/sum_exponent35583_out\
    );
carry1_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(9),
      I1 => A_sgn_reg_3(9),
      I2 => \Multiplier_AX/p_1_in1056_in\,
      I3 => \Multiplier_AX/sum_exponent37773_out\,
      O => \Multiplier_AX/p_1_in817_in\
    );
\carry1_reg_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(9),
      I1 => B_sgn_reg_2(9),
      I2 => \Multiplier_BY/p_1_in1056_in\,
      I3 => \Multiplier_BY/sum_exponent37773_out\,
      O => \Multiplier_BY/p_1_in817_in\
    );
carry1_reg_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(11),
      I1 => A_sgn_reg_2(10),
      O => \Multiplier_AX/p_0_in593_in\
    );
\carry1_reg_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(11),
      I1 => B_sgn_reg_1(10),
      O => \Multiplier_BY/p_0_in593_in\
    );
carry1_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \A_mantissa[18]_i_31_n_0\,
      I1 => \Multiplier_AX/p_0_in825_in\,
      I2 => \Multiplier_AX/p_0_in583_in\,
      I3 => \Multiplier_AX/sum_exponent30397_out\,
      I4 => \Multiplier_AX/p_1_in585_in\,
      I5 => \Multiplier_AX/p_0_in588_in\,
      O => \Multiplier_AX/sum_exponent24405_out\
    );
\carry1_reg_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \B_mantissa[18]_i_30_n_0\,
      I1 => \Multiplier_BY/p_0_in825_in\,
      I2 => \Multiplier_BY/p_0_in583_in\,
      I3 => \Multiplier_BY/sum_exponent30397_out\,
      I4 => \Multiplier_BY/p_1_in585_in\,
      I5 => \Multiplier_BY/p_0_in588_in\,
      O => \Multiplier_BY/sum_exponent24405_out\
    );
carry1_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_sgn_reg_3(10),
      I1 => A_sgn_reg_2(12),
      O => \Multiplier_AX/p_0_in835_in\
    );
\carry1_reg_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_sgn_reg_2(10),
      I1 => B_sgn_reg_1(12),
      O => \Multiplier_BY/p_0_in835_in\
    );
carry1_reg_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent632932_out\,
      I1 => \Multiplier_AX/sum_exponent602091_out\,
      I2 => A_sgn_reg_3(2),
      I3 => \Multiplier_AX/sum_exponent551905_out\,
      I4 => A_sgn_reg_3(3),
      O => \Multiplier_AX/sum_exponent521909_out\
    );
\carry1_reg_i_78__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent632932_out\,
      I1 => \Multiplier_BY/sum_exponent602091_out\,
      I2 => B_sgn_reg_2(2),
      I3 => \Multiplier_BY/sum_exponent551905_out\,
      I4 => B_sgn_reg_2(3),
      O => \Multiplier_BY/sum_exponent521909_out\
    );
carry1_reg_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2232_in\,
      I1 => \Multiplier_AX/sum_exponent531715_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(4),
      O => \Multiplier_AX/sum_exponent501719_out\
    );
\carry1_reg_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2232_in\,
      I1 => \Multiplier_BY/sum_exponent531715_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(4),
      O => \Multiplier_BY/sum_exponent501719_out\
    );
carry1_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => A_sgn_reg_3(19),
      I1 => A_sgn_reg_2(19),
      I2 => A_sgn_reg_2(18),
      I3 => \^sum_exponent194267_out\,
      I4 => A_sgn_reg_3(18),
      O => sum_exponent103422_out
    );
carry1_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1999_in\,
      I1 => A_sgn_reg_3(5),
      I2 => A_sgn_reg_2(11),
      I3 => \Multiplier_AX/sum_exponent511525_out\,
      I4 => \Multiplier_AX/p_1_in1994_in\,
      I5 => A_sgn_reg_2(12),
      O => \Multiplier_AX/sum_exponent451533_out\
    );
\carry1_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1999_in\,
      I1 => B_sgn_reg_2(5),
      I2 => B_sgn_reg_1(11),
      I3 => \Multiplier_BY/sum_exponent511525_out\,
      I4 => \Multiplier_BY/p_1_in1994_in\,
      I5 => B_sgn_reg_1(12),
      O => \Multiplier_BY/sum_exponent451533_out\
    );
carry1_reg_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent521909_out\,
      I1 => \Multiplier_AX/sum_exponent501719_out\,
      I2 => A_sgn_reg_3(4),
      I3 => A_sgn_reg_3(5),
      I4 => \Multiplier_AX/sum_exponent451533_out\,
      O => \Multiplier_AX/p_1_in1767_in\
    );
\carry1_reg_i_81__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent521909_out\,
      I1 => \Multiplier_BY/sum_exponent501719_out\,
      I2 => B_sgn_reg_2(4),
      I3 => B_sgn_reg_2(5),
      I4 => \Multiplier_BY/sum_exponent451533_out\,
      O => \Multiplier_BY/p_1_in1767_in\
    );
carry1_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1762_in\,
      I1 => A_sgn_reg_3(6),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent491335_out\,
      I4 => \Multiplier_AX/p_1_in1757_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent431343_out\
    );
\carry1_reg_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1762_in\,
      I1 => B_sgn_reg_2(6),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent491335_out\,
      I4 => \Multiplier_BY/p_1_in1757_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent431343_out\
    );
carry1_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent421537_out\,
      I1 => \Multiplier_AX/p_1_in1767_in\,
      I2 => \Multiplier_AX/sum_exponent431343_out\,
      I3 => A_sgn_reg_2(12),
      I4 => A_sgn_reg_3(6),
      O => \Multiplier_AX/p_1_in1535_in\
    );
\carry1_reg_i_83__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent421537_out\,
      I1 => \Multiplier_BY/p_1_in1767_in\,
      I2 => \Multiplier_BY/sum_exponent431343_out\,
      I3 => B_sgn_reg_1(12),
      I4 => B_sgn_reg_2(6),
      O => \Multiplier_BY/p_1_in1535_in\
    );
carry1_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1525_in\,
      I1 => A_sgn_reg_3(7),
      I2 => A_sgn_reg_2(9),
      I3 => \Multiplier_AX/sum_exponent471145_out\,
      I4 => \Multiplier_AX/p_1_in1520_in\,
      I5 => A_sgn_reg_2(10),
      O => \Multiplier_AX/sum_exponent411153_out\
    );
\carry1_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1525_in\,
      I1 => B_sgn_reg_2(7),
      I2 => B_sgn_reg_1(9),
      I3 => \Multiplier_BY/sum_exponent471145_out\,
      I4 => \Multiplier_BY/p_1_in1520_in\,
      I5 => B_sgn_reg_1(10),
      O => \Multiplier_BY/sum_exponent411153_out\
    );
carry1_reg_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(6),
      I2 => \Multiplier_AX/p_1_in1767_in\,
      I3 => \Multiplier_AX/sum_exponent431343_out\,
      O => \Multiplier_AX/p_1_in1530_in\
    );
\carry1_reg_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(6),
      I2 => \Multiplier_BY/p_1_in1767_in\,
      I3 => \Multiplier_BY/sum_exponent431343_out\,
      O => \Multiplier_BY/p_1_in1530_in\
    );
carry1_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => \Multiplier_AX/p_1_in1535_in\,
      I2 => \Multiplier_AX/p_1_in1530_in\,
      I3 => \Multiplier_AX/sum_exponent411153_out\,
      I4 => A_sgn_reg_2(11),
      I5 => A_sgn_reg_3(7),
      O => \Multiplier_AX/p_1_in1298_in\
    );
\carry1_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => \Multiplier_BY/p_1_in1535_in\,
      I2 => \Multiplier_BY/p_1_in1530_in\,
      I3 => \Multiplier_BY/sum_exponent411153_out\,
      I4 => B_sgn_reg_1(11),
      I5 => B_sgn_reg_2(7),
      O => \Multiplier_BY/p_1_in1298_in\
    );
carry1_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1288_in\,
      I1 => A_sgn_reg_3(8),
      I2 => A_sgn_reg_2(8),
      I3 => \Multiplier_AX/sum_exponent45955_out\,
      I4 => \Multiplier_AX/p_1_in1283_in\,
      I5 => A_sgn_reg_2(9),
      O => \Multiplier_AX/sum_exponent39963_out\
    );
\carry1_reg_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1288_in\,
      I1 => B_sgn_reg_2(8),
      I2 => B_sgn_reg_1(8),
      I3 => \Multiplier_BY/sum_exponent45955_out\,
      I4 => \Multiplier_BY/p_1_in1283_in\,
      I5 => B_sgn_reg_1(9),
      O => \Multiplier_BY/sum_exponent39963_out\
    );
carry1_reg_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => A_sgn_reg_3(7),
      I2 => \Multiplier_AX/p_1_in1530_in\,
      I3 => \Multiplier_AX/sum_exponent411153_out\,
      O => \Multiplier_AX/p_1_in1293_in\
    );
\carry1_reg_i_88__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => B_sgn_reg_2(7),
      I2 => \Multiplier_BY/p_1_in1530_in\,
      I3 => \Multiplier_BY/sum_exponent411153_out\,
      O => \Multiplier_BY/p_1_in1293_in\
    );
carry1_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(11),
      I1 => \Multiplier_AX/p_1_in1298_in\,
      I2 => \Multiplier_AX/p_1_in1293_in\,
      I3 => \Multiplier_AX/sum_exponent39963_out\,
      I4 => A_sgn_reg_2(10),
      I5 => A_sgn_reg_3(8),
      O => \Multiplier_AX/p_1_in1061_in\
    );
\carry1_reg_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(11),
      I1 => \Multiplier_BY/p_1_in1298_in\,
      I2 => \Multiplier_BY/p_1_in1293_in\,
      I3 => \Multiplier_BY/sum_exponent39963_out\,
      I4 => B_sgn_reg_1(10),
      I5 => B_sgn_reg_2(8),
      O => \Multiplier_BY/p_1_in1061_in\
    );
\carry1_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => B_sgn_reg_2(19),
      I1 => B_sgn_reg_1(19),
      I2 => B_sgn_reg_1(18),
      I3 => \^sum_exponent194267_out_26\,
      I4 => B_sgn_reg_2(18),
      O => sum_exponent103422_out_27
    );
carry1_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => carry1_reg_i_19_n_0,
      I1 => A_sgn_reg_2(20),
      I2 => A_sgn_reg_2(19),
      I3 => A_sgn_reg_2(17),
      I4 => A_sgn_reg_2(18),
      I5 => \Multiplier_AX/eqOp4282_in\,
      O => \^carry14284_out\
    );
carry1_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in1051_in\,
      I1 => A_sgn_reg_3(9),
      I2 => A_sgn_reg_2(7),
      I3 => \Multiplier_AX/sum_exponent43765_out\,
      I4 => \Multiplier_AX/p_1_in1046_in\,
      I5 => A_sgn_reg_2(8),
      O => \Multiplier_AX/sum_exponent37773_out\
    );
\carry1_reg_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in1051_in\,
      I1 => B_sgn_reg_2(9),
      I2 => B_sgn_reg_1(7),
      I3 => \Multiplier_BY/sum_exponent43765_out\,
      I4 => \Multiplier_BY/p_1_in1046_in\,
      I5 => B_sgn_reg_1(8),
      O => \Multiplier_BY/sum_exponent37773_out\
    );
carry1_reg_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => A_sgn_reg_2(10),
      I1 => A_sgn_reg_3(8),
      I2 => \Multiplier_AX/p_1_in1293_in\,
      I3 => \Multiplier_AX/sum_exponent39963_out\,
      O => \Multiplier_AX/p_1_in1056_in\
    );
\carry1_reg_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => B_sgn_reg_1(10),
      I1 => B_sgn_reg_2(8),
      I2 => \Multiplier_BY/p_1_in1293_in\,
      I3 => \Multiplier_BY/sum_exponent39963_out\,
      O => \Multiplier_BY/p_1_in1056_in\
    );
carry1_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => A_sgn_reg_2(8),
      I1 => \Multiplier_AX/p_1_in1051_in\,
      I2 => \Multiplier_AX/p_1_in1046_in\,
      I3 => \Multiplier_AX/sum_exponent43765_out\,
      I4 => A_sgn_reg_2(7),
      I5 => A_sgn_reg_3(9),
      O => \Multiplier_AX/p_1_in812_in\
    );
\carry1_reg_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696663CCC3CCC"
    )
        port map (
      I0 => B_sgn_reg_1(8),
      I1 => \Multiplier_BY/p_1_in1051_in\,
      I2 => \Multiplier_BY/p_1_in1046_in\,
      I3 => \Multiplier_BY/sum_exponent43765_out\,
      I4 => B_sgn_reg_1(7),
      I5 => B_sgn_reg_2(9),
      O => \Multiplier_BY/p_1_in812_in\
    );
carry1_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in807_in\,
      I1 => A_sgn_reg_3(10),
      I2 => A_sgn_reg_2(5),
      I3 => \Multiplier_AX/sum_exponent44571_out\,
      I4 => \Multiplier_AX/p_1_in802_in\,
      I5 => A_sgn_reg_2(6),
      O => \Multiplier_AX/sum_exponent38579_out\
    );
\carry1_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in807_in\,
      I1 => B_sgn_reg_2(10),
      I2 => B_sgn_reg_1(5),
      I3 => \Multiplier_BY/sum_exponent44571_out\,
      I4 => \Multiplier_BY/p_1_in802_in\,
      I5 => B_sgn_reg_1(6),
      O => \Multiplier_BY/sum_exponent38579_out\
    );
carry1_reg_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8880000"
    )
        port map (
      I0 => A_sgn_reg_2(12),
      I1 => A_sgn_reg_3(0),
      I2 => \Multiplier_AX/sum_exponent712269_out\,
      I3 => A_sgn_reg_2(11),
      I4 => A_sgn_reg_3(1),
      O => \Multiplier_AX/sum_exponent632932_out\
    );
\carry1_reg_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8880000"
    )
        port map (
      I0 => B_sgn_reg_1(12),
      I1 => B_sgn_reg_2(0),
      I2 => \Multiplier_BY/sum_exponent712269_out\,
      I3 => B_sgn_reg_1(11),
      I4 => B_sgn_reg_2(1),
      O => \Multiplier_BY/sum_exponent632932_out\
    );
carry1_reg_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2696_in\,
      I1 => \Multiplier_AX/sum_exponent632087_out\,
      I2 => A_sgn_reg_2(12),
      I3 => A_sgn_reg_3(2),
      O => \Multiplier_AX/sum_exponent602091_out\
    );
\carry1_reg_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2696_in\,
      I1 => \Multiplier_BY/sum_exponent632087_out\,
      I2 => B_sgn_reg_1(12),
      I3 => B_sgn_reg_2(2),
      O => \Multiplier_BY/sum_exponent602091_out\
    );
carry1_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2464_in\,
      I1 => A_sgn_reg_3(3),
      I2 => A_sgn_reg_2(11),
      I3 => \Multiplier_AX/sum_exponent611897_out\,
      I4 => \Multiplier_AX/p_1_in2459_in\,
      I5 => A_sgn_reg_2(12),
      O => \Multiplier_AX/sum_exponent551905_out\
    );
\carry1_reg_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2464_in\,
      I1 => B_sgn_reg_2(3),
      I2 => B_sgn_reg_1(11),
      I3 => \Multiplier_BY/sum_exponent611897_out\,
      I4 => \Multiplier_BY/p_1_in2459_in\,
      I5 => B_sgn_reg_1(12),
      O => \Multiplier_BY/sum_exponent551905_out\
    );
carry1_reg_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent632932_out\,
      I1 => \Multiplier_AX/sum_exponent602091_out\,
      I2 => A_sgn_reg_3(2),
      I3 => A_sgn_reg_3(3),
      I4 => \Multiplier_AX/sum_exponent551905_out\,
      O => \Multiplier_AX/p_1_in2232_in\
    );
\carry1_reg_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent632932_out\,
      I1 => \Multiplier_BY/sum_exponent602091_out\,
      I2 => B_sgn_reg_2(2),
      I3 => B_sgn_reg_2(3),
      I4 => \Multiplier_BY/sum_exponent551905_out\,
      O => \Multiplier_BY/p_1_in2232_in\
    );
carry1_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_AX/p_1_in2227_in\,
      I1 => A_sgn_reg_3(4),
      I2 => A_sgn_reg_2(10),
      I3 => \Multiplier_AX/sum_exponent591707_out\,
      I4 => \Multiplier_AX/p_1_in2222_in\,
      I5 => A_sgn_reg_2(11),
      O => \Multiplier_AX/sum_exponent531715_out\
    );
\carry1_reg_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8C888AA808000"
    )
        port map (
      I0 => \Multiplier_BY/p_1_in2227_in\,
      I1 => B_sgn_reg_2(4),
      I2 => B_sgn_reg_1(10),
      I3 => \Multiplier_BY/sum_exponent591707_out\,
      I4 => \Multiplier_BY/p_1_in2222_in\,
      I5 => B_sgn_reg_1(11),
      O => \Multiplier_BY/sum_exponent531715_out\
    );
carry1_reg_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_AX/sum_exponent521909_out\,
      I1 => \Multiplier_AX/p_1_in2232_in\,
      I2 => \Multiplier_AX/sum_exponent531715_out\,
      I3 => A_sgn_reg_2(12),
      I4 => A_sgn_reg_3(4),
      O => \Multiplier_AX/p_1_in1999_in\
    );
\carry1_reg_i_99__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9956A6A"
    )
        port map (
      I0 => \Multiplier_BY/sum_exponent521909_out\,
      I1 => \Multiplier_BY/p_1_in2232_in\,
      I2 => \Multiplier_BY/sum_exponent531715_out\,
      I3 => B_sgn_reg_1(12),
      I4 => B_sgn_reg_2(4),
      O => \Multiplier_BY/p_1_in1999_in\
    );
\carry1_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \carry1_reg_i_19__0_n_0\,
      I1 => B_sgn_reg_1(20),
      I2 => B_sgn_reg_1(19),
      I3 => B_sgn_reg_1(17),
      I4 => B_sgn_reg_1(18),
      I5 => \Multiplier_BY/eqOp4282_in\,
      O => \^carry14284_out_49\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => done_reg_1,
      Q => \^add_done_1\
    );
\sum[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => reset,
      O => sum0
    );
\sum_exp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF111111F111111"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg_n_0_[0]\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(0),
      O => \sum_exp[0]_i_1_n_0\
    );
\sum_exp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[4]_i_2_n_7\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(1),
      O => \sum_exp[1]_i_1_n_0\
    );
\sum_exp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[4]_i_2_n_6\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(2),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(2),
      O => \sum_exp[2]_i_1_n_0\
    );
\sum_exp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[4]_i_2_n_5\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(3),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(3),
      O => \sum_exp[3]_i_1_n_0\
    );
\sum_exp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[4]_i_2_n_4\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(4),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(4),
      O => \sum_exp[4]_i_1_n_0\
    );
\sum_exp[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \sum_exp[4]_i_3_n_0\
    );
\sum_exp[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \sum_exp[4]_i_4_n_0\
    );
\sum_exp[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \sum_exp[4]_i_5_n_0\
    );
\sum_exp[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \sum_exp[4]_i_6_n_0\
    );
\sum_exp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[7]_i_4_n_7\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(5),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(5),
      O => \sum_exp[5]_i_1_n_0\
    );
\sum_exp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[7]_i_4_n_6\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(6),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(6),
      O => \sum_exp[6]_i_1_n_0\
    );
\sum_exp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD0"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => reset,
      O => sum_exp0
    );
\sum_exp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3_n_0\,
      I1 => \sum_exp_reg[7]_i_4_n_5\,
      I2 => \sum_exp[7]_i_5_n_0\,
      I3 => \A_exp__0\(7),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(7),
      O => \sum_exp[7]_i_2_n_0\
    );
\sum_exp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_exp[7]_i_3_n_0\
    );
\sum_exp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      O => \sum_exp[7]_i_5_n_0\
    );
\sum_exp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \sum_exp[7]_i_6_n_0\
    );
\sum_exp[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \sum_exp[7]_i_7_n_0\
    );
\sum_exp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \sum_exp[7]_i_8_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_exp_reg[4]_i_2_n_0\,
      CO(2) => \sum_exp_reg[4]_i_2_n_1\,
      CO(1) => \sum_exp_reg[4]_i_2_n_2\,
      CO(0) => \sum_exp_reg[4]_i_2_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \sum_exp_reg[4]_i_2_n_4\,
      O(2) => \sum_exp_reg[4]_i_2_n_5\,
      O(1) => \sum_exp_reg[4]_i_2_n_6\,
      O(0) => \sum_exp_reg[4]_i_2_n_7\,
      S(3) => \sum_exp[4]_i_3_n_0\,
      S(2) => \sum_exp[4]_i_4_n_0\,
      S(1) => \sum_exp[4]_i_5_n_0\,
      S(0) => \sum_exp[4]_i_6_n_0\
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
\sum_exp_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_exp_reg[4]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sum_exp_reg[7]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sum_exp_reg[7]_i_4_n_2\,
      CO(0) => \sum_exp_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_sum_exp_reg[7]_i_4_O_UNCONNECTED\(3),
      O(2) => \sum_exp_reg[7]_i_4_n_5\,
      O(1) => \sum_exp_reg[7]_i_4_n_6\,
      O(0) => \sum_exp_reg[7]_i_4_n_7\,
      S(3) => '0',
      S(2) => \sum_exp[7]_i_6_n_0\,
      S(1) => \sum_exp[7]_i_7_n_0\,
      S(0) => \sum_exp[7]_i_8_n_0\
    );
\sum_mantissa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \sum_mantissa[0]_i_2_n_0\,
      I4 => \sum_mantissa[0]_i_3_n_0\,
      O => \sum_mantissa[0]_i_1_n_0\
    );
\sum_mantissa[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(0),
      I1 => data1(0),
      I2 => \^q\(1),
      O => \sum_mantissa[0]_i_2_n_0\
    );
\sum_mantissa[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[0]_i_3_n_0\
    );
\sum_mantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(10),
      I3 => \^q\(1),
      I4 => \sum_mantissa[10]_i_3_n_0\,
      O => \sum_mantissa[10]_i_1_n_0\
    );
\sum_mantissa[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[10]_i_2_n_0\
    );
\sum_mantissa[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[10]_i_3_n_0\
    );
\sum_mantissa[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(11),
      I3 => \^q\(1),
      I4 => \sum_mantissa[11]_i_4_n_0\,
      O => \sum_mantissa[11]_i_1_n_0\
    );
\sum_mantissa[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[11]_i_10_n_0\
    );
\sum_mantissa[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[11]_i_11_n_0\
    );
\sum_mantissa[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[11]_i_12_n_0\
    );
\sum_mantissa[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[11]_i_2_n_0\
    );
\sum_mantissa[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[11]_i_4_n_0\
    );
\sum_mantissa[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(11)
    );
\sum_mantissa[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(10)
    );
\sum_mantissa[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(9)
    );
\sum_mantissa[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(8)
    );
\sum_mantissa[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_9_n_0\
    );
\sum_mantissa[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(12),
      I3 => \^q\(1),
      I4 => \sum_mantissa[12]_i_3_n_0\,
      O => \sum_mantissa[12]_i_1_n_0\
    );
\sum_mantissa[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[12]_i_2_n_0\
    );
\sum_mantissa[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[12]_i_3_n_0\
    );
\sum_mantissa[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(13),
      I3 => \^q\(1),
      I4 => \sum_mantissa[13]_i_3_n_0\,
      O => \sum_mantissa[13]_i_1_n_0\
    );
\sum_mantissa[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[13]_i_2_n_0\
    );
\sum_mantissa[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[13]_i_3_n_0\
    );
\sum_mantissa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(14),
      I3 => \^q\(1),
      I4 => \sum_mantissa[14]_i_3_n_0\,
      O => \sum_mantissa[14]_i_1_n_0\
    );
\sum_mantissa[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[14]_i_2_n_0\
    );
\sum_mantissa[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[14]_i_3_n_0\
    );
\sum_mantissa[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(15),
      I3 => \^q\(1),
      I4 => \sum_mantissa[15]_i_4_n_0\,
      O => \sum_mantissa[15]_i_1_n_0\
    );
\sum_mantissa[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[15]_i_10_n_0\
    );
\sum_mantissa[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[15]_i_11_n_0\
    );
\sum_mantissa[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[15]_i_12_n_0\
    );
\sum_mantissa[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[15]_i_2_n_0\
    );
\sum_mantissa[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[15]_i_4_n_0\
    );
\sum_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(15)
    );
\sum_mantissa[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(14)
    );
\sum_mantissa[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(13)
    );
\sum_mantissa[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(12)
    );
\sum_mantissa[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_9_n_0\
    );
\sum_mantissa[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(16),
      I3 => \^q\(1),
      I4 => \sum_mantissa[16]_i_3_n_0\,
      O => \sum_mantissa[16]_i_1_n_0\
    );
\sum_mantissa[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[16]_i_2_n_0\
    );
\sum_mantissa[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[16]_i_3_n_0\
    );
\sum_mantissa[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(17),
      I3 => \^q\(1),
      I4 => \sum_mantissa[17]_i_3_n_0\,
      O => \sum_mantissa[17]_i_1_n_0\
    );
\sum_mantissa[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[17]_i_2_n_0\
    );
\sum_mantissa[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[17]_i_3_n_0\
    );
\sum_mantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(18),
      I3 => \^q\(1),
      I4 => \sum_mantissa[18]_i_3_n_0\,
      O => \sum_mantissa[18]_i_1_n_0\
    );
\sum_mantissa[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[18]_i_2_n_0\
    );
\sum_mantissa[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[18]_i_3_n_0\
    );
\sum_mantissa[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(19),
      I3 => \^q\(1),
      I4 => \sum_mantissa[19]_i_4_n_0\,
      O => \sum_mantissa[19]_i_1_n_0\
    );
\sum_mantissa[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[19]_i_10_n_0\
    );
\sum_mantissa[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[19]_i_11_n_0\
    );
\sum_mantissa[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[19]_i_12_n_0\
    );
\sum_mantissa[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[19]_i_2_n_0\
    );
\sum_mantissa[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[19]_i_4_n_0\
    );
\sum_mantissa[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(19)
    );
\sum_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(18)
    );
\sum_mantissa[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(17)
    );
\sum_mantissa[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(16)
    );
\sum_mantissa[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_9_n_0\
    );
\sum_mantissa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(1),
      I3 => \^q\(1),
      I4 => \sum_mantissa[1]_i_3_n_0\,
      O => \sum_mantissa[1]_i_1_n_0\
    );
\sum_mantissa[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[1]_i_2_n_0\
    );
\sum_mantissa[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_3_n_0\
    );
\sum_mantissa[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(20),
      I3 => \^q\(1),
      I4 => \sum_mantissa[20]_i_3_n_0\,
      O => \sum_mantissa[20]_i_1_n_0\
    );
\sum_mantissa[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[20]_i_2_n_0\
    );
\sum_mantissa[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[20]_i_3_n_0\
    );
\sum_mantissa[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(21),
      I3 => \^q\(1),
      I4 => \sum_mantissa[21]_i_3_n_0\,
      O => \sum_mantissa[21]_i_1_n_0\
    );
\sum_mantissa[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[22]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[21]_i_2_n_0\
    );
\sum_mantissa[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[21]_i_3_n_0\
    );
\sum_mantissa[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(22),
      I3 => \^q\(1),
      I4 => \sum_mantissa[22]_i_3_n_0\,
      O => \sum_mantissa[22]_i_1_n_0\
    );
\sum_mantissa[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[22]_i_2_n_0\
    );
\sum_mantissa[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[22]_i_3_n_0\
    );
\sum_mantissa[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => data1(23),
      I4 => \^q\(1),
      I5 => \sum_mantissa[23]_i_4_n_0\,
      O => \sum_mantissa[23]_i_1_n_0\
    );
\sum_mantissa[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[23]_i_10_n_0\
    );
\sum_mantissa[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[23]_i_11_n_0\
    );
\sum_mantissa[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[23]_i_12_n_0\
    );
\sum_mantissa[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[23]_i_2_n_0\
    );
\sum_mantissa[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[23]_i_4_n_0\
    );
\sum_mantissa[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(23)
    );
\sum_mantissa[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(22)
    );
\sum_mantissa[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(21)
    );
\sum_mantissa[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(20)
    );
\sum_mantissa[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_9_n_0\
    );
\sum_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFEEEE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fsm_onehot_state_reg[1]_0\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => reset,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \sum_mantissa[24]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => data1(24),
      I4 => \^q\(1),
      I5 => \sum_mantissa[24]_i_5_n_0\,
      O => \sum_mantissa[24]_i_2_n_0\
    );
\sum_mantissa[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => \sum_mantissa[24]_i_3_n_0\
    );
\sum_mantissa[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[24]_i_5_n_0\
    );
\sum_mantissa[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^a_sgn_reg_0\,
      I1 => \^b_sgn\,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_6_n_0\
    );
\sum_mantissa[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(2),
      I3 => \^q\(1),
      I4 => \sum_mantissa[2]_i_3_n_0\,
      O => \sum_mantissa[2]_i_1_n_0\
    );
\sum_mantissa[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[2]_i_2_n_0\
    );
\sum_mantissa[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[2]_i_3_n_0\
    );
\sum_mantissa[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(3),
      I3 => \^q\(1),
      I4 => \sum_mantissa[3]_i_4_n_0\,
      O => \sum_mantissa[3]_i_1_n_0\
    );
\sum_mantissa[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_10_n_0\
    );
\sum_mantissa[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[3]_i_11_n_0\
    );
\sum_mantissa[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[3]_i_12_n_0\
    );
\sum_mantissa[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[3]_i_13_n_0\
    );
\sum_mantissa[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_2_n_0\
    );
\sum_mantissa[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[3]_i_4_n_0\
    );
\sum_mantissa[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_sgn\,
      I1 => \^a_sgn_reg_0\,
      O => \sum_mantissa[3]_i_5_n_0\
    );
\sum_mantissa[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(3)
    );
\sum_mantissa[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(2)
    );
\sum_mantissa[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(1)
    );
\sum_mantissa[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(0)
    );
\sum_mantissa[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(4),
      I3 => \^q\(1),
      I4 => \sum_mantissa[4]_i_3_n_0\,
      O => \sum_mantissa[4]_i_1_n_0\
    );
\sum_mantissa[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[4]_i_2_n_0\
    );
\sum_mantissa[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[4]_i_3_n_0\
    );
\sum_mantissa[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(5),
      I3 => \^q\(1),
      I4 => \sum_mantissa[5]_i_3_n_0\,
      O => \sum_mantissa[5]_i_1_n_0\
    );
\sum_mantissa[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[5]_i_2_n_0\
    );
\sum_mantissa[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[5]_i_3_n_0\
    );
\sum_mantissa[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(6),
      I3 => \^q\(1),
      I4 => \sum_mantissa[6]_i_3_n_0\,
      O => \sum_mantissa[6]_i_1_n_0\
    );
\sum_mantissa[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[6]_i_2_n_0\
    );
\sum_mantissa[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[6]_i_3_n_0\
    );
\sum_mantissa[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(7),
      I3 => \^q\(1),
      I4 => \sum_mantissa[7]_i_4_n_0\,
      O => \sum_mantissa[7]_i_1_n_0\
    );
\sum_mantissa[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[7]_i_10_n_0\
    );
\sum_mantissa[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[7]_i_11_n_0\
    );
\sum_mantissa[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[7]_i_12_n_0\
    );
\sum_mantissa[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[7]_i_2_n_0\
    );
\sum_mantissa[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[7]_i_4_n_0\
    );
\sum_mantissa[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(7)
    );
\sum_mantissa[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(6)
    );
\sum_mantissa[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(5)
    );
\sum_mantissa[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \^b_sgn\,
      I3 => \^a_sgn_reg_0\,
      O => \p_1_in__0\(4)
    );
\sum_mantissa[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \^a_sgn_reg_0\,
      I2 => \^b_sgn\,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_9_n_0\
    );
\sum_mantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(8),
      I3 => \^q\(1),
      I4 => \sum_mantissa[8]_i_3_n_0\,
      O => \sum_mantissa[8]_i_1_n_0\
    );
\sum_mantissa[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[8]_i_2_n_0\
    );
\sum_mantissa[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[8]_i_3_n_0\
    );
\sum_mantissa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => data1(9),
      I3 => \^q\(1),
      I4 => \sum_mantissa[9]_i_3_n_0\,
      O => \sum_mantissa[9]_i_1_n_0\
    );
\sum_mantissa[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[9]_i_2_n_0\
    );
\sum_mantissa[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[9]_i_3_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[11]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[11]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => data1(11 downto 8),
      S(3) => \sum_mantissa[11]_i_9_n_0\,
      S(2) => \sum_mantissa[11]_i_10_n_0\,
      S(1) => \sum_mantissa[11]_i_11_n_0\,
      S(0) => \sum_mantissa[11]_i_12_n_0\
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[15]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[15]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => data1(15 downto 12),
      S(3) => \sum_mantissa[15]_i_9_n_0\,
      S(2) => \sum_mantissa[15]_i_10_n_0\,
      S(1) => \sum_mantissa[15]_i_11_n_0\,
      S(0) => \sum_mantissa[15]_i_12_n_0\
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[19]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[19]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => data1(19 downto 16),
      S(3) => \sum_mantissa[19]_i_9_n_0\,
      S(2) => \sum_mantissa[19]_i_10_n_0\,
      S(1) => \sum_mantissa[19]_i_11_n_0\,
      S(0) => \sum_mantissa[19]_i_12_n_0\
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[23]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[23]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => data1(23 downto 20),
      S(3) => \sum_mantissa[23]_i_9_n_0\,
      S(2) => \sum_mantissa[23]_i_10_n_0\,
      S(1) => \sum_mantissa[23]_i_11_n_0\,
      S(0) => \sum_mantissa[23]_i_12_n_0\
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa_reg[24]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa_reg[24]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => data1(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa[24]_i_6_n_0\
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[3]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[3]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[3]_i_3_n_3\,
      CYINIT => \sum_mantissa[3]_i_5_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \sum_mantissa[3]_i_10_n_0\,
      S(2) => \sum_mantissa[3]_i_11_n_0\,
      S(1) => \sum_mantissa[3]_i_12_n_0\,
      S(0) => \sum_mantissa[3]_i_13_n_0\
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[7]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[7]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \sum_mantissa[7]_i_9_n_0\,
      S(2) => \sum_mantissa[7]_i_10_n_0\,
      S(1) => \sum_mantissa[7]_i_11_n_0\,
      S(0) => \sum_mantissa[7]_i_12_n_0\
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(0),
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => \sum_reg[31]_0\(10),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => \sum_reg[31]_0\(11),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => \sum_reg[31]_0\(12),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => \sum_reg[31]_0\(13),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => \sum_reg[31]_0\(14),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => \sum_reg[31]_0\(15),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => \sum_reg[31]_0\(16),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => \sum_reg[31]_0\(17),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => \sum_reg[31]_0\(18),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => \sum_reg[31]_0\(19),
      R => '0'
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(1),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => \sum_reg[31]_0\(20),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => \sum_reg[31]_0\(21),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => \sum_reg[31]_0\(22),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(23),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(24),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(25),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(26),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(27),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(28),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(29),
      R => '0'
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(2),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(30),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \^d\(0),
      Q => \sum_reg[31]_0\(31),
      R => '0'
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(3),
      R => '0'
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(4),
      R => '0'
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(5),
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(6),
      R => '0'
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(7),
      R => '0'
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[8]\,
      Q => \sum_reg[31]_0\(8),
      R => '0'
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[9]\,
      Q => \sum_reg[31]_0\(9),
      R => '0'
    );
sum_sgn_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => sum_sgn_i_10_n_0
    );
sum_sgn_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => sum_sgn_i_11_n_0
    );
sum_sgn_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => sum_sgn_i_12_n_0
    );
sum_sgn_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => sum_sgn_i_13_n_0
    );
sum_sgn_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => sum_sgn_i_14_n_0
    );
sum_sgn_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => sum_sgn_i_15_n_0
    );
sum_sgn_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => sum_sgn_i_17_n_0
    );
sum_sgn_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => sum_sgn_i_18_n_0
    );
sum_sgn_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => sum_sgn_i_19_n_0
    );
sum_sgn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA22FAF2F8008800"
    )
        port map (
      I0 => \^q\(1),
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \^a_sgn_reg_0\,
      I4 => \FSM_onehot_state_reg[2]_i_3_n_0\,
      I5 => \^b_sgn\,
      O => sum_sgn
    );
sum_sgn_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => sum_sgn_i_20_n_0
    );
sum_sgn_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => sum_sgn_i_21_n_0
    );
sum_sgn_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => sum_sgn_i_22_n_0
    );
sum_sgn_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => sum_sgn_i_23_n_0
    );
sum_sgn_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => sum_sgn_i_24_n_0
    );
sum_sgn_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => sum_sgn_i_25_n_0
    );
sum_sgn_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => sum_sgn_i_26_n_0
    );
sum_sgn_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => sum_sgn_i_27_n_0
    );
sum_sgn_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => sum_sgn_i_28_n_0
    );
sum_sgn_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => sum_sgn_i_29_n_0
    );
sum_sgn_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => sum_sgn_i_30_n_0
    );
sum_sgn_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => sum_sgn_i_31_n_0
    );
sum_sgn_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => sum_sgn_i_32_n_0
    );
sum_sgn_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => sum_sgn_i_5_n_0
    );
sum_sgn_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => sum_sgn_i_6_n_0
    );
sum_sgn_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => sum_sgn_i_8_n_0
    );
sum_sgn_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => sum_sgn_i_9_n_0
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_sgn_reg_0,
      Q => \^d\(0),
      R => '0'
    );
sum_sgn_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_sgn_reg_i_16_n_0,
      CO(2) => sum_sgn_reg_i_16_n_1,
      CO(1) => sum_sgn_reg_i_16_n_2,
      CO(0) => sum_sgn_reg_i_16_n_3,
      CYINIT => '1',
      DI(3) => sum_sgn_i_25_n_0,
      DI(2) => sum_sgn_i_26_n_0,
      DI(1) => sum_sgn_i_27_n_0,
      DI(0) => sum_sgn_i_28_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_29_n_0,
      S(2) => sum_sgn_i_30_n_0,
      S(1) => sum_sgn_i_31_n_0,
      S(0) => sum_sgn_i_32_n_0
    );
sum_sgn_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_4_n_0,
      CO(3 downto 1) => NLW_sum_sgn_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => sum_sgn_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_sgn_i_5_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => sum_sgn_i_6_n_0
    );
sum_sgn_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_7_n_0,
      CO(3) => sum_sgn_reg_i_4_n_0,
      CO(2) => sum_sgn_reg_i_4_n_1,
      CO(1) => sum_sgn_reg_i_4_n_2,
      CO(0) => sum_sgn_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => sum_sgn_i_8_n_0,
      DI(2) => sum_sgn_i_9_n_0,
      DI(1) => sum_sgn_i_10_n_0,
      DI(0) => sum_sgn_i_11_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_12_n_0,
      S(2) => sum_sgn_i_13_n_0,
      S(1) => sum_sgn_i_14_n_0,
      S(0) => sum_sgn_i_15_n_0
    );
sum_sgn_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_16_n_0,
      CO(3) => sum_sgn_reg_i_7_n_0,
      CO(2) => sum_sgn_reg_i_7_n_1,
      CO(1) => sum_sgn_reg_i_7_n_2,
      CO(0) => sum_sgn_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => sum_sgn_i_17_n_0,
      DI(2) => sum_sgn_i_18_n_0,
      DI(1) => sum_sgn_i_19_n_0,
      DI(0) => sum_sgn_i_20_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_21_n_0,
      S(2) => sum_sgn_i_22_n_0,
      S(1) => sum_sgn_i_23_n_0,
      S(0) => sum_sgn_i_24_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1_fp_adder_0 is
  port (
    add_done_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    sum_sgn : out STD_LOGIC;
    axi_rez_22 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 21 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    done_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sum_sgn_reg_0 : in STD_LOGIC;
    add_done_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_fp_equation_solver_0_1_fp_adder_0 : entity is "fp_adder";
end design_1_fp_equation_solver_0_1_fp_adder_0;

architecture STRUCTURE of design_1_fp_equation_solver_0_1_fp_adder_0 is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_20_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_16__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_23_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[17]_i_5_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_12_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_12_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_12_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_18__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_19__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_20__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_21__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_22__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_23__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_24__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_25__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_27__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_29__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_30__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_31__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_32__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_33__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3__0_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4__0_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7__0_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7__0_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7__0_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sum0 : STD_LOGIC;
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4__0_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4__0_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4__0_n_7\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \sum_sgn_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_13__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_14__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_15__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_17__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_18__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_19__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_20__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_21__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_22__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_23__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_24__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_25__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_26__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_27__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_28__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_29__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_30__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_31__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_32__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_reg_i_16__0_n_1\ : STD_LOGIC;
  signal \sum_sgn_reg_i_16__0_n_2\ : STD_LOGIC;
  signal \sum_sgn_reg_i_16__0_n_3\ : STD_LOGIC;
  signal \sum_sgn_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_sgn_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \sum_sgn_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \sum_sgn_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \sum_sgn_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_reg_i_7__0_n_1\ : STD_LOGIC;
  signal \sum_sgn_reg_i_7__0_n_2\ : STD_LOGIC;
  signal \sum_sgn_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \NLW_B_mantissa_reg[17]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_mantissa_reg[17]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_onehot_state_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_exp_reg[7]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_exp_reg[7]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa_reg[24]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_sgn_reg_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_sgn_reg_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_sgn_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_sgn_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_sgn_reg_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_5__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_10__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_8__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_11__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_14\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_17\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_20\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_7\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_8__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_7\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_5\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_8__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_9__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_5__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_9__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_11\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_12\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_13\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_5\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_3__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_8__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_2__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_6\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_10__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_5\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_6__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_7\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_8__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_9__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_5__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_8__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_11__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_12__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_8__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_9__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_12__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_13__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_14__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_18__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_20\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_21\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_23\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_7\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_8__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_11__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_13__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_14__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_15__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_17__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_2__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_5__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_6__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_6__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_7__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_2__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_6__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_9__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_10__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_9__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_10__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_2__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_5\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_6\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_9__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_5\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_8\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_6__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_7__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_9__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_5__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_9__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_13\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_6\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_7__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_3__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_8__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_2__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_5\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_6__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_3__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_7\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_2__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_6__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_7__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_8__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_9__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_6\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_7\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_8__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_8__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_10__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_3__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_6__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_8__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_14__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_17__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_24\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_6__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_7__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_6__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_8__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_9\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_3__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_5__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_6__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_8\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_11__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_3__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_4__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_10__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_6__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_7__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_5\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_6__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_10__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_4__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_9__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_16__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_8\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_11__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_12__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_14__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_34\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_5__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_2__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_4\ : label is "soft_lutpair278";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "align_state:000010,addition_state:000100,output_state:010000,normalize_state:001000,wait_state:000001,iSTATE:100000";
  attribute SOFT_HLUTNM of \sum_exp[7]_i_3__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sum_exp[7]_i_5__0\ : label is "soft_lutpair327";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[7]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sum_mantissa[10]_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sum_mantissa[11]_i_2__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sum_mantissa[12]_i_2__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sum_mantissa[13]_i_2__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sum_mantissa[14]_i_2__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sum_mantissa[15]_i_2__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sum_mantissa[16]_i_2__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sum_mantissa[17]_i_2__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sum_mantissa[18]_i_2__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sum_mantissa[19]_i_2__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sum_mantissa[20]_i_2__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sum_mantissa[21]_i_2__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sum_mantissa[22]_i_2__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_5__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sum_mantissa[2]_i_2__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sum_mantissa[3]_i_2__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sum_mantissa[4]_i_2__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sum_mantissa[5]_i_2__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sum_mantissa[6]_i_2__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sum_mantissa[7]_i_2__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sum_mantissa[8]_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sum_mantissa[9]_i_2__0\ : label is "soft_lutpair335";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[11]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[11]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[15]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[15]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[19]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[19]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[23]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[23]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[24]_i_4__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[24]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[3]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[3]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[7]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[7]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \sum_sgn_reg_i_16__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_sgn_reg_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_sgn_reg_i_4__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_sgn_reg_i_7__0\ : label is 11;
begin
  D(0) <= \^d\(0);
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
  \FSM_onehot_state_reg[4]_0\(2 downto 0) <= \^fsm_onehot_state_reg[4]_0\(2 downto 0);
\A_exp[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => add_done_1,
      I2 => reset,
      O => A_exp0
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => A_sgn_reg_0(0),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[0]_i_2__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      I4 => \A_mantissa[0]_i_3__0_n_0\,
      I5 => \A_mantissa[0]_i_4__0_n_0\,
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[24]_i_11_n_0\,
      I3 => \A_mantissa[24]_i_13__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[0]_i_2__0_n_0\
    );
\A_mantissa[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I1 => \A_mantissa[0]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_13__0_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[0]_i_3__0_n_0\
    );
\A_mantissa[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[0]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[1]_i_4__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[0]_i_4__0_n_0\
    );
\A_mantissa[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(6),
      O => \A_mantissa[0]_i_5__0_n_0\
    );
\A_mantissa[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_12__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_13__0_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[2]_i_15__0_n_0\,
      I5 => \A_mantissa[0]_i_7_n_0\,
      O => \A_mantissa[0]_i_6__0_n_0\
    );
\A_mantissa[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_7_n_0\
    );
\A_mantissa[10]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_10__0_n_0\
    );
\A_mantissa[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => A_sgn_reg_0(10),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[10]_i_2__0_n_0\,
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[10]_i_3__0_n_0\,
      I1 => \A_mantissa[10]_i_4__0_n_0\,
      I2 => \A_mantissa[10]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[10]\,
      I5 => \A_mantissa[10]_i_6__0_n_0\,
      O => \A_mantissa[10]_i_2__0_n_0\
    );
\A_mantissa[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFFFFF00"
    )
        port map (
      I0 => \A_mantissa[11]_i_12__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_13__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[10]_i_7_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[10]_i_3__0_n_0\
    );
\A_mantissa[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE320200000000"
    )
        port map (
      I0 => \A_mantissa[11]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_10__0_n_0\,
      I4 => \A_mantissa[9]_i_6_n_0\,
      I5 => \A_mantissa[24]_i_6__0_n_0\,
      O => \A_mantissa[10]_i_4__0_n_0\
    );
\A_mantissa[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004444400044444"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(0),
      O => \A_mantissa[10]_i_5_n_0\
    );
\A_mantissa[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540454545"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[10]_i_8__0_n_0\,
      I2 => \A_mantissa[2]_i_6__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[8]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_12__0_n_0\,
      O => \A_mantissa[10]_i_6__0_n_0\
    );
\A_mantissa[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[11]_i_19_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_9__0_n_0\,
      O => \A_mantissa[10]_i_7_n_0\
    );
\A_mantissa[10]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0037FF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[10]_i_8__0_n_0\
    );
\A_mantissa[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_10__0_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_9__0_n_0\
    );
\A_mantissa[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \A_mantissa[20]_i_5_n_0\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[11]_i_10__0_n_0\
    );
\A_mantissa[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[14]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_16_n_0\,
      O => \A_mantissa[11]_i_11__0_n_0\
    );
\A_mantissa[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[21]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[11]_i_12__0_n_0\
    );
\A_mantissa[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[11]_i_17_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[11]_i_13__0_n_0\
    );
\A_mantissa[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[11]_i_18_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_19_n_0\,
      O => \A_mantissa[11]_i_14_n_0\
    );
\A_mantissa[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[11]_i_15_n_0\
    );
\A_mantissa[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa[20]_i_5_n_0\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[11]_i_16_n_0\
    );
\A_mantissa[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[11]_i_17_n_0\
    );
\A_mantissa[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[11]_i_18_n_0\
    );
\A_mantissa[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[11]_i_20_n_0\,
      O => \A_mantissa[11]_i_19_n_0\
    );
\A_mantissa[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[11]_i_2_n_0\,
      I1 => \A_mantissa[11]_i_3__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_4_n_0\,
      I4 => \A_mantissa[11]_i_5__0_n_0\,
      I5 => \A_mantissa[11]_i_6__0_n_0\,
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => A_sgn_reg_0(11),
      O => \A_mantissa[11]_i_2_n_0\
    );
\A_mantissa[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[11]_i_20_n_0\
    );
\A_mantissa[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545404545"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[11]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[11]_i_8__0_n_0\,
      I4 => \A_mantissa[19]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_12__0_n_0\,
      O => \A_mantissa[11]_i_3__0_n_0\
    );
\A_mantissa[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042AAFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[11]_i_4_n_0\
    );
\A_mantissa[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB38C8000000000"
    )
        port map (
      I0 => \A_mantissa[11]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_10__0_n_0\,
      I4 => \A_mantissa[11]_i_11__0_n_0\,
      I5 => \A_mantissa[24]_i_6__0_n_0\,
      O => \A_mantissa[11]_i_5__0_n_0\
    );
\A_mantissa[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FF00FFB8"
    )
        port map (
      I0 => \A_mantissa[11]_i_12__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_13__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[11]_i_14_n_0\,
      O => \A_mantissa[11]_i_6__0_n_0\
    );
\A_mantissa[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0F0F"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      O => \A_mantissa[11]_i_7_n_0\
    );
\A_mantissa[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[11]_i_8__0_n_0\
    );
\A_mantissa[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => \A_mantissa[20]_i_5_n_0\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[11]_i_9__0_n_0\
    );
\A_mantissa[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => A_sgn_reg_0(12),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[12]_i_2_n_0\,
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[12]_i_3__0_n_0\,
      I1 => \A_mantissa[12]_i_4_n_0\,
      I2 => \A_mantissa[12]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[12]\,
      I5 => \A_mantissa[12]_i_6__0_n_0\,
      O => \A_mantissa[12]_i_2_n_0\
    );
\A_mantissa[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[11]_i_14_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[13]_i_7_n_0\,
      O => \A_mantissa[12]_i_3__0_n_0\
    );
\A_mantissa[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \A_mantissa[11]_i_11__0_n_0\,
      I1 => \A_mantissa[24]_i_6__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[13]_i_5_n_0\,
      O => \A_mantissa[12]_i_4_n_0\
    );
\A_mantissa[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115404011154000"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_5_n_0\
    );
\A_mantissa[12]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551055"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[20]_i_5_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[19]_i_5_n_0\,
      I4 => \A_mantissa[24]_i_12__0_n_0\,
      O => \A_mantissa[12]_i_6__0_n_0\
    );
\A_mantissa[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => A_sgn_reg_0(13),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[13]_i_2_n_0\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => \A_mantissa[13]_i_3__0_n_0\,
      I5 => \A_mantissa[13]_i_4_n_0\,
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[16]_i_3__0_n_0\,
      O => \A_mantissa[13]_i_2_n_0\
    );
\A_mantissa[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000662AFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[13]_i_3__0_n_0\
    );
\A_mantissa[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \A_mantissa[14]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[13]_i_5_n_0\,
      I4 => \A_mantissa[13]_i_6__0_n_0\,
      O => \A_mantissa[13]_i_4_n_0\
    );
\A_mantissa[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[15]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_9__0_n_0\,
      O => \A_mantissa[13]_i_5_n_0\
    );
\A_mantissa[13]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[13]_i_7_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[13]_i_2_n_0\,
      O => \A_mantissa[13]_i_6__0_n_0\
    );
\A_mantissa[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_12__0_n_0\,
      O => \A_mantissa[13]_i_7_n_0\
    );
\A_mantissa[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => A_sgn_reg_0(14),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[14]_i_2__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => \A_mantissa[14]_i_3__0_n_0\,
      I5 => \A_mantissa[14]_i_4__0_n_0\,
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => \A_mantissa[15]_i_3__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[14]_i_2__0_n_0\
    );
\A_mantissa[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAA8AAAAAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_3__0_n_0\,
      I1 => \A_mantissa[0]_i_3__0_n_0\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(0),
      O => \A_mantissa[14]_i_3__0_n_0\
    );
\A_mantissa[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \A_mantissa[15]_i_5__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[14]_i_5_n_0\,
      I4 => \A_mantissa[14]_i_6_n_0\,
      O => \A_mantissa[14]_i_4__0_n_0\
    );
\A_mantissa[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[16]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_7_n_0\,
      O => \A_mantissa[14]_i_5_n_0\
    );
\A_mantissa[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \A_mantissa[15]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[14]_i_8__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[14]_i_3__0_n_0\,
      O => \A_mantissa[14]_i_6_n_0\
    );
\A_mantissa[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa[20]_i_5_n_0\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[14]_i_7_n_0\
    );
\A_mantissa[14]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[16]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_18_n_0\,
      O => \A_mantissa[14]_i_8__0_n_0\
    );
\A_mantissa[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[23]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[15]_i_10__0_n_0\
    );
\A_mantissa[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => A_sgn_reg_0(15),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[15]_i_2__0_n_0\,
      I4 => \A_mantissa[15]_i_3__0_n_0\,
      I5 => \A_mantissa[15]_i_4_n_0\,
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_3__0_n_0\,
      I1 => \A_mantissa[0]_i_3__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(2),
      O => \A_mantissa[15]_i_2__0_n_0\
    );
\A_mantissa[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666AFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[23]_i_9__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[15]_i_3__0_n_0\
    );
\A_mantissa[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \A_mantissa[16]_i_5__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[15]_i_5__0_n_0\,
      I4 => \A_mantissa[15]_i_6_n_0\,
      O => \A_mantissa[15]_i_4_n_0\
    );
\A_mantissa[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[17]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_7_n_0\,
      O => \A_mantissa[15]_i_5__0_n_0\
    );
\A_mantissa[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \A_mantissa[16]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[15]_i_8__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[15]_i_2__0_n_0\,
      O => \A_mantissa[15]_i_6_n_0\
    );
\A_mantissa[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa[20]_i_5_n_0\,
      I5 => \A_mantissa[15]_i_9__0_n_0\,
      O => \A_mantissa[15]_i_7_n_0\
    );
\A_mantissa[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa[24]_i_8__0_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[15]_i_10__0_n_0\,
      O => \A_mantissa[15]_i_8__0_n_0\
    );
\A_mantissa[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[15]_i_9__0_n_0\
    );
\A_mantissa[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[16]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[16]_i_10__0_n_0\
    );
\A_mantissa[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => A_sgn_reg_0(16),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[16]_i_2_n_0\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => \A_mantissa[16]_i_3__0_n_0\,
      I5 => \A_mantissa[16]_i_4__0_n_0\,
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3377773377737733"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[24]_i_13__0_n_0\,
      O => \A_mantissa[16]_i_2_n_0\
    );
\A_mantissa[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[9]_i_2__0_n_0\,
      I1 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(3),
      O => \A_mantissa[16]_i_3__0_n_0\
    );
\A_mantissa[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[16]_i_5__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[17]_i_5_n_0\,
      I4 => \A_mantissa[16]_i_6__0_n_0\,
      O => \A_mantissa[16]_i_4__0_n_0\
    );
\A_mantissa[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[17]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_7__0_n_0\,
      O => \A_mantissa[16]_i_5__0_n_0\
    );
\A_mantissa[16]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \A_mantissa[16]_i_3__0_n_0\,
      I1 => \A_mantissa[17]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[16]_i_8__0_n_0\,
      I4 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[16]_i_6__0_n_0\
    );
\A_mantissa[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa[20]_i_5_n_0\,
      I5 => \A_mantissa[16]_i_9__0_n_0\,
      O => \A_mantissa[16]_i_7__0_n_0\
    );
\A_mantissa[16]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa[24]_i_8__0_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[16]_i_10__0_n_0\,
      O => \A_mantissa[16]_i_8__0_n_0\
    );
\A_mantissa[16]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[16]_i_9__0_n_0\
    );
\A_mantissa[17]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \A_mantissa[24]_i_8__0_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_13_n_0\,
      O => \A_mantissa[17]_i_10__0_n_0\
    );
\A_mantissa[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[17]_i_11_n_0\
    );
\A_mantissa[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[17]_i_12_n_0\
    );
\A_mantissa[17]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_13_n_0\
    );
\A_mantissa[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF450045004500"
    )
        port map (
      I0 => \A_mantissa[17]_i_2__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa[17]_i_3_n_0\,
      I3 => \A_mantissa[17]_i_4__0_n_0\,
      I4 => A_sgn_reg_0(17),
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666EFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[23]_i_9__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[17]_i_2__0_n_0\
    );
\A_mantissa[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(6),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[17]_i_3_n_0\
    );
\A_mantissa[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[17]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[17]_i_6__0_n_0\,
      I4 => \A_mantissa[17]_i_7_n_0\,
      O => \A_mantissa[17]_i_4__0_n_0\
    );
\A_mantissa[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_8__0_n_0\,
      O => \A_mantissa[17]_i_5_n_0\
    );
\A_mantissa[17]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[20]_i_14_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_9__0_n_0\,
      O => \A_mantissa[17]_i_6__0_n_0\
    );
\A_mantissa[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \A_mantissa[18]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[17]_i_10__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[17]_i_3_n_0\,
      O => \A_mantissa[17]_i_7_n_0\
    );
\A_mantissa[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa[20]_i_5_n_0\,
      I5 => \A_mantissa[17]_i_11_n_0\,
      O => \A_mantissa[17]_i_8__0_n_0\
    );
\A_mantissa[17]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa[20]_i_5_n_0\,
      I5 => \A_mantissa[17]_i_12_n_0\,
      O => \A_mantissa[17]_i_9__0_n_0\
    );
\A_mantissa[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => A_sgn_reg_0(18),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[18]_i_2_n_0\,
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[18]_i_3__0_n_0\,
      I1 => \A_mantissa[18]_i_4_n_0\,
      I2 => \A_mantissa[18]_i_5__0_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[18]\,
      I5 => \A_mantissa[18]_i_6__0_n_0\,
      O => \A_mantissa[18]_i_2_n_0\
    );
\A_mantissa[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[18]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[19]_i_9_n_0\,
      O => \A_mantissa[18]_i_3__0_n_0\
    );
\A_mantissa[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[19]_i_6_n_0\,
      I1 => \A_mantissa[24]_i_6__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[17]_i_6__0_n_0\,
      O => \A_mantissa[18]_i_4_n_0\
    );
\A_mantissa[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155554001555500"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_5__0_n_0\
    );
\A_mantissa[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF007F"
    )
        port map (
      I0 => \A_mantissa[2]_i_6__0_n_0\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa[20]_i_5_n_0\,
      I3 => \A_mantissa[19]_i_5_n_0\,
      I4 => \A_mantissa[24]_i_12__0_n_0\,
      I5 => \A_mantissa[0]_i_3__0_n_0\,
      O => \A_mantissa[18]_i_6__0_n_0\
    );
\A_mantissa[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888BBBBBBBBBBB"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[18]\,
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[18]_i_7_n_0\
    );
\A_mantissa[18]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[18]_i_8__0_n_0\
    );
\A_mantissa[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => A_sgn_reg_0(19),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[19]_i_2__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_3__0_n_0\,
      I5 => \A_mantissa[19]_i_4_n_0\,
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[19]_i_5_n_0\,
      I4 => \A_mantissa[20]_i_2__0_n_0\,
      O => \A_mantissa[19]_i_2__0_n_0\
    );
\A_mantissa[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000766EFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[19]_i_3__0_n_0\
    );
\A_mantissa[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[19]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[20]_i_10__0_n_0\,
      I4 => \A_mantissa[19]_i_7__0_n_0\,
      I5 => \A_mantissa[19]_i_2__0_n_0\,
      O => \A_mantissa[19]_i_4_n_0\
    );
\A_mantissa[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[19]_i_5_n_0\
    );
\A_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[20]_i_12_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[19]_i_8__0_n_0\,
      O => \A_mantissa[19]_i_6_n_0\
    );
\A_mantissa[19]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[19]_i_9_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_15_n_0\,
      O => \A_mantissa[19]_i_7__0_n_0\
    );
\A_mantissa[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[23]_i_12__0_n_0\,
      I1 => \A_mantissa[20]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[8]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[12]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[19]_i_8__0_n_0\
    );
\A_mantissa[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44CF77FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[19]\,
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[19]_i_9_n_0\
    );
\A_mantissa[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF8888F888"
    )
        port map (
      I0 => A_sgn_reg_0(1),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I4 => \A_mantissa[1]_i_2__0_n_0\,
      I5 => \A_mantissa[1]_i_3__0_n_0\,
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_11_n_0\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_2__0_n_0\
    );
\A_mantissa[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[2]_i_8__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[1]_i_4__0_n_0\,
      I4 => \A_mantissa[1]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_6__0_n_0\,
      O => \A_mantissa[1]_i_3__0_n_0\
    );
\A_mantissa[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_16_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_17__0_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[1]_i_6__0_n_0\,
      I5 => \A_mantissa[1]_i_7__0_n_0\,
      O => \A_mantissa[1]_i_4__0_n_0\
    );
\A_mantissa[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7CFF7FFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[2]_i_11__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[1]_i_5_n_0\
    );
\A_mantissa[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[1]_i_6__0_n_0\
    );
\A_mantissa[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7__0_n_0\
    );
\A_mantissa[20]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[20]_i_13_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_14_n_0\,
      O => \A_mantissa[20]_i_10__0_n_0\
    );
\A_mantissa[20]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \A_mantissa[20]_i_2__0_n_0\,
      I1 => \A_mantissa[21]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_15_n_0\,
      I4 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[20]_i_11_n_0\
    );
\A_mantissa[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[23]_i_11__0_n_0\,
      I1 => \A_mantissa[20]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[8]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[14]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[20]_i_12_n_0\
    );
\A_mantissa[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_18__0_n_0\,
      I1 => \A_mantissa[20]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[8]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[15]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[20]_i_13_n_0\
    );
\A_mantissa[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_23_n_0\,
      I1 => \A_mantissa[20]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[8]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[13]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[20]_i_14_n_0\
    );
\A_mantissa[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC44FC77FCFFFCFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[23]_i_8__0_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[20]\,
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[20]_i_15_n_0\
    );
\A_mantissa[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0B000B000B00"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => \A_mantissa[20]_i_2__0_n_0\,
      I2 => \A_mantissa[20]_i_3__0_n_0\,
      I3 => \A_mantissa[20]_i_4_n_0\,
      I4 => A_sgn_reg_0(20),
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABBBBABBBABABA"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[24]_i_12__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[20]_i_6__0_n_0\,
      O => \A_mantissa[20]_i_2__0_n_0\
    );
\A_mantissa[20]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_8__0_n_0\,
      I3 => \A_mantissa[24]_i_11_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[20]_i_3__0_n_0\
    );
\A_mantissa[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \A_mantissa[20]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[20]_i_10__0_n_0\,
      I4 => \A_mantissa[20]_i_11_n_0\,
      O => \A_mantissa[20]_i_4_n_0\
    );
\A_mantissa[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \A_mantissa[20]_i_5_n_0\
    );
\A_mantissa[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[20]_i_6__0_n_0\
    );
\A_mantissa[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A805"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      O => \A_mantissa[20]_i_7_n_0\
    );
\A_mantissa[20]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8991"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      O => \A_mantissa[20]_i_8__0_n_0\
    );
\A_mantissa[20]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[23]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_12_n_0\,
      O => \A_mantissa[20]_i_9__0_n_0\
    );
\A_mantissa[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \A_mantissa[21]_i_2__0_n_0\,
      I1 => A_sgn_reg_0(21),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[21]_i_3_n_0\,
      I1 => \A_mantissa[21]_i_4_n_0\,
      I2 => \A_mantissa[21]_i_5__0_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[21]\,
      I5 => \A_mantissa[21]_i_6_n_0\,
      O => \A_mantissa[21]_i_2__0_n_0\
    );
\A_mantissa[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[21]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_7__0_n_0\,
      O => \A_mantissa[21]_i_3_n_0\
    );
\A_mantissa[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \A_mantissa[20]_i_9__0_n_0\,
      I1 => \A_mantissa[24]_i_6__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_8__0_n_0\,
      O => \A_mantissa[21]_i_4_n_0\
    );
\A_mantissa[21]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155454"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      O => \A_mantissa[21]_i_5__0_n_0\
    );
\A_mantissa[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => \A_mantissa[24]_i_11_n_0\,
      I2 => \A_mantissa[20]_i_7_n_0\,
      I3 => \A_mantissa[20]_i_2__0_n_0\,
      O => \A_mantissa[21]_i_6_n_0\
    );
\A_mantissa[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[21]\,
      O => \A_mantissa[21]_i_7_n_0\
    );
\A_mantissa[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \A_mantissa[22]_i_2__0_n_0\,
      I1 => A_sgn_reg_0(22),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[22]_i_3_n_0\,
      I1 => \A_mantissa[22]_i_4__0_n_0\,
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => \A_mantissa[22]_i_6__0_n_0\,
      O => \A_mantissa[22]_i_2__0_n_0\
    );
\A_mantissa[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEFEFEFE"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[22]_i_7__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => \A_mantissa[24]_i_8__0_n_0\,
      I5 => \A_mantissa[24]_i_13__0_n_0\,
      O => \A_mantissa[22]_i_3_n_0\
    );
\A_mantissa[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE000032020000"
    )
        port map (
      I0 => \A_mantissa[23]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[23]_i_7__0_n_0\,
      I4 => \A_mantissa[24]_i_6__0_n_0\,
      I5 => \A_mantissa[22]_i_8__0_n_0\,
      O => \A_mantissa[22]_i_4__0_n_0\
    );
\A_mantissa[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505055555555450"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(3),
      O => \A_mantissa[22]_i_5_n_0\
    );
\A_mantissa[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444545454545"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[24]_i_12__0_n_0\,
      I2 => \A_mantissa[19]_i_5_n_0\,
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => \A_mantissa[2]_i_6__0_n_0\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[22]_i_6__0_n_0\
    );
\A_mantissa[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[22]\,
      O => \A_mantissa[22]_i_7__0_n_0\
    );
\A_mantissa[22]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[24]_i_19__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[20]_i_13_n_0\,
      O => \A_mantissa[22]_i_8__0_n_0\
    );
\A_mantissa[23]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[22]\,
      O => \A_mantissa[23]_i_10__0_n_0\
    );
\A_mantissa[23]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[23]_i_11__0_n_0\
    );
\A_mantissa[23]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      O => \A_mantissa[23]_i_12__0_n_0\
    );
\A_mantissa[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => \A_mantissa[23]_i_2_n_0\,
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa[23]_i_3__0_n_0\,
      I4 => \A_mantissa[23]_i_4__0_n_0\,
      I5 => \A_mantissa[23]_i_5_n_0\,
      O => A_mantissa(23)
    );
\A_mantissa[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFE03"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_12__0_n_0\,
      I5 => \A_mantissa[16]_i_3__0_n_0\,
      O => \A_mantissa[23]_i_2_n_0\
    );
\A_mantissa[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FE"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_11_n_0\,
      O => \A_mantissa[23]_i_3__0_n_0\
    );
\A_mantissa[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB38C8000000000"
    )
        port map (
      I0 => \A_mantissa[23]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[23]_i_7__0_n_0\,
      I4 => \A_mantissa[24]_i_10__0_n_0\,
      I5 => \A_mantissa[24]_i_6__0_n_0\,
      O => \A_mantissa[23]_i_4__0_n_0\
    );
\A_mantissa[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFF3F"
    )
        port map (
      I0 => \A_mantissa[23]_i_8__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa[24]_i_8__0_n_0\,
      I3 => \A_mantissa[24]_i_13__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[23]_i_5_n_0\
    );
\A_mantissa[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[23]_i_10__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_11__0_n_0\,
      O => \A_mantissa[23]_i_6__0_n_0\
    );
\A_mantissa[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[23]_i_12__0_n_0\,
      O => \A_mantissa[23]_i_7__0_n_0\
    );
\A_mantissa[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => \A_mantissa_reg_n_0_[24]\,
      I2 => A_mantissa60(4),
      O => \A_mantissa[23]_i_8__0_n_0\
    );
\A_mantissa[23]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      O => \A_mantissa[23]_i_9__0_n_0\
    );
\A_mantissa[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFE2B80000E2"
    )
        port map (
      I0 => \A_mantissa[24]_i_17__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_18__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[24]_i_19__0_n_0\,
      O => \A_mantissa[24]_i_10__0_n_0\
    );
\A_mantissa[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2DFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_13__0_n_0\,
      I1 => \A_mantissa[24]_i_20_n_0\,
      I2 => A_mantissa60(6),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      I5 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      O => \A_mantissa[24]_i_11_n_0\
    );
\A_mantissa[24]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFF7"
    )
        port map (
      I0 => \A_mantissa[24]_i_21_n_0\,
      I1 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I2 => A_mantissa60(6),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(5),
      O => \A_mantissa[24]_i_12__0_n_0\
    );
\A_mantissa[24]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[24]_i_13__0_n_0\
    );
\A_mantissa[24]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[24]_i_14__0_n_0\
    );
\A_mantissa[24]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[8]_i_5_n_0\,
      O => \A_mantissa[24]_i_15__0_n_0\
    );
\A_mantissa[24]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[24]_i_16__0_n_0\
    );
\A_mantissa[24]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[23]\,
      O => \A_mantissa[24]_i_17__0_n_0\
    );
\A_mantissa[24]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[24]_i_18__0_n_0\
    );
\A_mantissa[24]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_22_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_23_n_0\,
      O => \A_mantissa[24]_i_19__0_n_0\
    );
\A_mantissa[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => A_exp0,
      I1 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I2 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I3 => A_mantissa11_in,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => reset,
      O => \A_mantissa[24]_i_1__0_n_0\
    );
\A_mantissa[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[24]_i_20_n_0\
    );
\A_mantissa[24]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      O => \A_mantissa[24]_i_21_n_0\
    );
\A_mantissa[24]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[21]\,
      O => \A_mantissa[24]_i_22_n_0\
    );
\A_mantissa[24]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[11]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[24]_i_23_n_0\
    );
\A_mantissa[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \A_mantissa[24]_i_3__0_n_0\,
      I1 => \A_mantissa[24]_i_4__0_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \A_mantissa_reg_n_0_[24]\,
      I4 => \A_mantissa[24]_i_5__0_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545FFFFFF45FF"
    )
        port map (
      I0 => \A_mantissa[24]_i_6__0_n_0\,
      I1 => \A_mantissa[24]_i_7_n_0\,
      I2 => \A_mantissa[24]_i_8__0_n_0\,
      I3 => \A_mantissa[24]_i_9__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[24]_i_3__0_n_0\
    );
\A_mantissa[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555511155554"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_4__0_n_0\
    );
\A_mantissa[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444444444445"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[24]_i_12__0_n_0\,
      I2 => \A_mantissa[24]_i_13__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[24]_i_5__0_n_0\
    );
\A_mantissa[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_14__0_n_0\,
      O => \A_mantissa[24]_i_6__0_n_0\
    );
\A_mantissa[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[24]_i_7_n_0\
    );
\A_mantissa[24]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[24]_i_8__0_n_0\
    );
\A_mantissa[24]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFE2B80000E2"
    )
        port map (
      I0 => \A_mantissa[24]_i_15__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_16__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[23]_i_6__0_n_0\,
      O => \A_mantissa[24]_i_9__0_n_0\
    );
\A_mantissa[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(4),
      O => \A_mantissa[2]_i_10__0_n_0\
    );
\A_mantissa[2]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C801"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[2]_i_11__0_n_0\
    );
\A_mantissa[2]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_12__0_n_0\
    );
\A_mantissa[2]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_13__0_n_0\
    );
\A_mantissa[2]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[2]_i_14__0_n_0\
    );
\A_mantissa[2]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[2]_i_15__0_n_0\
    );
\A_mantissa[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[2]_i_16_n_0\
    );
\A_mantissa[2]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[2]_i_17__0_n_0\
    );
\A_mantissa[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8888888888"
    )
        port map (
      I0 => A_sgn_reg_0(2),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[2]_i_2__0_n_0\,
      I3 => \A_mantissa[2]_i_3__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_4__0_n_0\,
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F4F0F4F"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa[2]_i_5__0_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      O => \A_mantissa[2]_i_2__0_n_0\
    );
\A_mantissa[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7F0000FFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_5_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[8]_i_5_n_0\,
      I3 => \A_mantissa[24]_i_12__0_n_0\,
      I4 => \A_mantissa[0]_i_3__0_n_0\,
      I5 => \A_mantissa[2]_i_6__0_n_0\,
      O => \A_mantissa[2]_i_3__0_n_0\
    );
\A_mantissa[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFFFBBBFB"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__0_n_0\,
      I1 => \A_mantissa[2]_i_3__0_n_0\,
      I2 => \A_mantissa[2]_i_8__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[2]_i_9__0_n_0\,
      I5 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[2]_i_4__0_n_0\
    );
\A_mantissa[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040440"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[2]_i_5__0_n_0\
    );
\A_mantissa[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \A_mantissa[2]_i_6__0_n_0\
    );
\A_mantissa[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000088888888"
    )
        port map (
      I0 => \A_mantissa[3]_i_5__0_n_0\,
      I1 => \A_mantissa[24]_i_6__0_n_0\,
      I2 => \A_mantissa[2]_i_10__0_n_0\,
      I3 => \A_mantissa[2]_i_11__0_n_0\,
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(0),
      O => \A_mantissa[2]_i_7__0_n_0\
    );
\A_mantissa[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_12__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_13__0_n_0\,
      I3 => \A_mantissa[2]_i_14__0_n_0\,
      I4 => \A_mantissa[2]_i_15__0_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_8__0_n_0\
    );
\A_mantissa[2]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_16_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_17__0_n_0\,
      I3 => \A_mantissa[5]_i_7__0_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[2]_i_9__0_n_0\
    );
\A_mantissa[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => A_sgn_reg_0(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[3]_i_2__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \A_mantissa[3]_i_3__0_n_0\,
      I5 => \A_mantissa[3]_i_4__0_n_0\,
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \A_mantissa[4]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[0]_i_3__0_n_0\,
      O => \A_mantissa[3]_i_2__0_n_0\
    );
\A_mantissa[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000040FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[3]_i_3__0_n_0\
    );
\A_mantissa[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[3]_i_5__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[3]_i_6_n_0\,
      I4 => \A_mantissa[3]_i_7__0_n_0\,
      I5 => \A_mantissa[3]_i_2__0_n_0\,
      O => \A_mantissa[3]_i_4__0_n_0\
    );
\A_mantissa[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa[2]_i_6__0_n_0\,
      I2 => \A_mantissa[11]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      I4 => \A_mantissa[8]_i_5_n_0\,
      I5 => \A_mantissa[20]_i_5_n_0\,
      O => \A_mantissa[3]_i_5__0_n_0\
    );
\A_mantissa[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa[2]_i_6__0_n_0\,
      I2 => \A_mantissa[11]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[1]\,
      I4 => \A_mantissa[8]_i_5_n_0\,
      I5 => \A_mantissa[20]_i_5_n_0\,
      O => \A_mantissa[3]_i_6_n_0\
    );
\A_mantissa[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[2]_i_9__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_7__0_n_0\,
      O => \A_mantissa[3]_i_7__0_n_0\
    );
\A_mantissa[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => A_sgn_reg_0(4),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[4]_i_2__0_n_0\,
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \A_mantissa[4]_i_3__0_n_0\,
      I1 => \A_mantissa[4]_i_4__0_n_0\,
      I2 => \A_mantissa[4]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[4]_i_6__0_n_0\,
      O => \A_mantissa[4]_i_2__0_n_0\
    );
\A_mantissa[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FF00FFFF"
    )
        port map (
      I0 => \A_mantissa[7]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_7__0_n_0\,
      I3 => \A_mantissa[23]_i_9__0_n_0\,
      I4 => \A_mantissa[4]_i_7__0_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_3__0_n_0\
    );
\A_mantissa[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[5]_i_5_n_0\,
      I1 => \A_mantissa[24]_i_6__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[3]_i_6_n_0\,
      O => \A_mantissa[4]_i_4__0_n_0\
    );
\A_mantissa[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C0008C0"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[24]_i_11_n_0\,
      O => \A_mantissa[4]_i_5_n_0\
    );
\A_mantissa[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => \A_mantissa[24]_i_12__0_n_0\,
      I2 => \A_mantissa[8]_i_5_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[20]_i_5_n_0\,
      O => \A_mantissa[4]_i_6__0_n_0\
    );
\A_mantissa[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_14__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_15__0_n_0\,
      I3 => \A_mantissa[6]_i_10__0_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_7__0_n_0\
    );
\A_mantissa[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => A_sgn_reg_0(5),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[5]_i_2__0_n_0\,
      I4 => \A_mantissa[5]_i_3__0_n_0\,
      I5 => \A_mantissa[5]_i_4__0_n_0\,
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAB"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_3__0_n_0\,
      I4 => \A_mantissa[8]_i_2_n_0\,
      O => \A_mantissa[5]_i_2__0_n_0\
    );
\A_mantissa[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01500000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_11_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[5]_i_3__0_n_0\
    );
\A_mantissa[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE020"
    )
        port map (
      I0 => \A_mantissa[6]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[5]_i_5_n_0\,
      I4 => \A_mantissa[5]_i_6__0_n_0\,
      I5 => \A_mantissa[5]_i_2__0_n_0\,
      O => \A_mantissa[5]_i_4__0_n_0\
    );
\A_mantissa[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => \A_mantissa[7]_i_7__0_n_0\,
      I1 => \A_mantissa[2]_i_6__0_n_0\,
      I2 => \A_mantissa[11]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \A_mantissa[8]_i_5_n_0\,
      I5 => \A_mantissa[20]_i_5_n_0\,
      O => \A_mantissa[5]_i_5_n_0\
    );
\A_mantissa[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_7__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[6]_i_9__0_n_0\,
      I5 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[5]_i_6__0_n_0\
    );
\A_mantissa[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[1]_i_6__0_n_0\,
      O => \A_mantissa[5]_i_7__0_n_0\
    );
\A_mantissa[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_12__0_n_0\,
      O => \A_mantissa[6]_i_10__0_n_0\
    );
\A_mantissa[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => A_sgn_reg_0(6),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[6]_i_2__0_n_0\,
      I4 => \A_mantissa[6]_i_3__0_n_0\,
      I5 => \A_mantissa[6]_i_4_n_0\,
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545455"
    )
        port map (
      I0 => \A_mantissa[8]_i_2_n_0\,
      I1 => \A_mantissa[0]_i_3__0_n_0\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      O => \A_mantissa[6]_i_2__0_n_0\
    );
\A_mantissa[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00AAFFFF"
    )
        port map (
      I0 => \A_mantissa[6]_i_5_n_0\,
      I1 => \A_mantissa[6]_i_6__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_11_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_3__0_n_0\
    );
\A_mantissa[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE020"
    )
        port map (
      I0 => \A_mantissa[7]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[6]_i_7__0_n_0\,
      I4 => \A_mantissa[6]_i_2__0_n_0\,
      I5 => \A_mantissa[6]_i_8__0_n_0\,
      O => \A_mantissa[6]_i_4_n_0\
    );
\A_mantissa[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C00"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      O => \A_mantissa[6]_i_5_n_0\
    );
\A_mantissa[6]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[6]_i_6__0_n_0\
    );
\A_mantissa[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => \A_mantissa[8]_i_8_n_0\,
      I1 => \A_mantissa[2]_i_6__0_n_0\,
      I2 => \A_mantissa[11]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \A_mantissa[8]_i_5_n_0\,
      I5 => \A_mantissa[20]_i_5_n_0\,
      O => \A_mantissa[6]_i_7__0_n_0\
    );
\A_mantissa[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \A_mantissa[7]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_9__0_n_0\,
      I3 => \A_mantissa[6]_i_9__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[6]_i_8__0_n_0\
    );
\A_mantissa[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_10__0_n_0\,
      O => \A_mantissa[6]_i_9__0_n_0\
    );
\A_mantissa[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[7]_i_10__0_n_0\
    );
\A_mantissa[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => A_sgn_reg_0(7),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[7]_i_2__0_n_0\,
      I4 => \A_mantissa[7]_i_3__0_n_0\,
      I5 => \A_mantissa[7]_i_4__0_n_0\,
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => \A_mantissa[8]_i_2_n_0\,
      I1 => \A_mantissa[0]_i_3__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_2__0_n_0\
    );
\A_mantissa[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001E00FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[7]_i_3__0_n_0\
    );
\A_mantissa[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB080"
    )
        port map (
      I0 => \A_mantissa[7]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[8]_i_6__0_n_0\,
      I4 => \A_mantissa[7]_i_6__0_n_0\,
      I5 => \A_mantissa[7]_i_2__0_n_0\,
      O => \A_mantissa[7]_i_4__0_n_0\
    );
\A_mantissa[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[9]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[7]_i_7__0_n_0\,
      O => \A_mantissa[7]_i_5_n_0\
    );
\A_mantissa[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_9__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[8]_i_9__0_n_0\,
      I5 => \A_mantissa[23]_i_9__0_n_0\,
      O => \A_mantissa[7]_i_6__0_n_0\
    );
\A_mantissa[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[8]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[7]_i_7__0_n_0\
    );
\A_mantissa[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[7]_i_10__0_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[7]_i_8__0_n_0\
    );
\A_mantissa[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_16_n_0\,
      O => \A_mantissa[7]_i_9__0_n_0\
    );
\A_mantissa[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_14__0_n_0\,
      O => \A_mantissa[8]_i_10__0_n_0\
    );
\A_mantissa[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => A_sgn_reg_0(8),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa[8]_i_2_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[8]_i_3__0_n_0\,
      I5 => \A_mantissa[8]_i_4_n_0\,
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[8]_i_5_n_0\,
      I2 => \A_mantissa[24]_i_12__0_n_0\,
      I3 => \A_mantissa[0]_i_3__0_n_0\,
      O => \A_mantissa[8]_i_2_n_0\
    );
\A_mantissa[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4F4F4F0F4F4F0F"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_13__0_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[8]_i_3__0_n_0\
    );
\A_mantissa[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[8]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[9]_i_5_n_0\,
      I4 => \A_mantissa[8]_i_7_n_0\,
      O => \A_mantissa[8]_i_4_n_0\
    );
\A_mantissa[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[8]_i_5_n_0\
    );
\A_mantissa[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[9]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[8]_i_8_n_0\,
      O => \A_mantissa[8]_i_6__0_n_0\
    );
\A_mantissa[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \A_mantissa[23]_i_9__0_n_0\,
      I1 => \A_mantissa[9]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_9__0_n_0\,
      I4 => \A_mantissa[8]_i_2_n_0\,
      O => \A_mantissa[8]_i_7_n_0\
    );
\A_mantissa[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[8]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[8]_i_8_n_0\
    );
\A_mantissa[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_10__0_n_0\,
      O => \A_mantissa[8]_i_9__0_n_0\
    );
\A_mantissa[9]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[11]_i_13__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_8__0_n_0\,
      O => \A_mantissa[9]_i_10__0_n_0\
    );
\A_mantissa[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => A_sgn_reg_0(9),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[9]_i_2__0_n_0\,
      I4 => \A_mantissa[9]_i_3__0_n_0\,
      I5 => \A_mantissa[9]_i_4_n_0\,
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(6),
      I4 => A_mantissa60(4),
      O => \A_mantissa[9]_i_2__0_n_0\
    );
\A_mantissa[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005700FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[23]_i_9__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \A_mantissa[9]_i_3__0_n_0\
    );
\A_mantissa[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[9]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => \A_mantissa[9]_i_6_n_0\,
      I4 => \A_mantissa[9]_i_7_n_0\,
      O => \A_mantissa[9]_i_4_n_0\
    );
\A_mantissa[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[11]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_8__0_n_0\,
      O => \A_mantissa[9]_i_5_n_0\
    );
\A_mantissa[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \A_mantissa[11]_i_16_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_9_n_0\,
      O => \A_mantissa[9]_i_6_n_0\
    );
\A_mantissa[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBA00000000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[10]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[9]_i_10__0_n_0\,
      I4 => \A_mantissa[0]_i_5__0_n_0\,
      I5 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      O => \A_mantissa[9]_i_7_n_0\
    );
\A_mantissa[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[8]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[9]_i_8__0_n_0\
    );
\A_mantissa[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[8]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[20]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[11]_i_15_n_0\,
      O => \A_mantissa[9]_i_9_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(23),
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(13),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(14),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(15),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(16),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(17),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(18),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(19),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(20),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222222222222"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \B_mantissa[0]_i_2__0_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[7]_i_5_n_0\,
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777070707777777"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \B_mantissa[24]_i_8__0_n_0\,
      I3 => \B_mantissa[1]_i_4__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[0]_i_2__0_n_0\
    );
\B_mantissa[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[4]_i_9__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_11__0_n_0\,
      I5 => \B_mantissa[0]_i_4__0_n_0\,
      O => \B_mantissa[0]_i_3__0_n_0\
    );
\B_mantissa[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_4__0_n_0\
    );
\B_mantissa[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(0),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[10]_i_2__0_n_0\,
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[10]_i_3__0_n_0\,
      I1 => \B_mantissa[10]_i_4__0_n_0\,
      I2 => \B_mantissa[10]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      I5 => \B_mantissa[10]_i_6__0_n_0\,
      O => \B_mantissa[10]_i_2__0_n_0\
    );
\B_mantissa[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[9]_i_6_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_7__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[11]_i_9__0_n_0\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[10]_i_3__0_n_0\
    );
\B_mantissa[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFB38C80"
    )
        port map (
      I0 => \B_mantissa[9]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_10__0_n_0\,
      I4 => \B_mantissa[11]_i_7__0_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[10]_i_4__0_n_0\
    );
\B_mantissa[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(0),
      O => \B_mantissa[10]_i_5_n_0\
    );
\B_mantissa[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[11]_i_5_n_0\,
      I1 => \B_mantissa[20]_i_7__0_n_0\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[10]_i_6__0_n_0\
    );
\B_mantissa[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => Q(1),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[11]_i_2_n_0\,
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => \B_mantissa[11]_i_3__0_n_0\,
      I5 => \B_mantissa[11]_i_4_n_0\,
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[11]_i_5_n_0\,
      I1 => \B_mantissa[20]_i_7__0_n_0\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[11]_i_2_n_0\
    );
\B_mantissa[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[11]_i_3__0_n_0\
    );
\B_mantissa[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[11]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[11]_i_7__0_n_0\,
      I4 => \B_mantissa[11]_i_2_n_0\,
      I5 => \B_mantissa[11]_i_8__0_n_0\,
      O => \B_mantissa[11]_i_4_n_0\
    );
\B_mantissa[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \FSM_onehot_state[2]_i_25__0_n_0\,
      O => \B_mantissa[11]_i_5_n_0\
    );
\B_mantissa[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[14]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_9__0_n_0\,
      O => \B_mantissa[11]_i_6_n_0\
    );
\B_mantissa[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[13]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_9__0_n_0\,
      O => \B_mantissa[11]_i_7__0_n_0\
    );
\B_mantissa[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_11__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_6_n_0\,
      I3 => \B_mantissa[11]_i_9__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[11]_i_8__0_n_0\
    );
\B_mantissa[11]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[13]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_13__0_n_0\,
      O => \B_mantissa[11]_i_9__0_n_0\
    );
\B_mantissa[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(2),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[12]_i_2_n_0\,
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[12]_i_3__0_n_0\,
      I1 => \B_mantissa[12]_i_4_n_0\,
      I2 => \B_mantissa[12]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      I5 => \B_mantissa[12]_i_6__0_n_0\,
      O => \B_mantissa[12]_i_2_n_0\
    );
\B_mantissa[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_11__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_6_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[12]_i_3__0_n_0\
    );
\B_mantissa[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[13]_i_5_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[11]_i_6_n_0\,
      I3 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[12]_i_4_n_0\
    );
\B_mantissa[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA880002AA8000"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_5_n_0\
    );
\B_mantissa[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA2AAAAAAAA"
    )
        port map (
      I0 => \B_mantissa[11]_i_5_n_0\,
      I1 => \B_mantissa[24]_i_13__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[20]_i_7__0_n_0\,
      O => \B_mantissa[12]_i_6__0_n_0\
    );
\B_mantissa[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => Q(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[13]_i_2_n_0\,
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => \B_mantissa[13]_i_3__0_n_0\,
      I5 => \B_mantissa[13]_i_4_n_0\,
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555D5D5D55"
    )
        port map (
      I0 => \B_mantissa[16]_i_2_n_0\,
      I1 => B_mantissa60(3),
      I2 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(2),
      O => \B_mantissa[13]_i_2_n_0\
    );
\B_mantissa[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[13]_i_3__0_n_0\
    );
\B_mantissa[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[14]_i_7__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[13]_i_5_n_0\,
      I4 => \B_mantissa[13]_i_6__0_n_0\,
      I5 => \B_mantissa[13]_i_2_n_0\,
      O => \B_mantissa[13]_i_4_n_0\
    );
\B_mantissa[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[15]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_7_n_0\,
      O => \B_mantissa[13]_i_5_n_0\
    );
\B_mantissa[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_11__0_n_0\,
      I3 => \B_mantissa[13]_i_8_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[13]_i_6__0_n_0\
    );
\B_mantissa[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[20]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      I5 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[13]_i_7_n_0\
    );
\B_mantissa[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[13]_i_9_n_0\,
      O => \B_mantissa[13]_i_8_n_0\
    );
\B_mantissa[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[13]\,
      O => \B_mantissa[13]_i_9_n_0\
    );
\B_mantissa[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF5FF30FF3F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[16]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_10__0_n_0\
    );
\B_mantissa[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[14]\,
      O => \B_mantissa[14]_i_11__0_n_0\
    );
\B_mantissa[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => Q(4),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[14]_i_2__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[14]_i_3__0_n_0\,
      I5 => \B_mantissa[14]_i_4_n_0\,
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555577555555555"
    )
        port map (
      I0 => \B_mantissa[16]_i_2_n_0\,
      I1 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(3),
      O => \B_mantissa[14]_i_2__0_n_0\
    );
\B_mantissa[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF0222FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[14]_i_5_n_0\,
      I2 => \B_mantissa[14]_i_6__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[14]_i_3__0_n_0\
    );
\B_mantissa[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[14]_i_7__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_5_n_0\,
      I4 => \B_mantissa[14]_i_2__0_n_0\,
      I5 => \B_mantissa[14]_i_8__0_n_0\,
      O => \B_mantissa[14]_i_4_n_0\
    );
\B_mantissa[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[14]_i_5_n_0\
    );
\B_mantissa[14]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[14]_i_6__0_n_0\
    );
\B_mantissa[14]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[16]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_9_n_0\,
      O => \B_mantissa[14]_i_7__0_n_0\
    );
\B_mantissa[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_11__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[15]_i_8__0_n_0\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[14]_i_8__0_n_0\
    );
\B_mantissa[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[20]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      I5 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[14]_i_9_n_0\
    );
\B_mantissa[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF5FF30FF3F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[15]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_10__0_n_0\
    );
\B_mantissa[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8888888888"
    )
        port map (
      I0 => Q(5),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[15]_i_2__0_n_0\,
      I3 => \B_mantissa[15]_i_3__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      I5 => \B_mantissa[15]_i_4_n_0\,
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_8__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[15]_i_2__0_n_0\
    );
\B_mantissa[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555D5555"
    )
        port map (
      I0 => \B_mantissa[16]_i_2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \FSM_onehot_state[2]_i_25__0_n_0\,
      O => \B_mantissa[15]_i_3__0_n_0\
    );
\B_mantissa[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[16]_i_5__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_5_n_0\,
      I4 => \B_mantissa[15]_i_3__0_n_0\,
      I5 => \B_mantissa[15]_i_6__0_n_0\,
      O => \B_mantissa[15]_i_4_n_0\
    );
\B_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[17]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_7_n_0\,
      O => \B_mantissa[15]_i_5_n_0\
    );
\B_mantissa[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[16]_i_8__0_n_0\,
      I3 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[15]_i_6__0_n_0\
    );
\B_mantissa[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[15]_i_9__0_n_0\,
      O => \B_mantissa[15]_i_7_n_0\
    );
\B_mantissa[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[23]_i_8__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_10__0_n_0\,
      O => \B_mantissa[15]_i_8__0_n_0\
    );
\B_mantissa[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[15]_i_9__0_n_0\
    );
\B_mantissa[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => Q(6),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa[16]_i_2_n_0\,
      I4 => \B_mantissa[16]_i_3__0_n_0\,
      I5 => \B_mantissa[16]_i_4__0_n_0\,
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => \B_mantissa[20]_i_7__0_n_0\,
      I2 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[16]_i_2_n_0\
    );
\B_mantissa[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BBBB33BBB3BB33"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[1]_i_3__0_n_0\,
      O => \B_mantissa[16]_i_3__0_n_0\
    );
\B_mantissa[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[16]_i_5__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_6_n_0\,
      I4 => \B_mantissa[16]_i_6__0_n_0\,
      O => \B_mantissa[16]_i_4__0_n_0\
    );
\B_mantissa[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[17]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_7__0_n_0\,
      O => \B_mantissa[16]_i_5__0_n_0\
    );
\B_mantissa[16]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \B_mantissa[16]_i_2_n_0\,
      I1 => \B_mantissa[17]_i_11_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[16]_i_8__0_n_0\,
      I4 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[16]_i_6__0_n_0\
    );
\B_mantissa[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[16]_i_9__0_n_0\,
      O => \B_mantissa[16]_i_7__0_n_0\
    );
\B_mantissa[16]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[23]_i_8__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[14]_i_10__0_n_0\,
      O => \B_mantissa[16]_i_8__0_n_0\
    );
\B_mantissa[16]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[16]_i_9__0_n_0\
    );
\B_mantissa[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[17]_i_13_n_0\,
      O => \B_mantissa[17]_i_10_n_0\
    );
\B_mantissa[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[23]_i_8__0_n_0\,
      I4 => \B_mantissa[17]_i_14_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_11_n_0\
    );
\B_mantissa[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[17]_i_12_n_0\
    );
\B_mantissa[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[17]_i_13_n_0\
    );
\B_mantissa[17]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_14_n_0\
    );
\B_mantissa[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF450045004500"
    )
        port map (
      I0 => \B_mantissa[17]_i_2_n_0\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa[17]_i_3__0_n_0\,
      I3 => \B_mantissa[17]_i_4__0_n_0\,
      I4 => Q(7),
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_8__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[17]_i_2_n_0\
    );
\B_mantissa[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[17]_i_5_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(6),
      O => \B_mantissa[17]_i_3__0_n_0\
    );
\B_mantissa[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[17]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_7__0_n_0\,
      I4 => \B_mantissa[17]_i_8__0_n_0\,
      O => \B_mantissa[17]_i_4__0_n_0\
    );
\B_mantissa[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[19]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_9__0_n_0\,
      O => \B_mantissa[17]_i_6_n_0\
    );
\B_mantissa[17]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[20]_i_11_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_10_n_0\,
      O => \B_mantissa[17]_i_7__0_n_0\
    );
\B_mantissa[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4700000000"
    )
        port map (
      I0 => \B_mantissa[18]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_11_n_0\,
      I3 => \FSM_onehot_state[2]_i_34_n_0\,
      I4 => \B_mantissa[23]_i_8__0_n_0\,
      I5 => \B_mantissa_reg[17]_i_5_n_3\,
      O => \B_mantissa[17]_i_8__0_n_0\
    );
\B_mantissa[17]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[17]_i_12_n_0\,
      O => \B_mantissa[17]_i_9__0_n_0\
    );
\B_mantissa[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(8),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[18]_i_2_n_0\,
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[18]_i_3__0_n_0\,
      I1 => \B_mantissa[18]_i_4_n_0\,
      I2 => \B_mantissa[18]_i_5__0_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      I5 => \B_mantissa[18]_i_6__0_n_0\,
      O => \B_mantissa[18]_i_2_n_0\
    );
\B_mantissa[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74FF"
    )
        port map (
      I0 => \B_mantissa[19]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[18]_i_7_n_0\,
      I3 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[18]_i_3__0_n_0\
    );
\B_mantissa[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa[17]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[19]_i_5_n_0\,
      I3 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[18]_i_4_n_0\
    );
\B_mantissa[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA888222A8888"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_5__0_n_0\
    );
\B_mantissa[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005500DF00FF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I4 => \B_mantissa[5]_i_8__0_n_0\,
      I5 => \B_mantissa[20]_i_7__0_n_0\,
      O => \B_mantissa[18]_i_6__0_n_0\
    );
\B_mantissa[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[23]_i_8__0_n_0\,
      I4 => \B_mantissa[18]_i_8__0_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[18]_i_7_n_0\
    );
\B_mantissa[18]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[18]_i_8__0_n_0\
    );
\B_mantissa[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFF888888888"
    )
        port map (
      I0 => Q(9),
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \B_mantissa[19]_i_2__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_3__0_n_0\,
      I5 => \B_mantissa[19]_i_4__0_n_0\,
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__0_n_0\,
      I1 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[20]_i_7__0_n_0\,
      O => \B_mantissa[19]_i_2__0_n_0\
    );
\B_mantissa[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[19]_i_3__0_n_0\
    );
\B_mantissa[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[19]_i_5_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[20]_i_9__0_n_0\,
      I4 => \B_mantissa[19]_i_6__0_n_0\,
      I5 => \B_mantissa[19]_i_2__0_n_0\,
      O => \B_mantissa[19]_i_4__0_n_0\
    );
\B_mantissa[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[21]_i_11__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[19]_i_7_n_0\,
      O => \B_mantissa[19]_i_5_n_0\
    );
\B_mantissa[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[19]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[20]_i_12_n_0\,
      O => \B_mantissa[19]_i_6__0_n_0\
    );
\B_mantissa[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[23]_i_11__0_n_0\,
      O => \B_mantissa[19]_i_7_n_0\
    );
\B_mantissa[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[23]_i_8__0_n_0\,
      O => \B_mantissa[19]_i_8_n_0\
    );
\B_mantissa[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500CF000000"
    )
        port map (
      I0 => \B_mantissa[1]_i_2__0_n_0\,
      I1 => \B_mantissa[1]_i_3__0_n_0\,
      I2 => \B_mantissa[7]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[2]_i_5__0_n_0\,
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \B_mantissa[2]_i_6__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[1]_i_4__0_n_0\,
      I3 => \B_mantissa[24]_i_8__0_n_0\,
      I4 => \B_mantissa[1]_i_5_n_0\,
      O => \B_mantissa[1]_i_2__0_n_0\
    );
\B_mantissa[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[1]_i_3__0_n_0\
    );
\B_mantissa[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[7]_i_10__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_8_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[1]_i_6__0_n_0\,
      I5 => \B_mantissa[1]_i_7_n_0\,
      O => \B_mantissa[1]_i_4__0_n_0\
    );
\B_mantissa[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[5]_i_9__0_n_0\,
      I2 => \B_mantissa[20]_i_6__0_n_0\,
      I3 => \B_mantissa[20]_i_5_n_0\,
      I4 => \B_mantissa[5]_i_8__0_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[1]_i_5_n_0\
    );
\B_mantissa[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[1]_i_6__0_n_0\
    );
\B_mantissa[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_7_n_0\
    );
\B_mantissa[20]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A88FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[20]_i_12_n_0\,
      I2 => \B_mantissa[21]_i_12_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[20]_i_2__0_n_0\,
      O => \B_mantissa[20]_i_10__0_n_0\
    );
\B_mantissa[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[24]_i_23_n_0\,
      O => \B_mantissa[20]_i_11_n_0\
    );
\B_mantissa[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[23]_i_8__0_n_0\,
      O => \B_mantissa[20]_i_12_n_0\
    );
\B_mantissa[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => \B_mantissa[20]_i_3__0_n_0\,
      I3 => \B_mantissa[20]_i_4_n_0\,
      I4 => Q(10),
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00515555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa[20]_i_6__0_n_0\,
      I3 => \B_mantissa[20]_i_7__0_n_0\,
      I4 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[20]_i_2__0_n_0\
    );
\B_mantissa[20]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_6_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_8__0_n_0\,
      I3 => \B_mantissa[24]_i_11_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[20]_i_3__0_n_0\
    );
\B_mantissa[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[20]_i_9__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_8__0_n_0\,
      I4 => \B_mantissa[20]_i_10__0_n_0\,
      O => \B_mantissa[20]_i_4_n_0\
    );
\B_mantissa[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[20]_i_5_n_0\
    );
\B_mantissa[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \B_mantissa[20]_i_6__0_n_0\
    );
\B_mantissa[20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[20]_i_7__0_n_0\
    );
\B_mantissa[20]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A815"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[20]_i_8__0_n_0\
    );
\B_mantissa[20]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[21]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[20]_i_11_n_0\,
      O => \B_mantissa[20]_i_9__0_n_0\
    );
\B_mantissa[21]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[24]_i_16__0_n_0\,
      O => \B_mantissa[21]_i_10__0_n_0\
    );
\B_mantissa[21]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa[20]_i_6__0_n_0\,
      I5 => \B_mantissa[23]_i_9__0_n_0\,
      O => \B_mantissa[21]_i_11__0_n_0\
    );
\B_mantissa[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_12_n_0\
    );
\B_mantissa[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \B_mantissa[21]_i_2__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa[21]_i_3_n_0\,
      I3 => \B_mantissa[21]_i_4_n_0\,
      I4 => Q(11),
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => \B_mantissa[21]_i_5_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[21]_i_2__0_n_0\
    );
\B_mantissa[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[21]_i_3_n_0\
    );
\B_mantissa[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[21]_i_7_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_8__0_n_0\,
      I4 => \B_mantissa[21]_i_9__0_n_0\,
      O => \B_mantissa[21]_i_4_n_0\
    );
\B_mantissa[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000037"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_5_n_0\
    );
\B_mantissa[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A805"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[21]_i_6_n_0\
    );
\B_mantissa[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[24]_i_18__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[21]_i_10__0_n_0\,
      O => \B_mantissa[21]_i_7_n_0\
    );
\B_mantissa[21]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[23]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[21]_i_11__0_n_0\,
      O => \B_mantissa[21]_i_8__0_n_0\
    );
\B_mantissa[21]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[22]_i_7__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_12_n_0\,
      I4 => \B_mantissa[21]_i_2__0_n_0\,
      O => \B_mantissa[21]_i_9__0_n_0\
    );
\B_mantissa[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \B_mantissa[22]_i_2_n_0\,
      I1 => Q(12),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000F000000"
    )
        port map (
      I0 => \B_mantissa[22]_i_3__0_n_0\,
      I1 => \B_mantissa[22]_i_4__0_n_0\,
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => \B_mantissa[22]_i_6__0_n_0\,
      O => \B_mantissa[22]_i_2_n_0\
    );
\B_mantissa[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE2EFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_8__0_n_0\,
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[22]_i_3__0_n_0\
    );
\B_mantissa[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FECE3202"
    )
        port map (
      I0 => \B_mantissa[23]_i_6__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_7__0_n_0\,
      I4 => \B_mantissa[21]_i_7_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[22]_i_4__0_n_0\
    );
\B_mantissa[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA8222AA8A8"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[22]_i_5_n_0\
    );
\B_mantissa[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555577F7"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa[20]_i_6__0_n_0\,
      I3 => \B_mantissa[5]_i_8__0_n_0\,
      I4 => \B_mantissa[20]_i_7__0_n_0\,
      I5 => \FSM_onehot_state[2]_i_25__0_n_0\,
      O => \B_mantissa[22]_i_6__0_n_0\
    );
\B_mantissa[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[22]_i_7__0_n_0\
    );
\B_mantissa[22]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      O => \B_mantissa[22]_i_8__0_n_0\
    );
\B_mantissa[23]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \B_mantissa[23]_i_10__0_n_0\
    );
\B_mantissa[23]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[23]_i_11__0_n_0\
    );
\B_mantissa[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => \B_mantissa[23]_i_2__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => \B_mantissa[23]_i_3__0_n_0\,
      I4 => \B_mantissa[23]_i_4__0_n_0\,
      I5 => \B_mantissa[23]_i_5__0_n_0\,
      O => B_mantissa(23)
    );
\B_mantissa[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD555F"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[16]_i_2_n_0\,
      O => \B_mantissa[23]_i_2__0_n_0\
    );
\B_mantissa[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[23]_i_3__0_n_0\
    );
\B_mantissa[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFB38C80"
    )
        port map (
      I0 => \B_mantissa[23]_i_6__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[23]_i_7__0_n_0\,
      I4 => \B_mantissa[24]_i_10__0_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[23]_i_4__0_n_0\
    );
\B_mantissa[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[23]_i_8__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa[1]_i_3__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[23]_i_5__0_n_0\
    );
\B_mantissa[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \B_mantissa[23]_i_9__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[23]_i_10__0_n_0\,
      O => \B_mantissa[23]_i_6__0_n_0\
    );
\B_mantissa[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \B_mantissa[23]_i_11__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_14__0_n_0\,
      O => \B_mantissa[23]_i_7__0_n_0\
    );
\B_mantissa[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[23]_i_8__0_n_0\
    );
\B_mantissa[23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[23]_i_9__0_n_0\
    );
\B_mantissa[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFB8E20000B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_16__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[24]_i_17__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[24]_i_18__0_n_0\,
      O => \B_mantissa[24]_i_10__0_n_0\
    );
\B_mantissa[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFF88800000"
    )
        port map (
      I0 => \B_mantissa[24]_i_6__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[24]_i_11_n_0\
    );
\B_mantissa[24]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFF88800000"
    )
        port map (
      I0 => \B_mantissa[24]_i_6__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_3__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[24]_i_13__0_n_0\
    );
\B_mantissa[24]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \B_mantissa[24]_i_14__0_n_0\
    );
\B_mantissa[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[5]_i_9__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_15_n_0\
    );
\B_mantissa[24]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \B_mantissa[24]_i_16__0_n_0\
    );
\B_mantissa[24]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \B_mantissa[24]_i_17__0_n_0\
    );
\B_mantissa[24]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \B_mantissa[24]_i_23_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_24_n_0\,
      O => \B_mantissa[24]_i_18__0_n_0\
    );
\B_mantissa[24]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa[24]_i_19__0_n_0\
    );
\B_mantissa[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88800008888"
    )
        port map (
      I0 => add_done_1,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => reset,
      I5 => \FSM_onehot_state[2]_i_5__0_n_0\,
      O => \B_mantissa[24]_i_1__0_n_0\
    );
\B_mantissa[24]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa[24]_i_20__0_n_0\
    );
\B_mantissa[24]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa[24]_i_21__0_n_0\
    );
\B_mantissa[24]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa[24]_i_22__0_n_0\
    );
\B_mantissa[24]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[24]_i_23_n_0\
    );
\B_mantissa[24]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \B_mantissa[24]_i_24_n_0\
    );
\B_mantissa[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \B_mantissa[24]_i_3__0_n_0\,
      I1 => \B_mantissa[24]_i_4__0_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => \B_mantissa[24]_i_5__0_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DFF1DFF1DFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_6__0_n_0\,
      I1 => \B_mantissa[24]_i_7__0_n_0\,
      I2 => \B_mantissa[24]_i_8__0_n_0\,
      I3 => \B_mantissa[24]_i_9__0_n_0\,
      I4 => \B_mantissa[24]_i_10__0_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_3__0_n_0\
    );
\B_mantissa[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAAA222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_4__0_n_0\
    );
\B_mantissa[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD555557"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => \B_mantissa[1]_i_3__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \FSM_onehot_state[2]_i_25__0_n_0\,
      O => \B_mantissa[24]_i_5__0_n_0\
    );
\B_mantissa[24]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(6),
      I3 => \B_mantissa_reg[17]_i_5_n_3\,
      O => \B_mantissa[24]_i_6__0_n_0\
    );
\B_mantissa[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[24]_i_7__0_n_0\
    );
\B_mantissa[24]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \B_mantissa_reg[17]_i_5_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[24]_i_8__0_n_0\
    );
\B_mantissa[24]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00A3A3"
    )
        port map (
      I0 => \B_mantissa[24]_i_14__0_n_0\,
      I1 => \B_mantissa[24]_i_15_n_0\,
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[23]_i_6__0_n_0\,
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_9__0_n_0\
    );
\B_mantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEF0"
    )
        port map (
      I0 => \B_mantissa[2]_i_2__0_n_0\,
      I1 => \B_mantissa[2]_i_3__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[2]_i_4__0_n_0\,
      I4 => \B_mantissa[2]_i_5__0_n_0\,
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[2]_i_6__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[3]_i_6__0_n_0\,
      I3 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[2]_i_2__0_n_0\
    );
\B_mantissa[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020202"
    )
        port map (
      I0 => \B_mantissa[3]_i_7__0_n_0\,
      I1 => \B_mantissa[8]_i_6__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[2]_i_7__0_n_0\,
      O => \B_mantissa[2]_i_3__0_n_0\
    );
\B_mantissa[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555555555"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_8__0_n_0\,
      I5 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[2]_i_4__0_n_0\
    );
\B_mantissa[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF02FF00FF02FF"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => \B_mantissa[2]_i_8__0_n_0\,
      I2 => B_mantissa60(2),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(0),
      O => \B_mantissa[2]_i_5__0_n_0\
    );
\B_mantissa[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_9__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9_n_0\,
      I3 => \B_mantissa[4]_i_7_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[2]_i_6__0_n_0\
    );
\B_mantissa[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080000100000000"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[2]_i_7__0_n_0\
    );
\B_mantissa[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      O => \B_mantissa[2]_i_8__0_n_0\
    );
\B_mantissa[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00ACAC"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => B_mantissa60(3),
      O => \B_mantissa[2]_i_9_n_0\
    );
\B_mantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \B_mantissa[3]_i_2__0_n_0\,
      I1 => \B_mantissa[3]_i_3__0_n_0\,
      I2 => \B_mantissa[3]_i_4__0_n_0\,
      I3 => \B_mantissa[3]_i_5__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \B_mantissa[4]_i_6__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[4]_i_7_n_0\,
      I3 => \B_mantissa[3]_i_6__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[3]_i_2__0_n_0\
    );
\B_mantissa[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__0_n_0\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[3]_i_7__0_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[3]_i_3__0_n_0\
    );
\B_mantissa[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20080000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_11_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[3]_i_4__0_n_0\
    );
\B_mantissa[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(0),
      I2 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I3 => \B_mantissa[4]_i_4__0_n_0\,
      O => \B_mantissa[3]_i_5__0_n_0\
    );
\B_mantissa[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_10__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_8_n_0\,
      I3 => \B_mantissa[5]_i_11__0_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_6__0_n_0\
    );
\B_mantissa[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[5]_i_8__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_9__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[3]_i_7__0_n_0\
    );
\B_mantissa[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => B_mantissa60(3),
      O => \B_mantissa[3]_i_8_n_0\
    );
\B_mantissa[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00ACAC"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(3),
      O => \B_mantissa[4]_i_10__0_n_0\
    );
\B_mantissa[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_11__0_n_0\
    );
\B_mantissa[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEF000000000"
    )
        port map (
      I0 => \B_mantissa[4]_i_2__0_n_0\,
      I1 => \B_mantissa[4]_i_3__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[4]_i_4__0_n_0\,
      I4 => \B_mantissa[4]_i_5_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \B_mantissa[4]_i_6__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[4]_i_7_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[5]_i_6__0_n_0\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[4]_i_2__0_n_0\
    );
\B_mantissa[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[5]_i_3__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[4]_i_3__0_n_0\
    );
\B_mantissa[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => B_mantissa60(4),
      I4 => \FSM_onehot_state[2]_i_25__0_n_0\,
      O => \B_mantissa[4]_i_4__0_n_0\
    );
\B_mantissa[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A0000002800000"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[4]_i_5_n_0\
    );
\B_mantissa[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_9__0_n_0\,
      O => \B_mantissa[4]_i_6__0_n_0\
    );
\B_mantissa[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_10__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_11__0_n_0\,
      O => \B_mantissa[4]_i_7_n_0\
    );
\B_mantissa[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[5]_i_8__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_9__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[4]_i_8_n_0\
    );
\B_mantissa[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[4]_i_9__0_n_0\
    );
\B_mantissa[5]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5F"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[5]_i_10__0_n_0\
    );
\B_mantissa[5]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[1]_i_6__0_n_0\,
      O => \B_mantissa[5]_i_11__0_n_0\
    );
\B_mantissa[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEFEA"
    )
        port map (
      I0 => \B_mantissa[5]_i_2__0_n_0\,
      I1 => \B_mantissa[5]_i_3__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_4__0_n_0\,
      I4 => \B_mantissa[8]_i_6__0_n_0\,
      I5 => \B_mantissa[5]_i_5_n_0\,
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[6]_i_6__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_7__0_n_0\,
      O => \B_mantissa[5]_i_2__0_n_0\
    );
\B_mantissa[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \B_mantissa[7]_i_8__0_n_0\,
      I1 => \B_mantissa[5]_i_8__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_9__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[5]_i_3__0_n_0\
    );
\B_mantissa[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \B_mantissa[8]_i_15__0_n_0\,
      I1 => \B_mantissa[5]_i_8__0_n_0\,
      I2 => \B_mantissa[20]_i_5_n_0\,
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => \B_mantissa[5]_i_9__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[5]_i_4__0_n_0\
    );
\B_mantissa[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[5]_i_7__0_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa[24]_i_11_n_0\,
      I4 => \B_mantissa[5]_i_10__0_n_0\,
      O => \B_mantissa[5]_i_5_n_0\
    );
\B_mantissa[5]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_7__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_11__0_n_0\,
      O => \B_mantissa[5]_i_6__0_n_0\
    );
\B_mantissa[5]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAB"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I4 => \B_mantissa[11]_i_5_n_0\,
      O => \B_mantissa[5]_i_7__0_n_0\
    );
\B_mantissa[5]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \B_mantissa[5]_i_8__0_n_0\
    );
\B_mantissa[5]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[5]_i_9__0_n_0\
    );
\B_mantissa[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0000000E00"
    )
        port map (
      I0 => \B_mantissa[6]_i_2__0_n_0\,
      I1 => \B_mantissa[6]_i_3__0_n_0\,
      I2 => \B_mantissa[6]_i_4_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \B_mantissa[6]_i_5_n_0\,
      I5 => \B_mantissa_reg_n_0_[6]\,
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_6_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_7__0_n_0\,
      I3 => \B_mantissa[6]_i_6__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[6]_i_2__0_n_0\
    );
\B_mantissa[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FECE3202"
    )
        port map (
      I0 => \B_mantissa[8]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[7]_i_8__0_n_0\,
      I4 => \B_mantissa[5]_i_4__0_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[6]_i_3__0_n_0\
    );
\B_mantissa[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000020280000"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[6]_i_4_n_0\
    );
\B_mantissa[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEB"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I4 => \B_mantissa[11]_i_5_n_0\,
      O => \B_mantissa[6]_i_5_n_0\
    );
\B_mantissa[6]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_17__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[4]_i_6__0_n_0\,
      O => \B_mantissa[6]_i_6__0_n_0\
    );
\B_mantissa[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[7]_i_10__0_n_0\
    );
\B_mantissa[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0E00000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_2__0_n_0\,
      I1 => \B_mantissa[7]_i_3__0_n_0\,
      I2 => \B_mantissa[7]_i_4__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[7]\,
      I4 => \B_mantissa[7]_i_5_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \B_mantissa[7]_i_6_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_7__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[8]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_8__0_n_0\,
      O => \B_mantissa[7]_i_2__0_n_0\
    );
\B_mantissa[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFB38C80"
    )
        port map (
      I0 => \B_mantissa[8]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[7]_i_8__0_n_0\,
      I4 => \B_mantissa[8]_i_5_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[7]_i_3__0_n_0\
    );
\B_mantissa[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => \B_mantissa[11]_i_5_n_0\,
      I1 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_4__0_n_0\
    );
\B_mantissa[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \B_mantissa[24]_i_11_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_5_n_0\
    );
\B_mantissa[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[7]_i_9__0_n_0\,
      O => \B_mantissa[7]_i_6_n_0\
    );
\B_mantissa[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[7]_i_10__0_n_0\,
      O => \B_mantissa[7]_i_7__0_n_0\
    );
\B_mantissa[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[5]_i_9__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      I4 => \B_mantissa[20]_i_5_n_0\,
      O => \B_mantissa[7]_i_8__0_n_0\
    );
\B_mantissa[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => B_mantissa60(4),
      O => \B_mantissa[7]_i_9__0_n_0\
    );
\B_mantissa[8]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[5]_i_9__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      I4 => \B_mantissa[20]_i_5_n_0\,
      O => \B_mantissa[8]_i_10__0_n_0\
    );
\B_mantissa[8]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \B_mantissa[8]_i_11__0_n_0\
    );
\B_mantissa[8]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \B_mantissa[8]_i_12__0_n_0\
    );
\B_mantissa[8]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \B_mantissa[8]_i_13__0_n_0\
    );
\B_mantissa[8]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \B_mantissa[8]_i_14__0_n_0\
    );
\B_mantissa[8]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[5]_i_9__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[5]\,
      I4 => \B_mantissa[20]_i_5_n_0\,
      O => \B_mantissa[8]_i_15__0_n_0\
    );
\B_mantissa[8]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[8]_i_16__0_n_0\
    );
\B_mantissa[8]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_10__0_n_0\,
      O => \B_mantissa[8]_i_17__0_n_0\
    );
\B_mantissa[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \B_mantissa[8]_i_2_n_0\,
      I1 => \B_mantissa[8]_i_3__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_5_n_0\,
      I4 => \B_mantissa[8]_i_6__0_n_0\,
      I5 => \B_mantissa[8]_i_7_n_0\,
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => \B_mantissa[9]_i_8__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_8_n_0\,
      I4 => \B_mantissa[11]_i_5_n_0\,
      O => \B_mantissa[8]_i_2_n_0\
    );
\B_mantissa[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[8]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_10__0_n_0\,
      O => \B_mantissa[8]_i_3__0_n_0\
    );
\B_mantissa[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[9]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_15__0_n_0\,
      O => \B_mantissa[8]_i_5_n_0\
    );
\B_mantissa[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_6__0_n_0\,
      O => \B_mantissa[8]_i_6__0_n_0\
    );
\B_mantissa[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EF00EF00FFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_16__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \B_mantissa[9]_i_4__0_n_0\,
      I4 => \B_mantissa[11]_i_5_n_0\,
      I5 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[8]_i_7_n_0\
    );
\B_mantissa[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[9]_i_7__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_17__0_n_0\,
      O => \B_mantissa[8]_i_8_n_0\
    );
\B_mantissa[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[20]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      I5 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[8]_i_9__0_n_0\
    );
\B_mantissa[9]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa[5]_i_9__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[7]\,
      I4 => \B_mantissa[20]_i_5_n_0\,
      O => \B_mantissa[9]_i_10__0_n_0\
    );
\B_mantissa[9]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \B_mantissa[9]_i_11__0_n_0\
    );
\B_mantissa[9]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \B_mantissa[9]_i_12__0_n_0\
    );
\B_mantissa[9]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7F4F7FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[15]\,
      I4 => \B_mantissa[9]_i_14__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[9]_i_13__0_n_0\
    );
\B_mantissa[9]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[11]\,
      O => \B_mantissa[9]_i_14__0_n_0\
    );
\B_mantissa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \B_mantissa[9]_i_2__0_n_0\,
      I1 => \B_mantissa[9]_i_3__0_n_0\,
      I2 => \B_mantissa[9]_i_4__0_n_0\,
      I3 => \B_mantissa[9]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47470000FF000000"
    )
        port map (
      I0 => \B_mantissa[9]_i_6_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_7__0_n_0\,
      I3 => \B_mantissa[9]_i_8__0_n_0\,
      I4 => \B_mantissa[24]_i_8__0_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[9]_i_2__0_n_0\
    );
\B_mantissa[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FECE3202"
    )
        port map (
      I0 => \B_mantissa[9]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_10__0_n_0\,
      I4 => \B_mantissa[8]_i_3__0_n_0\,
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[9]_i_3__0_n_0\
    );
\B_mantissa[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_8__0_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \B_mantissa[9]_i_4__0_n_0\
    );
\B_mantissa[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_7__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_13__0_n_0\,
      I5 => \B_mantissa[11]_i_5_n_0\,
      O => \B_mantissa[9]_i_5_n_0\
    );
\B_mantissa[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[9]_i_11__0_n_0\,
      O => \B_mantissa[9]_i_6_n_0\
    );
\B_mantissa[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7F4F7FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[9]_i_12__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[9]_i_7__0_n_0\
    );
\B_mantissa[9]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[9]_i_13__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_6_n_0\,
      O => \B_mantissa[9]_i_8__0_n_0\
    );
\B_mantissa[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[20]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      I5 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[9]_i_9__0_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[24]_i_12_n_0\,
      CO(3 downto 1) => \NLW_B_mantissa_reg[17]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \B_mantissa_reg[17]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_mantissa_reg[17]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(23),
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[8]_i_4_n_0\,
      CO(3) => \B_mantissa_reg[24]_i_12_n_0\,
      CO(2) => \B_mantissa_reg[24]_i_12_n_1\,
      CO(1) => \B_mantissa_reg[24]_i_12_n_2\,
      CO(0) => \B_mantissa_reg[24]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa[24]_i_19__0_n_0\,
      S(2) => \B_mantissa[24]_i_20__0_n_0\,
      S(1) => \B_mantissa[24]_i_21__0_n_0\,
      S(0) => \B_mantissa[24]_i_22__0_n_0\
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_mantissa_reg[8]_i_4_n_0\,
      CO(2) => \B_mantissa_reg[8]_i_4_n_1\,
      CO(1) => \B_mantissa_reg[8]_i_4_n_2\,
      CO(0) => \B_mantissa_reg[8]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \B_mantissa[8]_i_11__0_n_0\,
      S(2) => \B_mantissa[8]_i_12__0_n_0\,
      S(1) => \B_mantissa[8]_i_13__0_n_0\,
      S(0) => \B_mantissa[8]_i_14__0_n_0\
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(21),
      Q => B_sgn,
      R => '0'
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => \^fsm_onehot_state_reg[4]_0\(2),
      I2 => add_done_1,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_10__0_n_0\
    );
\FSM_onehot_state[2]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_11__0_n_0\
    );
\FSM_onehot_state[2]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_12__0_n_0\
    );
\FSM_onehot_state[2]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_13__0_n_0\
    );
\FSM_onehot_state[2]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_14__0_n_0\
    );
\FSM_onehot_state[2]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_15__0_n_0\
    );
\FSM_onehot_state[2]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_16__0_n_0\
    );
\FSM_onehot_state[2]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \FSM_onehot_state[2]_i_17__0_n_0\
    );
\FSM_onehot_state[2]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \FSM_onehot_state[2]_i_18__0_n_0\
    );
\FSM_onehot_state[2]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \FSM_onehot_state[2]_i_19__0_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7070000"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I1 => A_mantissa11_in,
      I2 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_5__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \FSM_onehot_state[2]_i_20__0_n_0\
    );
\FSM_onehot_state[2]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_21__0_n_0\
    );
\FSM_onehot_state[2]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_onehot_state[2]_i_22__0_n_0\
    );
\FSM_onehot_state[2]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_onehot_state[2]_i_23__0_n_0\
    );
\FSM_onehot_state[2]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_onehot_state[2]_i_24__0_n_0\
    );
\FSM_onehot_state[2]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88800000"
    )
        port map (
      I0 => \B_mantissa_reg[17]_i_5_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_3__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => \FSM_onehot_state[2]_i_34_n_0\,
      O => \FSM_onehot_state[2]_i_25__0_n_0\
    );
\FSM_onehot_state[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \FSM_onehot_state[2]_i_26_n_0\
    );
\FSM_onehot_state[2]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \FSM_onehot_state[2]_i_27__0_n_0\
    );
\FSM_onehot_state[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \FSM_onehot_state[2]_i_28_n_0\
    );
\FSM_onehot_state[2]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \FSM_onehot_state[2]_i_29__0_n_0\
    );
\FSM_onehot_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_6_n_3\,
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(6),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \FSM_onehot_state[2]_i_2__0_n_0\
    );
\FSM_onehot_state[2]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \FSM_onehot_state[2]_i_30__0_n_0\
    );
\FSM_onehot_state[2]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \FSM_onehot_state[2]_i_31__0_n_0\
    );
\FSM_onehot_state[2]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \FSM_onehot_state[2]_i_32__0_n_0\
    );
\FSM_onehot_state[2]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \FSM_onehot_state[2]_i_33__0_n_0\
    );
\FSM_onehot_state[2]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \FSM_onehot_state[2]_i_34_n_0\
    );
\FSM_onehot_state[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_25__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[2]_i_4__0_n_0\,
      O => \FSM_onehot_state[2]_i_5__0_n_0\
    );
\FSM_onehot_state[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_onehot_state[2]_i_9__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FF00"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state[4]_i_3__0_n_0\,
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \^fsm_onehot_state_reg[4]_0\(1),
      I3 => add_done_1,
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state[4]_i_3__0_n_0\,
      I3 => \^fsm_onehot_state_reg[1]_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_2__0_n_0\
    );
\FSM_onehot_state[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_5__0_n_0\,
      I1 => \sum_mantissa_reg_n_0_[7]\,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \sum_mantissa_reg_n_0_[9]\,
      I4 => \FSM_onehot_state[4]_i_6__0_n_0\,
      O => \FSM_onehot_state[4]_i_3__0_n_0\
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I2 => A_mantissa11_in,
      I3 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I4 => \FSM_onehot_state[2]_i_5__0_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa_reg_n_0_[14]\,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \sum_mantissa_reg_n_0_[20]\,
      I4 => \FSM_onehot_state[4]_i_7__0_n_0\,
      O => \FSM_onehot_state[4]_i_5__0_n_0\
    );
\FSM_onehot_state[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_8__0_n_0\,
      I1 => \FSM_onehot_state[4]_i_9__0_n_0\,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \sum_mantissa_reg_n_0_[4]\,
      I4 => \sum_mantissa_reg_n_0_[10]\,
      I5 => \sum_mantissa_reg_n_0_[6]\,
      O => \FSM_onehot_state[4]_i_6__0_n_0\
    );
\FSM_onehot_state[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa_reg_n_0_[8]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \sum_mantissa_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_7__0_n_0\
    );
\FSM_onehot_state[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \sum_mantissa_reg_n_0_[19]\,
      I4 => p_0_in,
      I5 => \sum_mantissa_reg_n_0_[2]\,
      O => \FSM_onehot_state[4]_i_8__0_n_0\
    );
\FSM_onehot_state[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa_reg_n_0_[0]\,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      O => \FSM_onehot_state[4]_i_9__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => reset,
      Q => \^fsm_onehot_state_reg[4]_0\(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      CLR => reset,
      D => \FSM_onehot_state_reg[1]_1\(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(1)
    );
\FSM_onehot_state_reg[2]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \FSM_onehot_state_reg[2]_i_3__0_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_3__0_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_state[2]_i_9__0_n_0\,
      DI(2) => \FSM_onehot_state[2]_i_10__0_n_0\,
      DI(1) => \FSM_onehot_state[2]_i_11__0_n_0\,
      DI(0) => \FSM_onehot_state[2]_i_12__0_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_13__0_n_0\,
      S(2) => \FSM_onehot_state[2]_i_14__0_n_0\,
      S(1) => \FSM_onehot_state[2]_i_15__0_n_0\,
      S(0) => \FSM_onehot_state[2]_i_16__0_n_0\
    );
\FSM_onehot_state_reg[2]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_4__0_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_4__0_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_state[2]_i_17__0_n_0\,
      DI(2) => \FSM_onehot_state[2]_i_18__0_n_0\,
      DI(1) => \FSM_onehot_state[2]_i_19__0_n_0\,
      DI(0) => \FSM_onehot_state[2]_i_20__0_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_21__0_n_0\,
      S(2) => \FSM_onehot_state[2]_i_22__0_n_0\,
      S(1) => \FSM_onehot_state[2]_i_23__0_n_0\,
      S(0) => \FSM_onehot_state[2]_i_24__0_n_0\
    );
\FSM_onehot_state_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[2]_i_7__0_n_0\,
      CO(3 downto 1) => \NLW_FSM_onehot_state_reg[2]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FSM_onehot_state_reg[2]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FSM_onehot_state_reg[2]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_state_reg[2]_i_8_n_0\,
      CO(3) => \FSM_onehot_state_reg[2]_i_7__0_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_7__0_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_7__0_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \FSM_onehot_state[2]_i_26_n_0\,
      S(2) => \FSM_onehot_state[2]_i_27__0_n_0\,
      S(1) => \FSM_onehot_state[2]_i_28_n_0\,
      S(0) => \FSM_onehot_state[2]_i_29__0_n_0\
    );
\FSM_onehot_state_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_state_reg[2]_i_8_n_0\,
      CO(2) => \FSM_onehot_state_reg[2]_i_8_n_1\,
      CO(1) => \FSM_onehot_state_reg[2]_i_8_n_2\,
      CO(0) => \FSM_onehot_state_reg[2]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \FSM_onehot_state[2]_i_30__0_n_0\,
      S(2) => \FSM_onehot_state[2]_i_31__0_n_0\,
      S(1) => \FSM_onehot_state[2]_i_32__0_n_0\,
      S(0) => \FSM_onehot_state[2]_i_33__0_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      CLR => reset,
      D => \FSM_onehot_state[4]_i_2__0_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(2)
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => done_reg_0,
      Q => add_done_2
    );
\sum[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(2),
      I1 => reset,
      O => sum0
    );
\sum_exp[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF111111F111111"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg_n_0_[0]\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(0),
      O => \sum_exp[0]_i_1__0_n_0\
    );
\sum_exp[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[4]_i_2__0_n_7\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(1),
      O => \sum_exp[1]_i_1__0_n_0\
    );
\sum_exp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[4]_i_2__0_n_6\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(2),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(2),
      O => \sum_exp[2]_i_1__0_n_0\
    );
\sum_exp[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[4]_i_2__0_n_5\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(3),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(3),
      O => \sum_exp[3]_i_1__0_n_0\
    );
\sum_exp[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[4]_i_2__0_n_4\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(4),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(4),
      O => \sum_exp[4]_i_1__0_n_0\
    );
\sum_exp[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \sum_exp[4]_i_3__0_n_0\
    );
\sum_exp[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \sum_exp[4]_i_4__0_n_0\
    );
\sum_exp[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \sum_exp[4]_i_5__0_n_0\
    );
\sum_exp[4]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \sum_exp[4]_i_6__0_n_0\
    );
\sum_exp[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[7]_i_4__0_n_7\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(5),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(5),
      O => \sum_exp[5]_i_1__0_n_0\
    );
\sum_exp[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[7]_i_4__0_n_6\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(6),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(6),
      O => \sum_exp[6]_i_1__0_n_0\
    );
\sum_exp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD0"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => reset,
      O => sum_exp0
    );
\sum_exp[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444444F444444"
    )
        port map (
      I0 => \sum_exp[7]_i_3__0_n_0\,
      I1 => \sum_exp_reg[7]_i_4__0_n_5\,
      I2 => \sum_exp[7]_i_5__0_n_0\,
      I3 => \A_exp__0\(7),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => B_exp(7),
      O => \sum_exp[7]_i_2__0_n_0\
    );
\sum_exp[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_3__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_exp[7]_i_3__0_n_0\
    );
\sum_exp[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      O => \sum_exp[7]_i_5__0_n_0\
    );
\sum_exp[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \sum_exp[7]_i_6__0_n_0\
    );
\sum_exp[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \sum_exp[7]_i_7__0_n_0\
    );
\sum_exp[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \sum_exp[7]_i_8__0_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_exp_reg[4]_i_2__0_n_0\,
      CO(2) => \sum_exp_reg[4]_i_2__0_n_1\,
      CO(1) => \sum_exp_reg[4]_i_2__0_n_2\,
      CO(0) => \sum_exp_reg[4]_i_2__0_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \sum_exp_reg[4]_i_2__0_n_4\,
      O(2) => \sum_exp_reg[4]_i_2__0_n_5\,
      O(1) => \sum_exp_reg[4]_i_2__0_n_6\,
      O(0) => \sum_exp_reg[4]_i_2__0_n_7\,
      S(3) => \sum_exp[4]_i_3__0_n_0\,
      S(2) => \sum_exp[4]_i_4__0_n_0\,
      S(1) => \sum_exp[4]_i_5__0_n_0\,
      S(0) => \sum_exp[4]_i_6__0_n_0\
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2__0_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
\sum_exp_reg[7]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_exp_reg[4]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_sum_exp_reg[7]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sum_exp_reg[7]_i_4__0_n_2\,
      CO(0) => \sum_exp_reg[7]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_sum_exp_reg[7]_i_4__0_O_UNCONNECTED\(3),
      O(2) => \sum_exp_reg[7]_i_4__0_n_5\,
      O(1) => \sum_exp_reg[7]_i_4__0_n_6\,
      O(0) => \sum_exp_reg[7]_i_4__0_n_7\,
      S(3) => '0',
      S(2) => \sum_exp[7]_i_6__0_n_0\,
      S(1) => \sum_exp[7]_i_7__0_n_0\,
      S(0) => \sum_exp[7]_i_8__0_n_0\
    );
\sum_mantissa[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \sum_mantissa[0]_i_2__0_n_0\,
      I4 => \sum_mantissa[0]_i_3__0_n_0\,
      O => \sum_mantissa[0]_i_1__0_n_0\
    );
\sum_mantissa[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(0),
      I1 => data1(0),
      I2 => \^fsm_onehot_state_reg[4]_0\(1),
      O => \sum_mantissa[0]_i_2__0_n_0\
    );
\sum_mantissa[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[0]_i_3__0_n_0\
    );
\sum_mantissa[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(10),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[10]_i_3__0_n_0\,
      O => \sum_mantissa[10]_i_1__0_n_0\
    );
\sum_mantissa[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[10]_i_2__0_n_0\
    );
\sum_mantissa[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[10]_i_3__0_n_0\
    );
\sum_mantissa[11]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[11]_i_10__0_n_0\
    );
\sum_mantissa[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[11]_i_11__0_n_0\
    );
\sum_mantissa[11]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[11]_i_12__0_n_0\
    );
\sum_mantissa[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(11),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[11]_i_4__0_n_0\,
      O => \sum_mantissa[11]_i_1__0_n_0\
    );
\sum_mantissa[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[11]_i_2__0_n_0\
    );
\sum_mantissa[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[11]_i_4__0_n_0\
    );
\sum_mantissa[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(11)
    );
\sum_mantissa[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(10)
    );
\sum_mantissa[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(9)
    );
\sum_mantissa[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(8)
    );
\sum_mantissa[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_9__0_n_0\
    );
\sum_mantissa[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(12),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[12]_i_3__0_n_0\,
      O => \sum_mantissa[12]_i_1__0_n_0\
    );
\sum_mantissa[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[12]_i_2__0_n_0\
    );
\sum_mantissa[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[12]_i_3__0_n_0\
    );
\sum_mantissa[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(13),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[13]_i_3__0_n_0\,
      O => \sum_mantissa[13]_i_1__0_n_0\
    );
\sum_mantissa[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[13]_i_2__0_n_0\
    );
\sum_mantissa[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[13]_i_3__0_n_0\
    );
\sum_mantissa[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(14),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[14]_i_3__0_n_0\,
      O => \sum_mantissa[14]_i_1__0_n_0\
    );
\sum_mantissa[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[14]_i_2__0_n_0\
    );
\sum_mantissa[14]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[14]_i_3__0_n_0\
    );
\sum_mantissa[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[15]_i_10__0_n_0\
    );
\sum_mantissa[15]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[15]_i_11__0_n_0\
    );
\sum_mantissa[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[15]_i_12__0_n_0\
    );
\sum_mantissa[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(15),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[15]_i_4__0_n_0\,
      O => \sum_mantissa[15]_i_1__0_n_0\
    );
\sum_mantissa[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[15]_i_2__0_n_0\
    );
\sum_mantissa[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[15]_i_4__0_n_0\
    );
\sum_mantissa[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(15)
    );
\sum_mantissa[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(14)
    );
\sum_mantissa[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(13)
    );
\sum_mantissa[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(12)
    );
\sum_mantissa[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_9__0_n_0\
    );
\sum_mantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(16),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[16]_i_3__0_n_0\,
      O => \sum_mantissa[16]_i_1__0_n_0\
    );
\sum_mantissa[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[16]_i_2__0_n_0\
    );
\sum_mantissa[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[16]_i_3__0_n_0\
    );
\sum_mantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(17),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[17]_i_3__0_n_0\,
      O => \sum_mantissa[17]_i_1__0_n_0\
    );
\sum_mantissa[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[17]_i_2__0_n_0\
    );
\sum_mantissa[17]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[17]_i_3__0_n_0\
    );
\sum_mantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(18),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[18]_i_3__0_n_0\,
      O => \sum_mantissa[18]_i_1__0_n_0\
    );
\sum_mantissa[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[18]_i_2__0_n_0\
    );
\sum_mantissa[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[18]_i_3__0_n_0\
    );
\sum_mantissa[19]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[19]_i_10__0_n_0\
    );
\sum_mantissa[19]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[19]_i_11__0_n_0\
    );
\sum_mantissa[19]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[19]_i_12__0_n_0\
    );
\sum_mantissa[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(19),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[19]_i_4__0_n_0\,
      O => \sum_mantissa[19]_i_1__0_n_0\
    );
\sum_mantissa[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[19]_i_2__0_n_0\
    );
\sum_mantissa[19]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[19]_i_4__0_n_0\
    );
\sum_mantissa[19]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(19)
    );
\sum_mantissa[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(18)
    );
\sum_mantissa[19]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(17)
    );
\sum_mantissa[19]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(16)
    );
\sum_mantissa[19]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_9__0_n_0\
    );
\sum_mantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(1),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[1]_i_3__0_n_0\,
      O => \sum_mantissa[1]_i_1__0_n_0\
    );
\sum_mantissa[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[1]_i_2__0_n_0\
    );
\sum_mantissa[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_3__0_n_0\
    );
\sum_mantissa[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(20),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[20]_i_3__0_n_0\,
      O => \sum_mantissa[20]_i_1__0_n_0\
    );
\sum_mantissa[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[20]_i_2__0_n_0\
    );
\sum_mantissa[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[20]_i_3__0_n_0\
    );
\sum_mantissa[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(21),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[21]_i_3__0_n_0\,
      O => \sum_mantissa[21]_i_1__0_n_0\
    );
\sum_mantissa[21]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[22]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[21]_i_2__0_n_0\
    );
\sum_mantissa[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[21]_i_3__0_n_0\
    );
\sum_mantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(22),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[22]_i_3__0_n_0\,
      O => \sum_mantissa[22]_i_1__0_n_0\
    );
\sum_mantissa[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[22]_i_2__0_n_0\
    );
\sum_mantissa[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[22]_i_3__0_n_0\
    );
\sum_mantissa[23]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[23]_i_10__0_n_0\
    );
\sum_mantissa[23]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[23]_i_11__0_n_0\
    );
\sum_mantissa[23]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[23]_i_12__0_n_0\
    );
\sum_mantissa[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => data1(23),
      I4 => \^fsm_onehot_state_reg[4]_0\(1),
      I5 => \sum_mantissa[23]_i_4__0_n_0\,
      O => \sum_mantissa[23]_i_1__0_n_0\
    );
\sum_mantissa[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[23]_i_2__0_n_0\
    );
\sum_mantissa[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[23]_i_4__0_n_0\
    );
\sum_mantissa[23]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(23)
    );
\sum_mantissa[23]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(22)
    );
\sum_mantissa[23]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(21)
    );
\sum_mantissa[23]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(20)
    );
\sum_mantissa[23]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_9__0_n_0\
    );
\sum_mantissa[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFEEEE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => \^fsm_onehot_state_reg[1]_0\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => reset,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \sum_mantissa[24]_i_3__0_n_0\,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => data1(24),
      I4 => \^fsm_onehot_state_reg[4]_0\(1),
      I5 => \sum_mantissa[24]_i_5__0_n_0\,
      O => \sum_mantissa[24]_i_2__0_n_0\
    );
\sum_mantissa[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => \sum_mantissa[24]_i_3__0_n_0\
    );
\sum_mantissa[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[24]_i_5__0_n_0\
    );
\sum_mantissa[24]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A_sgn_reg_n_0,
      I1 => B_sgn,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_6__0_n_0\
    );
\sum_mantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[2]_i_3__0_n_0\,
      O => \sum_mantissa[2]_i_1__0_n_0\
    );
\sum_mantissa[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[2]_i_2__0_n_0\
    );
\sum_mantissa[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[2]_i_3__0_n_0\
    );
\sum_mantissa[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_10__0_n_0\
    );
\sum_mantissa[3]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[3]_i_11__0_n_0\
    );
\sum_mantissa[3]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[3]_i_12__0_n_0\
    );
\sum_mantissa[3]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[3]_i_13__0_n_0\
    );
\sum_mantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(3),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[3]_i_4__0_n_0\,
      O => \sum_mantissa[3]_i_1__0_n_0\
    );
\sum_mantissa[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_2__0_n_0\
    );
\sum_mantissa[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[3]_i_4__0_n_0\
    );
\sum_mantissa[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => \sum_mantissa[3]_i_5__0_n_0\
    );
\sum_mantissa[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(3)
    );
\sum_mantissa[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(2)
    );
\sum_mantissa[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(1)
    );
\sum_mantissa[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(0)
    );
\sum_mantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(4),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[4]_i_3__0_n_0\,
      O => \sum_mantissa[4]_i_1__0_n_0\
    );
\sum_mantissa[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[4]_i_2__0_n_0\
    );
\sum_mantissa[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[4]_i_3__0_n_0\
    );
\sum_mantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(5),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[5]_i_3__0_n_0\,
      O => \sum_mantissa[5]_i_1__0_n_0\
    );
\sum_mantissa[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[5]_i_2__0_n_0\
    );
\sum_mantissa[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[5]_i_3__0_n_0\
    );
\sum_mantissa[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(6),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[6]_i_3__0_n_0\,
      O => \sum_mantissa[6]_i_1__0_n_0\
    );
\sum_mantissa[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[6]_i_2__0_n_0\
    );
\sum_mantissa[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[6]_i_3__0_n_0\
    );
\sum_mantissa[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[7]_i_10__0_n_0\
    );
\sum_mantissa[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[7]_i_11__0_n_0\
    );
\sum_mantissa[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[7]_i_12__0_n_0\
    );
\sum_mantissa[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(7),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[7]_i_4__0_n_0\,
      O => \sum_mantissa[7]_i_1__0_n_0\
    );
\sum_mantissa[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[7]_i_2__0_n_0\
    );
\sum_mantissa[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[7]_i_4__0_n_0\
    );
\sum_mantissa[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(7)
    );
\sum_mantissa[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(6)
    );
\sum_mantissa[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(5)
    );
\sum_mantissa[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(4)
    );
\sum_mantissa[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_9__0_n_0\
    );
\sum_mantissa[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(8),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[8]_i_3__0_n_0\,
      O => \sum_mantissa[8]_i_1__0_n_0\
    );
\sum_mantissa[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[8]_i_2__0_n_0\
    );
\sum_mantissa[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[8]_i_3__0_n_0\
    );
\sum_mantissa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(0),
      I2 => data1(9),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \sum_mantissa[9]_i_3__0_n_0\,
      O => \sum_mantissa[9]_i_1__0_n_0\
    );
\sum_mantissa[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \sum_mantissa[9]_i_2__0_n_0\
    );
\sum_mantissa[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \sum_mantissa[9]_i_3__0_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[11]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[7]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[11]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[11]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[11]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[11]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => data1(11 downto 8),
      S(3) => \sum_mantissa[11]_i_9__0_n_0\,
      S(2) => \sum_mantissa[11]_i_10__0_n_0\,
      S(1) => \sum_mantissa[11]_i_11__0_n_0\,
      S(0) => \sum_mantissa[11]_i_12__0_n_0\
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[11]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[15]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[15]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[15]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => data1(15 downto 12),
      S(3) => \sum_mantissa[15]_i_9__0_n_0\,
      S(2) => \sum_mantissa[15]_i_10__0_n_0\,
      S(1) => \sum_mantissa[15]_i_11__0_n_0\,
      S(0) => \sum_mantissa[15]_i_12__0_n_0\
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[19]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[15]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[19]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[19]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[19]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[19]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => data1(19 downto 16),
      S(3) => \sum_mantissa[19]_i_9__0_n_0\,
      S(2) => \sum_mantissa[19]_i_10__0_n_0\,
      S(1) => \sum_mantissa[19]_i_11__0_n_0\,
      S(0) => \sum_mantissa[19]_i_12__0_n_0\
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1__0_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[23]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[19]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[23]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[23]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[23]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[23]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => data1(23 downto 20),
      S(3) => \sum_mantissa[23]_i_9__0_n_0\,
      S(2) => \sum_mantissa[23]_i_10__0_n_0\,
      S(1) => \sum_mantissa[23]_i_11__0_n_0\,
      S(0) => \sum_mantissa[23]_i_12__0_n_0\
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2__0_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[24]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[23]_i_3__0_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa_reg[24]_i_4__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa_reg[24]_i_4__0_O_UNCONNECTED\(3 downto 1),
      O(0) => data1(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa[24]_i_6__0_n_0\
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[3]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[3]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[3]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[3]_i_3__0_n_3\,
      CYINIT => \sum_mantissa[3]_i_5__0_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \sum_mantissa[3]_i_10__0_n_0\,
      S(2) => \sum_mantissa[3]_i_11__0_n_0\,
      S(1) => \sum_mantissa[3]_i_12__0_n_0\,
      S(0) => \sum_mantissa[3]_i_13__0_n_0\
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[3]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[7]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[7]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[7]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \sum_mantissa[7]_i_9__0_n_0\,
      S(2) => \sum_mantissa[7]_i_10__0_n_0\,
      S(1) => \sum_mantissa[7]_i_11__0_n_0\,
      S(0) => \sum_mantissa[7]_i_12__0_n_0\
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => axi_rez_22(0),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => axi_rez_22(1),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => axi_rez_22(2),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => axi_rez_22(3),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => axi_rez_22(4),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => axi_rez_22(5),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => axi_rez_22(6),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => axi_rez_22(7),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => axi_rez_22(8),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => axi_rez_22(9),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => axi_rez_22(10),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => axi_rez_22(11),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => axi_rez_22(12),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => axi_rez_22(13),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => axi_rez_22(14),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => axi_rez_22(15),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => axi_rez_22(16),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => axi_rez_22(17),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => axi_rez_22(18),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => axi_rez_22(19),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => axi_rez_22(20),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \^d\(0),
      Q => axi_rez_22(21),
      R => '0'
    );
\sum_sgn_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_sgn_i_10__0_n_0\
    );
\sum_sgn_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_sgn_i_11__0_n_0\
    );
\sum_sgn_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_sgn_i_12__0_n_0\
    );
\sum_sgn_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_sgn_i_13__0_n_0\
    );
\sum_sgn_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_sgn_i_14__0_n_0\
    );
\sum_sgn_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_sgn_i_15__0_n_0\
    );
\sum_sgn_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_sgn_i_17__0_n_0\
    );
\sum_sgn_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_sgn_i_18__0_n_0\
    );
\sum_sgn_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_sgn_i_19__0_n_0\
    );
\sum_sgn_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_sgn_i_20__0_n_0\
    );
\sum_sgn_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_sgn_i_21__0_n_0\
    );
\sum_sgn_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_sgn_i_22__0_n_0\
    );
\sum_sgn_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_sgn_i_23__0_n_0\
    );
\sum_sgn_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_sgn_i_24__0_n_0\
    );
\sum_sgn_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_sgn_i_25__0_n_0\
    );
\sum_sgn_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_sgn_i_26__0_n_0\
    );
\sum_sgn_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_sgn_i_27__0_n_0\
    );
\sum_sgn_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_sgn_i_28__0_n_0\
    );
\sum_sgn_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_sgn_i_29__0_n_0\
    );
\sum_sgn_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA22FAF2F8008800"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => \sum_sgn_reg_i_3__0_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => A_sgn_reg_n_0,
      I4 => \FSM_onehot_state_reg[2]_i_4__0_n_0\,
      I5 => B_sgn,
      O => sum_sgn
    );
\sum_sgn_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_sgn_i_30__0_n_0\
    );
\sum_sgn_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_sgn_i_31__0_n_0\
    );
\sum_sgn_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_sgn_i_32__0_n_0\
    );
\sum_sgn_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_sgn_i_5__0_n_0\
    );
\sum_sgn_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => \sum_sgn_i_6__0_n_0\
    );
\sum_sgn_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_sgn_i_8__0_n_0\
    );
\sum_sgn_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_sgn_i_9__0_n_0\
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_sgn_reg_0,
      Q => \^d\(0),
      R => '0'
    );
\sum_sgn_reg_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_sgn_reg_i_16__0_n_0\,
      CO(2) => \sum_sgn_reg_i_16__0_n_1\,
      CO(1) => \sum_sgn_reg_i_16__0_n_2\,
      CO(0) => \sum_sgn_reg_i_16__0_n_3\,
      CYINIT => '1',
      DI(3) => \sum_sgn_i_25__0_n_0\,
      DI(2) => \sum_sgn_i_26__0_n_0\,
      DI(1) => \sum_sgn_i_27__0_n_0\,
      DI(0) => \sum_sgn_i_28__0_n_0\,
      O(3 downto 0) => \NLW_sum_sgn_reg_i_16__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_sgn_i_29__0_n_0\,
      S(2) => \sum_sgn_i_30__0_n_0\,
      S(1) => \sum_sgn_i_31__0_n_0\,
      S(0) => \sum_sgn_i_32__0_n_0\
    );
\sum_sgn_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_sgn_reg_i_4__0_n_0\,
      CO(3 downto 1) => \NLW_sum_sgn_reg_i_3__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_sgn_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sum_sgn_i_5__0_n_0\,
      O(3 downto 0) => \NLW_sum_sgn_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sum_sgn_i_6__0_n_0\
    );
\sum_sgn_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_sgn_reg_i_7__0_n_0\,
      CO(3) => \sum_sgn_reg_i_4__0_n_0\,
      CO(2) => \sum_sgn_reg_i_4__0_n_1\,
      CO(1) => \sum_sgn_reg_i_4__0_n_2\,
      CO(0) => \sum_sgn_reg_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \sum_sgn_i_8__0_n_0\,
      DI(2) => \sum_sgn_i_9__0_n_0\,
      DI(1) => \sum_sgn_i_10__0_n_0\,
      DI(0) => \sum_sgn_i_11__0_n_0\,
      O(3 downto 0) => \NLW_sum_sgn_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_sgn_i_12__0_n_0\,
      S(2) => \sum_sgn_i_13__0_n_0\,
      S(1) => \sum_sgn_i_14__0_n_0\,
      S(0) => \sum_sgn_i_15__0_n_0\
    );
\sum_sgn_reg_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_sgn_reg_i_16__0_n_0\,
      CO(3) => \sum_sgn_reg_i_7__0_n_0\,
      CO(2) => \sum_sgn_reg_i_7__0_n_1\,
      CO(1) => \sum_sgn_reg_i_7__0_n_2\,
      CO(0) => \sum_sgn_reg_i_7__0_n_3\,
      CYINIT => '0',
      DI(3) => \sum_sgn_i_17__0_n_0\,
      DI(2) => \sum_sgn_i_18__0_n_0\,
      DI(1) => \sum_sgn_i_19__0_n_0\,
      DI(0) => \sum_sgn_i_20__0_n_0\,
      O(3 downto 0) => \NLW_sum_sgn_reg_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_sgn_i_21__0_n_0\,
      S(2) => \sum_sgn_i_22__0_n_0\,
      S(1) => \sum_sgn_i_23__0_n_0\,
      S(0) => \sum_sgn_i_24__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1_multiplier_organised is
  port (
    \reg_a_reg[22]\ : out STD_LOGIC;
    \reg_a_reg[20]\ : out STD_LOGIC;
    \reg_a_reg[17]\ : out STD_LOGIC;
    \reg_x_reg[23]\ : out STD_LOGIC;
    z_sign1 : out STD_LOGIC;
    \reg_x_reg[24]\ : out STD_LOGIC;
    \reg_a_reg[23]\ : out STD_LOGIC;
    \reg_x_reg[26]\ : out STD_LOGIC;
    \reg_a_reg[30]\ : out STD_LOGIC;
    \reg_x_reg[28]\ : out STD_LOGIC;
    \reg_a_reg[30]_0\ : out STD_LOGIC;
    z_sign : out STD_LOGIC;
    \reg_a_reg[30]_1\ : out STD_LOGIC;
    \reg_x_reg[12]\ : out STD_LOGIC;
    \reg_x_reg[12]_0\ : out STD_LOGIC;
    \reg_x_reg[12]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    p_1_in5522_in : in STD_LOGIC;
    p_1_in5525_in : in STD_LOGIC;
    p_1_in2399_in : in STD_LOGIC;
    p_1_in5570_in : in STD_LOGIC;
    p_1_in5534_in : in STD_LOGIC;
    p_1_in5539_in : in STD_LOGIC;
    p_1_in5537_in : in STD_LOGIC;
    p_1_in5531_in : in STD_LOGIC;
    p_1_in5545_in : in STD_LOGIC;
    p_1_in5549_in : in STD_LOGIC;
    p_1_in5547_in : in STD_LOGIC;
    p_1_in5543_in : in STD_LOGIC;
    p_1_in5555_in : in STD_LOGIC;
    p_1_in5559_in : in STD_LOGIC;
    p_1_in5557_in : in STD_LOGIC;
    p_1_in5553_in : in STD_LOGIC;
    sum_exponent2 : in STD_LOGIC;
    sum_exponent104279_out : in STD_LOGIC;
    sum_exponent103425_out : in STD_LOGIC;
    sum_exponent103422_out : in STD_LOGIC;
    carry14281_out : in STD_LOGIC;
    z_sign0 : in STD_LOGIC;
    sum_exponent103419_out : in STD_LOGIC;
    sum_exponent10 : in STD_LOGIC;
    sum_exponent103407_out : in STD_LOGIC;
    sum_exponent103410_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A_mantissa[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sum_exponent254259_out : in STD_LOGIC;
    sum_exponent103416_out : in STD_LOGIC;
    sum_exponent194267_out : in STD_LOGIC;
    sum_exponent134275_out : in STD_LOGIC;
    p_1_in1934_in : in STD_LOGIC;
    p_1_in2167_in : in STD_LOGIC;
    p_1_in1702_in : in STD_LOGIC;
    p_1_in1470_in : in STD_LOGIC;
    p_1_in1238_in : in STD_LOGIC;
    p_1_in1006_in : in STD_LOGIC;
    p_1_in5551_in : in STD_LOGIC;
    p_1_in5541_in : in STD_LOGIC;
    p_1_in5528_in : in STD_LOGIC;
    p_1_in5561_in : in STD_LOGIC;
    p_1_in5565_in : in STD_LOGIC;
    \A_mantissa[13]_i_6_0\ : in STD_LOGIC;
    p_1_in5566_in : in STD_LOGIC;
    p_1_in5563_in : in STD_LOGIC;
    sum_exponent7235_out : in STD_LOGIC;
    sum_exponent8 : in STD_LOGIC;
    p_1_in144_in : in STD_LOGIC;
    sum_exponent164271_out : in STD_LOGIC;
    sum_exponent224263_out : in STD_LOGIC;
    sum_exponent284255_out : in STD_LOGIC;
    carry14284_out : in STD_LOGIC;
    \A_mantissa_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \A_mantissa_reg[0]_0\ : in STD_LOGIC;
    \A_mantissa_reg[1]\ : in STD_LOGIC;
    \A_mantissa_reg[2]\ : in STD_LOGIC;
    \A_mantissa_reg[3]\ : in STD_LOGIC;
    \A_mantissa_reg[4]\ : in STD_LOGIC;
    \A_mantissa_reg[5]\ : in STD_LOGIC;
    \A_mantissa_reg[6]\ : in STD_LOGIC;
    \A_mantissa_reg[7]\ : in STD_LOGIC;
    \A_mantissa_reg[8]\ : in STD_LOGIC;
    \A_mantissa_reg[10]\ : in STD_LOGIC;
    \A_mantissa_reg[11]\ : in STD_LOGIC;
    \A_mantissa_reg[12]\ : in STD_LOGIC;
    \A_mantissa_reg[13]\ : in STD_LOGIC;
    \A_mantissa_reg[14]\ : in STD_LOGIC;
    \A_mantissa_reg[16]\ : in STD_LOGIC;
    \A_mantissa_reg[18]\ : in STD_LOGIC;
    \A_mantissa_reg[20]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_fp_equation_solver_0_1_multiplier_organised : entity is "multiplier_organised";
end design_1_fp_equation_solver_0_1_multiplier_organised;

architecture STRUCTURE of design_1_fp_equation_solver_0_1_multiplier_organised is
  signal \A_exp[0]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[2]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[3]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[4]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[5]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[6]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp[7]_i_4_n_0\ : STD_LOGIC;
  signal \A_exp[7]_i_8_n_0\ : STD_LOGIC;
  signal \A_exp[7]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal carry1 : STD_LOGIC;
  signal carry10 : STD_LOGIC;
  signal carry104240_out : STD_LOGIC;
  signal carry105574_out : STD_LOGIC;
  signal carry113 : STD_LOGIC;
  signal carry114 : STD_LOGIC;
  signal carry117 : STD_LOGIC;
  signal carry118 : STD_LOGIC;
  signal carry120 : STD_LOGIC;
  signal carry122 : STD_LOGIC;
  signal carry124242_out : STD_LOGIC;
  signal carry135529_out : STD_LOGIC;
  signal carry145532_out : STD_LOGIC;
  signal carry15520_in : STD_LOGIC;
  signal carry15567_in : STD_LOGIC;
  signal carry18 : STD_LOGIC;
  signal carry19 : STD_LOGIC;
  signal carry2 : STD_LOGIC;
  signal carry44234_out : STD_LOGIC;
  signal carry5_out : STD_LOGIC;
  signal carry64236_out : STD_LOGIC;
  signal carry84238_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal sum_exponent25579_out : STD_LOGIC;
  signal sum_exponent35582_out : STD_LOGIC;
  signal sum_exponent45585_out : STD_LOGIC;
  signal sum_exponent55588_out : STD_LOGIC;
  signal sum_exponent65591_out : STD_LOGIC;
  signal sum_exponent75593_out : STD_LOGIC;
  signal \^z_sign1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_exp[0]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \A_exp[1]_i_3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \A_exp[4]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \A_exp[5]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \A_exp[6]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \A_exp[7]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \A_exp[7]_i_8\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \A_exp[7]_i_9\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_2__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_2__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_3__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_3__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_3__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_3\ : label is "soft_lutpair380";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of carry1_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of carry1_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of carry1_reg_i_2 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of carry1_reg_i_3 : label is "soft_lutpair374";
begin
  z_sign1 <= \^z_sign1\;
\A_exp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[0]_i_2_n_0\,
      I1 => carry15520_in,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_x_reg[23]\
    );
\A_exp[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"693C"
    )
        port map (
      I0 => carry1,
      I1 => Q(0),
      I2 => \A_mantissa[2]_i_4_0\(1),
      I3 => sum_exponent2,
      O => \A_exp[0]_i_2_n_0\
    );
\A_exp[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => p_1_in5570_in,
      I1 => p_1_in5525_in,
      I2 => carry135529_out,
      I3 => p_1_in5522_in,
      I4 => p_1_in2399_in,
      I5 => carry15567_in,
      O => carry15520_in
    );
\A_exp[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5528_in,
      I1 => p_1_in5534_in,
      I2 => p_1_in5539_in,
      I3 => carry18,
      I4 => p_1_in5537_in,
      I5 => p_1_in5531_in,
      O => carry135529_out
    );
\A_exp[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => carry105574_out,
      I1 => sum_exponent7235_out,
      I2 => \A_mantissa[2]_i_4_0\(0),
      I3 => sum_exponent8,
      I4 => p_1_in144_in,
      I5 => carry1,
      O => carry15567_in
    );
\A_exp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => p_0_in,
      I1 => carry124242_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_x_reg[24]\
    );
\A_exp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C396C33C3C3C"
    )
        port map (
      I0 => carry1,
      I1 => Q(1),
      I2 => \A_mantissa[2]_i_4_0\(2),
      I3 => \A_mantissa[2]_i_4_0\(1),
      I4 => Q(0),
      I5 => sum_exponent2,
      O => p_0_in
    );
\A_exp[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF96C3"
    )
        port map (
      I0 => carry1,
      I1 => Q(0),
      I2 => \A_mantissa[2]_i_4_0\(1),
      I3 => sum_exponent2,
      I4 => carry15520_in,
      O => carry124242_out
    );
\A_exp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[2]_i_2_n_0\,
      I1 => carry104240_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_a_reg[23]\
    );
\A_exp[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41FFBE00FFFF0000"
    )
        port map (
      I0 => carry1,
      I1 => \A_mantissa[2]_i_4_0\(1),
      I2 => Q(0),
      I3 => sum_exponent103407_out,
      I4 => sum_exponent103410_out,
      I5 => sum_exponent2,
      O => \A_exp[2]_i_2_n_0\
    );
\A_exp[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF69F99FF"
    )
        port map (
      I0 => Q(0),
      I1 => \A_mantissa[2]_i_4_0\(1),
      I2 => carry1,
      I3 => sum_exponent103407_out,
      I4 => sum_exponent2,
      I5 => carry15520_in,
      O => carry104240_out
    );
\A_exp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[3]_i_2_n_0\,
      I1 => carry84238_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_x_reg[26]\
    );
\A_exp[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent65591_out,
      I1 => Q(3),
      I2 => \A_mantissa[2]_i_4_0\(4),
      I3 => sum_exponent254259_out,
      I4 => sum_exponent2,
      O => \A_exp[3]_i_2_n_0\
    );
\A_exp[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE7FF3FFF"
    )
        port map (
      I0 => carry1,
      I1 => sum_exponent10,
      I2 => sum_exponent103407_out,
      I3 => sum_exponent103410_out,
      I4 => sum_exponent2,
      I5 => carry15520_in,
      O => carry84238_out
    );
\A_exp[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000AA80AA88000"
    )
        port map (
      I0 => sum_exponent103410_out,
      I1 => carry1,
      I2 => \A_mantissa[2]_i_4_0\(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \A_mantissa[2]_i_4_0\(2),
      O => sum_exponent65591_out
    );
\A_exp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[4]_i_2_n_0\,
      I1 => carry64236_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_a_reg[30]\
    );
\A_exp[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => sum_exponent55588_out,
      I1 => sum_exponent103416_out,
      I2 => sum_exponent2,
      O => \A_exp[4]_i_2_n_0\
    );
\A_exp[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \A_exp[3]_i_2_n_0\,
      I1 => \A_exp[2]_i_2_n_0\,
      I2 => p_0_in,
      I3 => \A_exp[0]_i_2_n_0\,
      I4 => carry15520_in,
      O => carry64236_out
    );
\A_exp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[5]_i_2_n_0\,
      I1 => carry44234_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_x_reg[28]\
    );
\A_exp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent45585_out,
      I1 => Q(5),
      I2 => \A_mantissa[2]_i_4_0\(6),
      I3 => sum_exponent194267_out,
      I4 => sum_exponent2,
      O => \A_exp[5]_i_2_n_0\
    );
\A_exp[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \A_exp[4]_i_2_n_0\,
      I1 => \A_exp[3]_i_2_n_0\,
      I2 => \A_exp[2]_i_2_n_0\,
      I3 => p_0_in,
      I4 => \A_exp[0]_i_2_n_0\,
      I5 => carry15520_in,
      O => carry44234_out
    );
\A_exp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \A_exp[6]_i_2_n_0\,
      I1 => carry2,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_a_reg[30]_0\
    );
\A_exp[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => sum_exponent35582_out,
      I1 => sum_exponent103422_out,
      I2 => sum_exponent2,
      O => \A_exp[6]_i_2_n_0\
    );
\A_exp[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF001FE05FA0"
    )
        port map (
      I0 => sum_exponent103419_out,
      I1 => sum_exponent45585_out,
      I2 => sum_exponent103422_out,
      I3 => sum_exponent103425_out,
      I4 => sum_exponent2,
      I5 => carry44234_out,
      O => p_2_in
    );
\A_exp[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(7),
      I1 => Q(6),
      I2 => sum_exponent45585_out,
      I3 => Q(5),
      I4 => \A_mantissa[2]_i_4_0\(6),
      I5 => sum_exponent194267_out,
      O => sum_exponent25579_out
    );
\A_exp[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \A_exp[7]_i_4_n_0\,
      I1 => \^z_sign1\,
      I2 => carry14281_out,
      O => \reg_a_reg[30]_1\
    );
\A_exp[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D20F5A0F4B0F0F0F"
    )
        port map (
      I0 => carry44234_out,
      I1 => sum_exponent2,
      I2 => sum_exponent103425_out,
      I3 => sum_exponent103422_out,
      I4 => sum_exponent45585_out,
      I5 => sum_exponent103419_out,
      O => \A_exp[7]_i_4_n_0\
    );
\A_exp[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA5515"
    )
        port map (
      I0 => \A_exp[7]_i_8_n_0\,
      I1 => \A_exp[6]_i_2_n_0\,
      I2 => \A_exp[5]_i_2_n_0\,
      I3 => carry44234_out,
      I4 => \A_exp[7]_i_9_n_0\,
      O => \^z_sign1\
    );
\A_exp[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(5),
      I1 => Q(4),
      I2 => sum_exponent65591_out,
      I3 => Q(3),
      I4 => \A_mantissa[2]_i_4_0\(4),
      I5 => sum_exponent254259_out,
      O => sum_exponent45585_out
    );
\A_exp[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent25579_out,
      I1 => Q(7),
      I2 => \A_mantissa[2]_i_4_0\(8),
      I3 => sum_exponent134275_out,
      I4 => sum_exponent2,
      O => \A_exp[7]_i_8_n_0\
    );
\A_exp[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8FCC0"
    )
        port map (
      I0 => sum_exponent25579_out,
      I1 => \A_mantissa[2]_i_4_0\(8),
      I2 => sum_exponent134275_out,
      I3 => Q(7),
      I4 => sum_exponent2,
      O => \A_exp[7]_i_9_n_0\
    );
\A_mantissa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[0]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[0]_0\,
      O => \FSM_onehot_state_reg[0]\(0)
    );
\A_mantissa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF30AFAFCF305050"
    )
        port map (
      I0 => carry1,
      I1 => carry105574_out,
      I2 => p_1_in2399_in,
      I3 => p_1_in1934_in,
      I4 => sum_exponent2,
      I5 => p_1_in2167_in,
      O => \A_mantissa[0]_i_2_n_0\
    );
\A_mantissa[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sum_exponent164271_out,
      I1 => \A_mantissa[2]_i_4_0\(7),
      I2 => Q(6),
      I3 => sum_exponent35582_out,
      I4 => Q(7),
      I5 => \A_mantissa[2]_i_4_0\(8),
      O => carry105574_out
    );
\A_mantissa[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[10]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[10]\,
      O => \FSM_onehot_state_reg[0]\(9)
    );
\A_mantissa[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry113,
      I1 => p_1_in2399_in,
      I2 => p_1_in5549_in,
      O => \A_mantissa[10]_i_2_n_0\
    );
\A_mantissa[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[11]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[11]\,
      O => \FSM_onehot_state_reg[0]\(10)
    );
\A_mantissa[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5549_in,
      I1 => carry113,
      I2 => p_1_in2399_in,
      I3 => p_1_in5547_in,
      O => \A_mantissa[11]_i_2__0_n_0\
    );
\A_mantissa[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[12]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[12]\,
      O => \FSM_onehot_state_reg[0]\(11)
    );
\A_mantissa[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5547_in,
      I1 => carry113,
      I2 => p_1_in5549_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5545_in,
      O => \A_mantissa[12]_i_2__0_n_0\
    );
\A_mantissa[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[13]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[13]\,
      O => \FSM_onehot_state_reg[0]\(12)
    );
\A_mantissa[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5545_in,
      I1 => p_1_in5549_in,
      I2 => carry113,
      I3 => p_1_in5547_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5543_in,
      O => \A_mantissa[13]_i_2__0_n_0\
    );
\A_mantissa[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5551_in,
      I1 => p_1_in5555_in,
      I2 => p_1_in5559_in,
      I3 => carry118,
      I4 => p_1_in5557_in,
      I5 => p_1_in5553_in,
      O => carry113
    );
\A_mantissa[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[14]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[14]\,
      O => \FSM_onehot_state_reg[0]\(13)
    );
\A_mantissa[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry19,
      I1 => p_1_in2399_in,
      I2 => p_1_in5541_in,
      O => \A_mantissa[14]_i_2_n_0\
    );
\A_mantissa[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5543_in,
      I1 => p_1_in5547_in,
      I2 => carry113,
      I3 => p_1_in5549_in,
      I4 => p_1_in5545_in,
      O => carry19
    );
\A_mantissa[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry18,
      I1 => p_1_in2399_in,
      I2 => p_1_in5539_in,
      O => \reg_x_reg[12]_0\
    );
\A_mantissa[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[16]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[16]\,
      O => \FSM_onehot_state_reg[0]\(14)
    );
\A_mantissa[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5539_in,
      I1 => carry18,
      I2 => p_1_in2399_in,
      I3 => p_1_in5537_in,
      O => \A_mantissa[16]_i_2__0_n_0\
    );
\A_mantissa[17]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5537_in,
      I1 => carry18,
      I2 => p_1_in5539_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5534_in,
      O => \reg_a_reg[17]\
    );
\A_mantissa[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[18]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[18]\,
      O => \FSM_onehot_state_reg[0]\(15)
    );
\A_mantissa[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5534_in,
      I1 => p_1_in5539_in,
      I2 => carry18,
      I3 => p_1_in5537_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5531_in,
      O => \A_mantissa[18]_i_2__0_n_0\
    );
\A_mantissa[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5541_in,
      I1 => p_1_in5545_in,
      I2 => p_1_in5549_in,
      I3 => carry113,
      I4 => p_1_in5547_in,
      I5 => p_1_in5543_in,
      O => carry18
    );
\A_mantissa[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry145532_out,
      I1 => p_1_in2399_in,
      I2 => p_1_in5528_in,
      O => \reg_x_reg[12]_1\
    );
\A_mantissa[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5531_in,
      I1 => p_1_in5537_in,
      I2 => carry18,
      I3 => p_1_in5539_in,
      I4 => p_1_in5534_in,
      O => carry145532_out
    );
\A_mantissa[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[1]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[1]\,
      O => \FSM_onehot_state_reg[0]\(1)
    );
\A_mantissa[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777888"
    )
        port map (
      I0 => carry122,
      I1 => p_1_in2399_in,
      I2 => p_1_in1702_in,
      I3 => sum_exponent2,
      I4 => p_1_in1934_in,
      O => \A_mantissa[1]_i_2_n_0\
    );
\A_mantissa[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[20]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[20]\,
      O => \FSM_onehot_state_reg[0]\(16)
    );
\A_mantissa[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry135529_out,
      I1 => p_1_in2399_in,
      I2 => p_1_in5525_in,
      O => \A_mantissa[20]_i_2_n_0\
    );
\A_mantissa[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5525_in,
      I1 => carry135529_out,
      I2 => p_1_in2399_in,
      I3 => p_1_in5522_in,
      O => \reg_a_reg[20]\
    );
\A_mantissa[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5522_in,
      I1 => carry135529_out,
      I2 => p_1_in5525_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5570_in,
      O => \reg_a_reg[22]\
    );
\A_mantissa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[2]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[2]\,
      O => \FSM_onehot_state_reg[0]\(2)
    );
\A_mantissa[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(8),
      I1 => Q(7),
      I2 => sum_exponent35582_out,
      I3 => Q(6),
      I4 => \A_mantissa[2]_i_4_0\(7),
      I5 => sum_exponent164271_out,
      O => \A_mantissa[2]_i_11_n_0\
    );
\A_mantissa[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA07F7FFF008080"
    )
        port map (
      I0 => carry122,
      I1 => p_1_in1934_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in1470_in,
      I4 => sum_exponent2,
      I5 => p_1_in1702_in,
      O => \A_mantissa[2]_i_2_n_0\
    );
\A_mantissa[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF08F8F8F80"
    )
        port map (
      I0 => sum_exponent104279_out,
      I1 => \A_mantissa[2]_i_11_n_0\,
      I2 => sum_exponent2,
      I3 => carry1,
      I4 => p_1_in2167_in,
      I5 => p_1_in1934_in,
      O => carry122
    );
\A_mantissa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[3]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[3]\,
      O => \FSM_onehot_state_reg[0]\(3)
    );
\A_mantissa[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777888"
    )
        port map (
      I0 => carry120,
      I1 => p_1_in2399_in,
      I2 => p_1_in1238_in,
      I3 => sum_exponent2,
      I4 => p_1_in1470_in,
      O => \A_mantissa[3]_i_2_n_0\
    );
\A_mantissa[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[4]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[4]\,
      O => \FSM_onehot_state_reg[0]\(4)
    );
\A_mantissa[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA07F7FFF008080"
    )
        port map (
      I0 => carry120,
      I1 => p_1_in1470_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in1006_in,
      I4 => sum_exponent2,
      I5 => p_1_in1238_in,
      O => \A_mantissa[4]_i_2_n_0\
    );
\A_mantissa[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFC880000000000"
    )
        port map (
      I0 => p_1_in1470_in,
      I1 => carry15567_in,
      I2 => p_1_in2167_in,
      I3 => sum_exponent2,
      I4 => p_1_in1934_in,
      I5 => p_1_in1702_in,
      O => carry120
    );
\A_mantissa[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[5]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[5]\,
      O => \FSM_onehot_state_reg[0]\(5)
    );
\A_mantissa[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[5]_i_4_n_0\,
      I1 => p_1_in2399_in,
      I2 => p_1_in5559_in,
      O => \A_mantissa[5]_i_2_n_0\
    );
\A_mantissa[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDFFFE0002000"
    )
        port map (
      I0 => p_1_in1470_in,
      I1 => sum_exponent2,
      I2 => p_1_in1238_in,
      I3 => carry120,
      I4 => p_1_in1006_in,
      I5 => p_1_in5559_in,
      O => \A_mantissa[5]_i_4_n_0\
    );
\A_mantissa[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[6]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[6]\,
      O => \FSM_onehot_state_reg[0]\(6)
    );
\A_mantissa[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry117,
      I1 => p_1_in2399_in,
      I2 => p_1_in5557_in,
      O => \A_mantissa[6]_i_2_n_0\
    );
\A_mantissa[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[7]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[7]\,
      O => \FSM_onehot_state_reg[0]\(7)
    );
\A_mantissa[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => carry117,
      I1 => p_1_in5557_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in5555_in,
      O => \A_mantissa[7]_i_2_n_0\
    );
\A_mantissa[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000008000000"
    )
        port map (
      I0 => p_1_in5559_in,
      I1 => p_1_in1470_in,
      I2 => sum_exponent2,
      I3 => p_1_in1238_in,
      I4 => carry120,
      I5 => p_1_in1006_in,
      O => carry117
    );
\A_mantissa[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \A_mantissa[8]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \A_mantissa_reg[0]\(0),
      I5 => \A_mantissa_reg[8]\,
      O => \FSM_onehot_state_reg[0]\(8)
    );
\A_mantissa[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5555_in,
      I1 => p_1_in5559_in,
      I2 => carry118,
      I3 => p_1_in5557_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5553_in,
      O => \A_mantissa[8]_i_2__0_n_0\
    );
\A_mantissa[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => p_1_in5561_in,
      I1 => p_1_in5565_in,
      I2 => carry15567_in,
      I3 => \A_mantissa[13]_i_6_0\,
      I4 => p_1_in5566_in,
      I5 => p_1_in5563_in,
      O => carry118
    );
\A_mantissa[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry114,
      I1 => p_1_in2399_in,
      I2 => p_1_in5551_in,
      O => \reg_x_reg[12]\
    );
\A_mantissa[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5553_in,
      I1 => p_1_in5557_in,
      I2 => carry118,
      I3 => p_1_in5559_in,
      I4 => p_1_in5555_in,
      O => carry114
    );
A_sgn_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FAAEA00000000"
    )
        port map (
      I0 => \A_exp[7]_i_8_n_0\,
      I1 => \A_exp[6]_i_2_n_0\,
      I2 => \A_exp[5]_i_2_n_0\,
      I3 => carry44234_out,
      I4 => \A_exp[7]_i_9_n_0\,
      I5 => z_sign0,
      O => z_sign
    );
carry1_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => carry10,
      G => carry5_out,
      GE => '1',
      Q => carry1
    );
carry1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C002000A000B000F"
    )
        port map (
      I0 => carry2,
      I1 => sum_exponent2,
      I2 => sum_exponent104279_out,
      I3 => sum_exponent103425_out,
      I4 => sum_exponent35582_out,
      I5 => sum_exponent103422_out,
      O => carry10
    );
carry1_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(4),
      I1 => Q(3),
      I2 => sum_exponent75593_out,
      I3 => Q(2),
      I4 => \A_mantissa[2]_i_4_0\(3),
      I5 => sum_exponent284255_out,
      O => sum_exponent55588_out
    );
carry1_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => carry14284_out,
      I1 => carry14281_out,
      O => carry5_out
    );
carry1_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \A_exp[5]_i_2_n_0\,
      I1 => carry44234_out,
      O => carry2
    );
carry1_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96660660"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \A_mantissa[2]_i_4_0\(1),
      I4 => carry1,
      O => sum_exponent75593_out
    );
carry1_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \A_mantissa[2]_i_4_0\(6),
      I1 => Q(5),
      I2 => sum_exponent55588_out,
      I3 => Q(4),
      I4 => \A_mantissa[2]_i_4_0\(5),
      I5 => sum_exponent224263_out,
      O => sum_exponent35582_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1_multiplier_organised_1 is
  port (
    \reg_b_reg[20]\ : out STD_LOGIC;
    \reg_y_reg[23]\ : out STD_LOGIC;
    z_sign1 : out STD_LOGIC;
    \reg_y_reg[24]\ : out STD_LOGIC;
    \reg_b_reg[23]\ : out STD_LOGIC;
    \reg_y_reg[26]\ : out STD_LOGIC;
    \reg_b_reg[30]\ : out STD_LOGIC;
    \reg_y_reg[28]\ : out STD_LOGIC;
    \reg_b_reg[30]_0\ : out STD_LOGIC;
    z_sign : out STD_LOGIC;
    \reg_b_reg[30]_1\ : out STD_LOGIC;
    \reg_y_reg[12]\ : out STD_LOGIC;
    \reg_y_reg[12]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_1_in5522_in : in STD_LOGIC;
    p_1_in5525_in : in STD_LOGIC;
    p_1_in2399_in : in STD_LOGIC;
    p_1_in5570_in : in STD_LOGIC;
    p_1_in5534_in : in STD_LOGIC;
    p_1_in5539_in : in STD_LOGIC;
    p_1_in5537_in : in STD_LOGIC;
    p_1_in5531_in : in STD_LOGIC;
    p_1_in5545_in : in STD_LOGIC;
    p_1_in5549_in : in STD_LOGIC;
    p_1_in5547_in : in STD_LOGIC;
    p_1_in5543_in : in STD_LOGIC;
    p_1_in5555_in : in STD_LOGIC;
    p_1_in5559_in : in STD_LOGIC;
    p_1_in5557_in : in STD_LOGIC;
    p_1_in5553_in : in STD_LOGIC;
    sum_exponent2 : in STD_LOGIC;
    sum_exponent104279_out : in STD_LOGIC;
    sum_exponent103425_out : in STD_LOGIC;
    sum_exponent103422_out : in STD_LOGIC;
    carry14281_out : in STD_LOGIC;
    z_sign0 : in STD_LOGIC;
    sum_exponent103419_out : in STD_LOGIC;
    sum_exponent10 : in STD_LOGIC;
    sum_exponent103407_out : in STD_LOGIC;
    sum_exponent103410_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_mantissa[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sum_exponent254259_out : in STD_LOGIC;
    sum_exponent103416_out : in STD_LOGIC;
    sum_exponent194267_out : in STD_LOGIC;
    sum_exponent134275_out : in STD_LOGIC;
    p_1_in1934_in : in STD_LOGIC;
    p_1_in2167_in : in STD_LOGIC;
    p_1_in1702_in : in STD_LOGIC;
    p_1_in1470_in : in STD_LOGIC;
    p_1_in1238_in : in STD_LOGIC;
    p_1_in1006_in : in STD_LOGIC;
    p_1_in5551_in : in STD_LOGIC;
    p_1_in5541_in : in STD_LOGIC;
    p_1_in5528_in : in STD_LOGIC;
    p_1_in5561_in : in STD_LOGIC;
    p_1_in5565_in : in STD_LOGIC;
    \B_mantissa[13]_i_6_0\ : in STD_LOGIC;
    p_1_in5566_in : in STD_LOGIC;
    p_1_in5563_in : in STD_LOGIC;
    sum_exponent7235_out : in STD_LOGIC;
    sum_exponent8 : in STD_LOGIC;
    p_1_in144_in : in STD_LOGIC;
    sum_exponent164271_out : in STD_LOGIC;
    sum_exponent224263_out : in STD_LOGIC;
    sum_exponent284255_out : in STD_LOGIC;
    carry14284_out : in STD_LOGIC;
    \B_mantissa_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_mantissa_reg[0]_0\ : in STD_LOGIC;
    \B_mantissa_reg[1]\ : in STD_LOGIC;
    \B_mantissa_reg[2]\ : in STD_LOGIC;
    \B_mantissa_reg[3]\ : in STD_LOGIC;
    \B_mantissa_reg[4]\ : in STD_LOGIC;
    \B_mantissa_reg[5]\ : in STD_LOGIC;
    \B_mantissa_reg[6]\ : in STD_LOGIC;
    \B_mantissa_reg[7]\ : in STD_LOGIC;
    \B_mantissa_reg[8]\ : in STD_LOGIC;
    \B_mantissa_reg[9]\ : in STD_LOGIC;
    \B_mantissa_reg[10]\ : in STD_LOGIC;
    \B_mantissa_reg[11]\ : in STD_LOGIC;
    \B_mantissa_reg[12]\ : in STD_LOGIC;
    \B_mantissa_reg[13]\ : in STD_LOGIC;
    \B_mantissa_reg[15]\ : in STD_LOGIC;
    \B_mantissa_reg[16]\ : in STD_LOGIC;
    \B_mantissa_reg[17]\ : in STD_LOGIC;
    \B_mantissa_reg[18]\ : in STD_LOGIC;
    \B_mantissa_reg[19]\ : in STD_LOGIC;
    \B_mantissa_reg[22]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_fp_equation_solver_0_1_multiplier_organised_1 : entity is "multiplier_organised";
end design_1_fp_equation_solver_0_1_multiplier_organised_1;

architecture STRUCTURE of design_1_fp_equation_solver_0_1_multiplier_organised_1 is
  signal \B_exp[0]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[2]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[3]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[4]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[5]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[6]_i_2_n_0\ : STD_LOGIC;
  signal \B_exp[7]_i_3_n_0\ : STD_LOGIC;
  signal \B_exp[7]_i_7_n_0\ : STD_LOGIC;
  signal \B_exp[7]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal carry1 : STD_LOGIC;
  signal carry10 : STD_LOGIC;
  signal carry104240_out : STD_LOGIC;
  signal carry105574_out : STD_LOGIC;
  signal carry113 : STD_LOGIC;
  signal carry114 : STD_LOGIC;
  signal carry117 : STD_LOGIC;
  signal carry118 : STD_LOGIC;
  signal carry120 : STD_LOGIC;
  signal carry122 : STD_LOGIC;
  signal carry124242_out : STD_LOGIC;
  signal carry135529_out : STD_LOGIC;
  signal carry145532_out : STD_LOGIC;
  signal carry15520_in : STD_LOGIC;
  signal carry15567_in : STD_LOGIC;
  signal carry18 : STD_LOGIC;
  signal carry19 : STD_LOGIC;
  signal carry2 : STD_LOGIC;
  signal carry44234_out : STD_LOGIC;
  signal carry5_out : STD_LOGIC;
  signal carry64236_out : STD_LOGIC;
  signal carry84238_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal sum_exponent25579_out : STD_LOGIC;
  signal sum_exponent35582_out : STD_LOGIC;
  signal sum_exponent45585_out : STD_LOGIC;
  signal sum_exponent55588_out : STD_LOGIC;
  signal sum_exponent65591_out : STD_LOGIC;
  signal sum_exponent75593_out : STD_LOGIC;
  signal \^z_sign1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_exp[0]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \B_exp[1]_i_3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \B_exp[4]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \B_exp[5]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \B_exp[6]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \B_exp[7]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \B_exp[7]_i_7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \B_exp[7]_i_8\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_2__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_2__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_3__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_2__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_2\ : label is "soft_lutpair392";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of carry1_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of carry1_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \carry1_reg_i_2__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \carry1_reg_i_3__0\ : label is "soft_lutpair386";
begin
  z_sign1 <= \^z_sign1\;
\B_exp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[0]_i_2_n_0\,
      I1 => carry15520_in,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_y_reg[23]\
    );
\B_exp[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"693C"
    )
        port map (
      I0 => carry1,
      I1 => Q(0),
      I2 => \B_mantissa[2]_i_4_0\(1),
      I3 => sum_exponent2,
      O => \B_exp[0]_i_2_n_0\
    );
\B_exp[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => p_1_in5570_in,
      I1 => p_1_in5525_in,
      I2 => carry135529_out,
      I3 => p_1_in5522_in,
      I4 => p_1_in2399_in,
      I5 => carry15567_in,
      O => carry15520_in
    );
\B_exp[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5528_in,
      I1 => p_1_in5534_in,
      I2 => p_1_in5539_in,
      I3 => carry18,
      I4 => p_1_in5537_in,
      I5 => p_1_in5531_in,
      O => carry135529_out
    );
\B_exp[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABBBAAA8A888"
    )
        port map (
      I0 => carry105574_out,
      I1 => sum_exponent7235_out,
      I2 => \B_mantissa[2]_i_4_0\(0),
      I3 => sum_exponent8,
      I4 => p_1_in144_in,
      I5 => carry1,
      O => carry15567_in
    );
\B_exp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => p_0_in,
      I1 => carry124242_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_y_reg[24]\
    );
\B_exp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3C396C33C3C3C"
    )
        port map (
      I0 => carry1,
      I1 => Q(1),
      I2 => \B_mantissa[2]_i_4_0\(2),
      I3 => \B_mantissa[2]_i_4_0\(1),
      I4 => Q(0),
      I5 => sum_exponent2,
      O => p_0_in
    );
\B_exp[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF96C3"
    )
        port map (
      I0 => carry1,
      I1 => Q(0),
      I2 => \B_mantissa[2]_i_4_0\(1),
      I3 => sum_exponent2,
      I4 => carry15520_in,
      O => carry124242_out
    );
\B_exp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[2]_i_2_n_0\,
      I1 => carry104240_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_b_reg[23]\
    );
\B_exp[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41FFBE00FFFF0000"
    )
        port map (
      I0 => carry1,
      I1 => \B_mantissa[2]_i_4_0\(1),
      I2 => Q(0),
      I3 => sum_exponent103407_out,
      I4 => sum_exponent103410_out,
      I5 => sum_exponent2,
      O => \B_exp[2]_i_2_n_0\
    );
\B_exp[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF69F99FF"
    )
        port map (
      I0 => Q(0),
      I1 => \B_mantissa[2]_i_4_0\(1),
      I2 => carry1,
      I3 => sum_exponent103407_out,
      I4 => sum_exponent2,
      I5 => carry15520_in,
      O => carry104240_out
    );
\B_exp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[3]_i_2_n_0\,
      I1 => carry84238_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_y_reg[26]\
    );
\B_exp[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent65591_out,
      I1 => Q(3),
      I2 => \B_mantissa[2]_i_4_0\(4),
      I3 => sum_exponent254259_out,
      I4 => sum_exponent2,
      O => \B_exp[3]_i_2_n_0\
    );
\B_exp[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE7FF3FFF"
    )
        port map (
      I0 => carry1,
      I1 => sum_exponent10,
      I2 => sum_exponent103407_out,
      I3 => sum_exponent103410_out,
      I4 => sum_exponent2,
      I5 => carry15520_in,
      O => carry84238_out
    );
\B_exp[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000AA80AA88000"
    )
        port map (
      I0 => sum_exponent103410_out,
      I1 => carry1,
      I2 => \B_mantissa[2]_i_4_0\(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \B_mantissa[2]_i_4_0\(2),
      O => sum_exponent65591_out
    );
\B_exp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[4]_i_2_n_0\,
      I1 => carry64236_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_b_reg[30]\
    );
\B_exp[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => sum_exponent55588_out,
      I1 => sum_exponent103416_out,
      I2 => sum_exponent2,
      O => \B_exp[4]_i_2_n_0\
    );
\B_exp[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \B_exp[3]_i_2_n_0\,
      I1 => \B_exp[2]_i_2_n_0\,
      I2 => p_0_in,
      I3 => \B_exp[0]_i_2_n_0\,
      I4 => carry15520_in,
      O => carry64236_out
    );
\B_exp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[5]_i_2_n_0\,
      I1 => carry44234_out,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_y_reg[28]\
    );
\B_exp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent45585_out,
      I1 => Q(5),
      I2 => \B_mantissa[2]_i_4_0\(6),
      I3 => sum_exponent194267_out,
      I4 => sum_exponent2,
      O => \B_exp[5]_i_2_n_0\
    );
\B_exp[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \B_exp[4]_i_2_n_0\,
      I1 => \B_exp[3]_i_2_n_0\,
      I2 => \B_exp[2]_i_2_n_0\,
      I3 => p_0_in,
      I4 => \B_exp[0]_i_2_n_0\,
      I5 => carry15520_in,
      O => carry44234_out
    );
\B_exp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => \B_exp[6]_i_2_n_0\,
      I1 => carry2,
      I2 => \^z_sign1\,
      I3 => p_2_in,
      I4 => carry14281_out,
      O => \reg_b_reg[30]_0\
    );
\B_exp[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => sum_exponent35582_out,
      I1 => sum_exponent103422_out,
      I2 => sum_exponent2,
      O => \B_exp[6]_i_2_n_0\
    );
\B_exp[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF001FE05FA0"
    )
        port map (
      I0 => sum_exponent103419_out,
      I1 => sum_exponent45585_out,
      I2 => sum_exponent103422_out,
      I3 => sum_exponent103425_out,
      I4 => sum_exponent2,
      I5 => carry44234_out,
      O => p_2_in
    );
\B_exp[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \B_exp[7]_i_3_n_0\,
      I1 => \^z_sign1\,
      I2 => carry14281_out,
      O => \reg_b_reg[30]_1\
    );
\B_exp[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D20F5A0F4B0F0F0F"
    )
        port map (
      I0 => carry44234_out,
      I1 => sum_exponent2,
      I2 => sum_exponent103425_out,
      I3 => sum_exponent103422_out,
      I4 => sum_exponent45585_out,
      I5 => sum_exponent103419_out,
      O => \B_exp[7]_i_3_n_0\
    );
\B_exp[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA5515"
    )
        port map (
      I0 => \B_exp[7]_i_7_n_0\,
      I1 => \B_exp[6]_i_2_n_0\,
      I2 => \B_exp[5]_i_2_n_0\,
      I3 => carry44234_out,
      I4 => \B_exp[7]_i_8_n_0\,
      O => \^z_sign1\
    );
\B_exp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(5),
      I1 => Q(4),
      I2 => sum_exponent65591_out,
      I3 => Q(3),
      I4 => \B_mantissa[2]_i_4_0\(4),
      I5 => sum_exponent254259_out,
      O => sum_exponent45585_out
    );
\B_exp[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6996C33C"
    )
        port map (
      I0 => sum_exponent25579_out,
      I1 => Q(7),
      I2 => \B_mantissa[2]_i_4_0\(8),
      I3 => sum_exponent134275_out,
      I4 => sum_exponent2,
      O => \B_exp[7]_i_7_n_0\
    );
\B_exp[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8FCC0"
    )
        port map (
      I0 => sum_exponent25579_out,
      I1 => \B_mantissa[2]_i_4_0\(8),
      I2 => sum_exponent134275_out,
      I3 => Q(7),
      I4 => sum_exponent2,
      O => \B_exp[7]_i_8_n_0\
    );
\B_exp[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(7),
      I1 => Q(6),
      I2 => sum_exponent45585_out,
      I3 => Q(5),
      I4 => \B_mantissa[2]_i_4_0\(6),
      I5 => sum_exponent194267_out,
      O => sum_exponent25579_out
    );
\B_mantissa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[0]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[0]_0\,
      O => \FSM_onehot_state_reg[0]\(0)
    );
\B_mantissa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF30AFAFCF305050"
    )
        port map (
      I0 => carry1,
      I1 => carry105574_out,
      I2 => p_1_in2399_in,
      I3 => p_1_in1934_in,
      I4 => sum_exponent2,
      I5 => p_1_in2167_in,
      O => \B_mantissa[0]_i_2_n_0\
    );
\B_mantissa[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sum_exponent164271_out,
      I1 => \B_mantissa[2]_i_4_0\(7),
      I2 => Q(6),
      I3 => sum_exponent35582_out,
      I4 => Q(7),
      I5 => \B_mantissa[2]_i_4_0\(8),
      O => carry105574_out
    );
\B_mantissa[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[10]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[10]\,
      O => \FSM_onehot_state_reg[0]\(10)
    );
\B_mantissa[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry113,
      I1 => p_1_in2399_in,
      I2 => p_1_in5549_in,
      O => \B_mantissa[10]_i_2_n_0\
    );
\B_mantissa[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[11]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[11]\,
      O => \FSM_onehot_state_reg[0]\(11)
    );
\B_mantissa[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5549_in,
      I1 => carry113,
      I2 => p_1_in2399_in,
      I3 => p_1_in5547_in,
      O => \B_mantissa[11]_i_2__0_n_0\
    );
\B_mantissa[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[12]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[12]\,
      O => \FSM_onehot_state_reg[0]\(12)
    );
\B_mantissa[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5547_in,
      I1 => carry113,
      I2 => p_1_in5549_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5545_in,
      O => \B_mantissa[12]_i_2__0_n_0\
    );
\B_mantissa[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[13]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[13]\,
      O => \FSM_onehot_state_reg[0]\(13)
    );
\B_mantissa[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5545_in,
      I1 => p_1_in5549_in,
      I2 => carry113,
      I3 => p_1_in5547_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5543_in,
      O => \B_mantissa[13]_i_2__0_n_0\
    );
\B_mantissa[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5551_in,
      I1 => p_1_in5555_in,
      I2 => p_1_in5559_in,
      I3 => carry118,
      I4 => p_1_in5557_in,
      I5 => p_1_in5553_in,
      O => carry113
    );
\B_mantissa[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry19,
      I1 => p_1_in2399_in,
      I2 => p_1_in5541_in,
      O => \reg_y_reg[12]\
    );
\B_mantissa[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5543_in,
      I1 => p_1_in5547_in,
      I2 => carry113,
      I3 => p_1_in5549_in,
      I4 => p_1_in5545_in,
      O => carry19
    );
\B_mantissa[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[15]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[15]\,
      O => \FSM_onehot_state_reg[0]\(14)
    );
\B_mantissa[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry18,
      I1 => p_1_in2399_in,
      I2 => p_1_in5539_in,
      O => \B_mantissa[15]_i_2_n_0\
    );
\B_mantissa[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[16]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[16]\,
      O => \FSM_onehot_state_reg[0]\(15)
    );
\B_mantissa[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5539_in,
      I1 => carry18,
      I2 => p_1_in2399_in,
      I3 => p_1_in5537_in,
      O => \B_mantissa[16]_i_2__0_n_0\
    );
\B_mantissa[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[17]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[17]\,
      O => \FSM_onehot_state_reg[0]\(16)
    );
\B_mantissa[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5537_in,
      I1 => carry18,
      I2 => p_1_in5539_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5534_in,
      O => \B_mantissa[17]_i_2__0_n_0\
    );
\B_mantissa[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[18]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[18]\,
      O => \FSM_onehot_state_reg[0]\(17)
    );
\B_mantissa[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5534_in,
      I1 => p_1_in5539_in,
      I2 => carry18,
      I3 => p_1_in5537_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5531_in,
      O => \B_mantissa[18]_i_2__0_n_0\
    );
\B_mantissa[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in5541_in,
      I1 => p_1_in5545_in,
      I2 => p_1_in5549_in,
      I3 => carry113,
      I4 => p_1_in5547_in,
      I5 => p_1_in5543_in,
      O => carry18
    );
\B_mantissa[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[19]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[19]\,
      O => \FSM_onehot_state_reg[0]\(18)
    );
\B_mantissa[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry145532_out,
      I1 => p_1_in2399_in,
      I2 => p_1_in5528_in,
      O => \B_mantissa[19]_i_2_n_0\
    );
\B_mantissa[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5531_in,
      I1 => p_1_in5537_in,
      I2 => carry18,
      I3 => p_1_in5539_in,
      I4 => p_1_in5534_in,
      O => carry145532_out
    );
\B_mantissa[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[1]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[1]\,
      O => \FSM_onehot_state_reg[0]\(1)
    );
\B_mantissa[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777888"
    )
        port map (
      I0 => carry122,
      I1 => p_1_in2399_in,
      I2 => p_1_in1702_in,
      I3 => sum_exponent2,
      I4 => p_1_in1934_in,
      O => \B_mantissa[1]_i_2_n_0\
    );
\B_mantissa[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry135529_out,
      I1 => p_1_in2399_in,
      I2 => p_1_in5525_in,
      O => \reg_y_reg[12]_0\
    );
\B_mantissa[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in5525_in,
      I1 => carry135529_out,
      I2 => p_1_in2399_in,
      I3 => p_1_in5522_in,
      O => \reg_b_reg[20]\
    );
\B_mantissa[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[22]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[22]\,
      O => \FSM_onehot_state_reg[0]\(19)
    );
\B_mantissa[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_in5522_in,
      I1 => carry135529_out,
      I2 => p_1_in5525_in,
      I3 => p_1_in2399_in,
      I4 => p_1_in5570_in,
      O => \B_mantissa[22]_i_2__0_n_0\
    );
\B_mantissa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[2]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[2]\,
      O => \FSM_onehot_state_reg[0]\(2)
    );
\B_mantissa[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(8),
      I1 => Q(7),
      I2 => sum_exponent35582_out,
      I3 => Q(6),
      I4 => \B_mantissa[2]_i_4_0\(7),
      I5 => sum_exponent164271_out,
      O => \B_mantissa[2]_i_11_n_0\
    );
\B_mantissa[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA07F7FFF008080"
    )
        port map (
      I0 => carry122,
      I1 => p_1_in1934_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in1470_in,
      I4 => sum_exponent2,
      I5 => p_1_in1702_in,
      O => \B_mantissa[2]_i_2_n_0\
    );
\B_mantissa[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF08F8F8F80"
    )
        port map (
      I0 => sum_exponent104279_out,
      I1 => \B_mantissa[2]_i_11_n_0\,
      I2 => sum_exponent2,
      I3 => carry1,
      I4 => p_1_in2167_in,
      I5 => p_1_in1934_in,
      O => carry122
    );
\B_mantissa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[3]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[3]\,
      O => \FSM_onehot_state_reg[0]\(3)
    );
\B_mantissa[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777888"
    )
        port map (
      I0 => carry120,
      I1 => p_1_in2399_in,
      I2 => p_1_in1238_in,
      I3 => sum_exponent2,
      I4 => p_1_in1470_in,
      O => \B_mantissa[3]_i_2_n_0\
    );
\B_mantissa[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[4]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[4]\,
      O => \FSM_onehot_state_reg[0]\(4)
    );
\B_mantissa[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA07F7FFF008080"
    )
        port map (
      I0 => carry120,
      I1 => p_1_in1470_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in1006_in,
      I4 => sum_exponent2,
      I5 => p_1_in1238_in,
      O => \B_mantissa[4]_i_2_n_0\
    );
\B_mantissa[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFC880000000000"
    )
        port map (
      I0 => p_1_in1470_in,
      I1 => carry15567_in,
      I2 => p_1_in2167_in,
      I3 => sum_exponent2,
      I4 => p_1_in1934_in,
      I5 => p_1_in1702_in,
      O => carry120
    );
\B_mantissa[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[5]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[5]\,
      O => \FSM_onehot_state_reg[0]\(5)
    );
\B_mantissa[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[5]_i_4_n_0\,
      I1 => p_1_in2399_in,
      I2 => p_1_in5559_in,
      O => \B_mantissa[5]_i_2_n_0\
    );
\B_mantissa[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFDFFFE0002000"
    )
        port map (
      I0 => p_1_in1470_in,
      I1 => sum_exponent2,
      I2 => p_1_in1238_in,
      I3 => carry120,
      I4 => p_1_in1006_in,
      I5 => p_1_in5559_in,
      O => \B_mantissa[5]_i_4_n_0\
    );
\B_mantissa[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[6]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[6]\,
      O => \FSM_onehot_state_reg[0]\(6)
    );
\B_mantissa[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry117,
      I1 => p_1_in2399_in,
      I2 => p_1_in5557_in,
      O => \B_mantissa[6]_i_2_n_0\
    );
\B_mantissa[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[7]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[7]\,
      O => \FSM_onehot_state_reg[0]\(7)
    );
\B_mantissa[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => carry117,
      I1 => p_1_in5557_in,
      I2 => p_1_in2399_in,
      I3 => p_1_in5555_in,
      O => \B_mantissa[7]_i_2_n_0\
    );
\B_mantissa[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000008000000"
    )
        port map (
      I0 => p_1_in5559_in,
      I1 => p_1_in1470_in,
      I2 => sum_exponent2,
      I3 => p_1_in1238_in,
      I4 => carry120,
      I5 => p_1_in1006_in,
      O => carry117
    );
\B_mantissa[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[8]_i_2__0_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[8]\,
      O => \FSM_onehot_state_reg[0]\(8)
    );
\B_mantissa[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_in5555_in,
      I1 => p_1_in5559_in,
      I2 => carry118,
      I3 => p_1_in5557_in,
      I4 => p_1_in2399_in,
      I5 => p_1_in5553_in,
      O => \B_mantissa[8]_i_2__0_n_0\
    );
\B_mantissa[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => p_1_in5561_in,
      I1 => p_1_in5565_in,
      I2 => carry15567_in,
      I3 => \B_mantissa[13]_i_6_0\,
      I4 => p_1_in5566_in,
      I5 => p_1_in5563_in,
      O => carry118
    );
\B_mantissa[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \B_mantissa[9]_i_2_n_0\,
      I1 => carry14284_out,
      I2 => \^z_sign1\,
      I3 => carry14281_out,
      I4 => \B_mantissa_reg[0]\(0),
      I5 => \B_mantissa_reg[9]\,
      O => \FSM_onehot_state_reg[0]\(9)
    );
\B_mantissa[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => carry114,
      I1 => p_1_in2399_in,
      I2 => p_1_in5551_in,
      O => \B_mantissa[9]_i_2_n_0\
    );
\B_mantissa[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in5553_in,
      I1 => p_1_in5557_in,
      I2 => carry118,
      I3 => p_1_in5559_in,
      I4 => p_1_in5555_in,
      O => carry114
    );
B_sgn_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FAAEA00000000"
    )
        port map (
      I0 => \B_exp[7]_i_7_n_0\,
      I1 => \B_exp[6]_i_2_n_0\,
      I2 => \B_exp[5]_i_2_n_0\,
      I3 => carry44234_out,
      I4 => \B_exp[7]_i_8_n_0\,
      I5 => z_sign0,
      O => z_sign
    );
carry1_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => carry10,
      G => carry5_out,
      GE => '1',
      Q => carry1
    );
\carry1_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(4),
      I1 => Q(3),
      I2 => sum_exponent75593_out,
      I3 => Q(2),
      I4 => \B_mantissa[2]_i_4_0\(3),
      I5 => sum_exponent284255_out,
      O => sum_exponent55588_out
    );
\carry1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C002000A000B000F"
    )
        port map (
      I0 => carry2,
      I1 => sum_exponent2,
      I2 => sum_exponent104279_out,
      I3 => sum_exponent103425_out,
      I4 => sum_exponent35582_out,
      I5 => sum_exponent103422_out,
      O => carry10
    );
\carry1_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => carry14284_out,
      I1 => carry14281_out,
      O => carry5_out
    );
\carry1_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96660660"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \B_mantissa[2]_i_4_0\(1),
      I4 => carry1,
      O => sum_exponent75593_out
    );
\carry1_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \B_exp[5]_i_2_n_0\,
      I1 => carry44234_out,
      O => carry2
    );
\carry1_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000006000606000"
    )
        port map (
      I0 => \B_mantissa[2]_i_4_0\(6),
      I1 => Q(5),
      I2 => sum_exponent55588_out,
      I3 => Q(4),
      I4 => \B_mantissa[2]_i_4_0\(5),
      I5 => sum_exponent224263_out,
      O => sum_exponent35582_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1_fp_equation_solver is
  port (
    axi_rez_22 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_done : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_c_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_start : in STD_LOGIC;
    axi_a_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_x_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_b_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_y_22 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_fp_equation_solver_0_1_fp_equation_solver : entity is "fp_equation_solver";
end design_1_fp_equation_solver_0_1_fp_equation_solver;

architecture STRUCTURE of design_1_fp_equation_solver_0_1_fp_equation_solver is
  signal A_exp0 : STD_LOGIC;
  signal A_mantissa : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal A_sgn_i_1_n_0 : STD_LOGIC;
  signal Adder_AX_BY_C_n_1 : STD_LOGIC;
  signal Adder_AX_BY_C_n_2 : STD_LOGIC;
  signal Adder_AX_BY_C_n_3 : STD_LOGIC;
  signal Adder_AX_BY_C_n_4 : STD_LOGIC;
  signal Adder_AX_BY_C_n_5 : STD_LOGIC;
  signal Adder_AX_BY_n_1 : STD_LOGIC;
  signal Adder_AX_BY_n_112 : STD_LOGIC;
  signal Adder_AX_BY_n_113 : STD_LOGIC;
  signal Adder_AX_BY_n_114 : STD_LOGIC;
  signal Adder_AX_BY_n_115 : STD_LOGIC;
  signal Adder_AX_BY_n_116 : STD_LOGIC;
  signal Adder_AX_BY_n_117 : STD_LOGIC;
  signal Adder_AX_BY_n_118 : STD_LOGIC;
  signal Adder_AX_BY_n_119 : STD_LOGIC;
  signal Adder_AX_BY_n_120 : STD_LOGIC;
  signal Adder_AX_BY_n_121 : STD_LOGIC;
  signal Adder_AX_BY_n_122 : STD_LOGIC;
  signal Adder_AX_BY_n_123 : STD_LOGIC;
  signal Adder_AX_BY_n_124 : STD_LOGIC;
  signal Adder_AX_BY_n_125 : STD_LOGIC;
  signal Adder_AX_BY_n_126 : STD_LOGIC;
  signal Adder_AX_BY_n_127 : STD_LOGIC;
  signal Adder_AX_BY_n_128 : STD_LOGIC;
  signal Adder_AX_BY_n_129 : STD_LOGIC;
  signal Adder_AX_BY_n_130 : STD_LOGIC;
  signal Adder_AX_BY_n_131 : STD_LOGIC;
  signal Adder_AX_BY_n_132 : STD_LOGIC;
  signal Adder_AX_BY_n_133 : STD_LOGIC;
  signal Adder_AX_BY_n_134 : STD_LOGIC;
  signal Adder_AX_BY_n_135 : STD_LOGIC;
  signal Adder_AX_BY_n_136 : STD_LOGIC;
  signal Adder_AX_BY_n_137 : STD_LOGIC;
  signal Adder_AX_BY_n_138 : STD_LOGIC;
  signal Adder_AX_BY_n_139 : STD_LOGIC;
  signal Adder_AX_BY_n_140 : STD_LOGIC;
  signal Adder_AX_BY_n_141 : STD_LOGIC;
  signal Adder_AX_BY_n_142 : STD_LOGIC;
  signal Adder_AX_BY_n_143 : STD_LOGIC;
  signal Adder_AX_BY_n_144 : STD_LOGIC;
  signal Adder_AX_BY_n_145 : STD_LOGIC;
  signal Adder_AX_BY_n_146 : STD_LOGIC;
  signal Adder_AX_BY_n_147 : STD_LOGIC;
  signal Adder_AX_BY_n_148 : STD_LOGIC;
  signal Adder_AX_BY_n_149 : STD_LOGIC;
  signal Adder_AX_BY_n_3 : STD_LOGIC;
  signal Adder_AX_BY_n_4 : STD_LOGIC;
  signal Adder_AX_BY_n_5 : STD_LOGIC;
  signal Adder_AX_BY_n_6 : STD_LOGIC;
  signal Adder_AX_BY_n_68 : STD_LOGIC;
  signal Adder_AX_BY_n_7 : STD_LOGIC;
  signal Adder_AX_BY_n_97 : STD_LOGIC;
  signal B_mantissa : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal B_sgn : STD_LOGIC;
  signal B_sgn_i_1_n_0 : STD_LOGIC;
  signal Multiplier_AX_n_0 : STD_LOGIC;
  signal Multiplier_AX_n_1 : STD_LOGIC;
  signal Multiplier_AX_n_10 : STD_LOGIC;
  signal Multiplier_AX_n_12 : STD_LOGIC;
  signal Multiplier_AX_n_13 : STD_LOGIC;
  signal Multiplier_AX_n_14 : STD_LOGIC;
  signal Multiplier_AX_n_15 : STD_LOGIC;
  signal Multiplier_AX_n_2 : STD_LOGIC;
  signal Multiplier_AX_n_3 : STD_LOGIC;
  signal Multiplier_AX_n_5 : STD_LOGIC;
  signal Multiplier_AX_n_6 : STD_LOGIC;
  signal Multiplier_AX_n_7 : STD_LOGIC;
  signal Multiplier_AX_n_8 : STD_LOGIC;
  signal Multiplier_AX_n_9 : STD_LOGIC;
  signal Multiplier_BY_n_0 : STD_LOGIC;
  signal Multiplier_BY_n_1 : STD_LOGIC;
  signal Multiplier_BY_n_10 : STD_LOGIC;
  signal Multiplier_BY_n_11 : STD_LOGIC;
  signal Multiplier_BY_n_12 : STD_LOGIC;
  signal Multiplier_BY_n_3 : STD_LOGIC;
  signal Multiplier_BY_n_4 : STD_LOGIC;
  signal Multiplier_BY_n_5 : STD_LOGIC;
  signal Multiplier_BY_n_6 : STD_LOGIC;
  signal Multiplier_BY_n_7 : STD_LOGIC;
  signal Multiplier_BY_n_8 : STD_LOGIC;
  signal add_done_1 : STD_LOGIC;
  signal add_done_2 : STD_LOGIC;
  signal carry14281_out : STD_LOGIC;
  signal carry14281_out_12 : STD_LOGIC;
  signal carry14284_out : STD_LOGIC;
  signal carry14284_out_0 : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal p_1_in1006_in : STD_LOGIC;
  signal p_1_in1006_in_47 : STD_LOGIC;
  signal p_1_in1238_in : STD_LOGIC;
  signal p_1_in1238_in_29 : STD_LOGIC;
  signal p_1_in144_in : STD_LOGIC;
  signal p_1_in144_in_36 : STD_LOGIC;
  signal p_1_in1470_in : STD_LOGIC;
  signal p_1_in1470_in_28 : STD_LOGIC;
  signal p_1_in1702_in : STD_LOGIC;
  signal p_1_in1702_in_7 : STD_LOGIC;
  signal p_1_in1934_in : STD_LOGIC;
  signal p_1_in1934_in_11 : STD_LOGIC;
  signal p_1_in2167_in : STD_LOGIC;
  signal p_1_in2167_in_9 : STD_LOGIC;
  signal p_1_in2399_in : STD_LOGIC;
  signal p_1_in2399_in_1 : STD_LOGIC;
  signal p_1_in5522_in : STD_LOGIC;
  signal p_1_in5522_in_37 : STD_LOGIC;
  signal p_1_in5525_in : STD_LOGIC;
  signal p_1_in5525_in_39 : STD_LOGIC;
  signal p_1_in5528_in : STD_LOGIC;
  signal p_1_in5528_in_38 : STD_LOGIC;
  signal p_1_in5531_in : STD_LOGIC;
  signal p_1_in5531_in_2 : STD_LOGIC;
  signal p_1_in5534_in : STD_LOGIC;
  signal p_1_in5534_in_41 : STD_LOGIC;
  signal p_1_in5537_in : STD_LOGIC;
  signal p_1_in5537_in_40 : STD_LOGIC;
  signal p_1_in5539_in : STD_LOGIC;
  signal p_1_in5539_in_3 : STD_LOGIC;
  signal p_1_in5541_in : STD_LOGIC;
  signal p_1_in5541_in_43 : STD_LOGIC;
  signal p_1_in5543_in : STD_LOGIC;
  signal p_1_in5543_in_42 : STD_LOGIC;
  signal p_1_in5545_in : STD_LOGIC;
  signal p_1_in5545_in_45 : STD_LOGIC;
  signal p_1_in5547_in : STD_LOGIC;
  signal p_1_in5547_in_44 : STD_LOGIC;
  signal p_1_in5549_in : STD_LOGIC;
  signal p_1_in5549_in_46 : STD_LOGIC;
  signal p_1_in5551_in : STD_LOGIC;
  signal p_1_in5551_in_33 : STD_LOGIC;
  signal p_1_in5553_in : STD_LOGIC;
  signal p_1_in5553_in_32 : STD_LOGIC;
  signal p_1_in5555_in : STD_LOGIC;
  signal p_1_in5555_in_30 : STD_LOGIC;
  signal p_1_in5557_in : STD_LOGIC;
  signal p_1_in5557_in_31 : STD_LOGIC;
  signal p_1_in5559_in : STD_LOGIC;
  signal p_1_in5559_in_49 : STD_LOGIC;
  signal p_1_in5561_in : STD_LOGIC;
  signal p_1_in5561_in_5 : STD_LOGIC;
  signal p_1_in5563_in : STD_LOGIC;
  signal p_1_in5563_in_4 : STD_LOGIC;
  signal p_1_in5565_in : STD_LOGIC;
  signal p_1_in5565_in_8 : STD_LOGIC;
  signal p_1_in5566_in : STD_LOGIC;
  signal p_1_in5566_in_6 : STD_LOGIC;
  signal p_1_in5570_in : STD_LOGIC;
  signal p_1_in5570_in_34 : STD_LOGIC;
  signal reg_a : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal reg_b : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal reg_c : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal reg_x : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal start : STD_LOGIC;
  signal sum : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sum_exponent10 : STD_LOGIC;
  signal sum_exponent103407_out : STD_LOGIC;
  signal sum_exponent103407_out_14 : STD_LOGIC;
  signal sum_exponent103410_out : STD_LOGIC;
  signal sum_exponent103410_out_16 : STD_LOGIC;
  signal sum_exponent103416_out : STD_LOGIC;
  signal sum_exponent103416_out_18 : STD_LOGIC;
  signal sum_exponent103419_out : STD_LOGIC;
  signal sum_exponent103419_out_20 : STD_LOGIC;
  signal sum_exponent103422_out : STD_LOGIC;
  signal sum_exponent103422_out_22 : STD_LOGIC;
  signal sum_exponent103425_out : STD_LOGIC;
  signal sum_exponent103425_out_24 : STD_LOGIC;
  signal sum_exponent104279_out : STD_LOGIC;
  signal sum_exponent104279_out_26 : STD_LOGIC;
  signal sum_exponent10_27 : STD_LOGIC;
  signal sum_exponent134275_out : STD_LOGIC;
  signal sum_exponent134275_out_25 : STD_LOGIC;
  signal sum_exponent164271_out : STD_LOGIC;
  signal sum_exponent164271_out_21 : STD_LOGIC;
  signal sum_exponent194267_out : STD_LOGIC;
  signal sum_exponent194267_out_23 : STD_LOGIC;
  signal sum_exponent2 : STD_LOGIC;
  signal sum_exponent224263_out : STD_LOGIC;
  signal sum_exponent224263_out_17 : STD_LOGIC;
  signal sum_exponent254259_out : STD_LOGIC;
  signal sum_exponent254259_out_19 : STD_LOGIC;
  signal sum_exponent284255_out : STD_LOGIC;
  signal sum_exponent284255_out_15 : STD_LOGIC;
  signal sum_exponent2_48 : STD_LOGIC;
  signal sum_exponent7235_out : STD_LOGIC;
  signal sum_exponent7235_out_10 : STD_LOGIC;
  signal sum_exponent8 : STD_LOGIC;
  signal sum_exponent8_35 : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal sum_sgn_50 : STD_LOGIC;
  signal \sum_sgn_i_1__0_n_0\ : STD_LOGIC;
  signal sum_sgn_i_1_n_0 : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal z_sign : STD_LOGIC;
  signal z_sign0 : STD_LOGIC;
  signal z_sign0_13 : STD_LOGIC;
  signal z_sign1 : STD_LOGIC;
  signal z_sign1_52 : STD_LOGIC;
  signal z_sign_51 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \done_i_1__0\ : label is "soft_lutpair395";
begin
A_sgn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => z_sign0_13,
      I1 => carry14284_out_0,
      I2 => z_sign,
      I3 => carry14281_out_12,
      I4 => A_exp0,
      I5 => Adder_AX_BY_n_1,
      O => A_sgn_i_1_n_0
    );
Adder_AX_BY: entity work.design_1_fp_equation_solver_0_1_fp_adder
     port map (
      A_exp0 => A_exp0,
      \A_exp_reg[0]_0\ => Multiplier_AX_n_3,
      \A_exp_reg[1]_0\ => Multiplier_AX_n_5,
      \A_exp_reg[2]_0\ => Multiplier_AX_n_6,
      \A_exp_reg[3]_0\ => Adder_AX_BY_n_130,
      \A_exp_reg[3]_1\ => Adder_AX_BY_n_132,
      \A_exp_reg[3]_2\ => Multiplier_AX_n_7,
      \A_exp_reg[4]_0\ => Multiplier_AX_n_8,
      \A_exp_reg[5]_0\ => Multiplier_AX_n_9,
      \A_exp_reg[6]_0\ => Multiplier_AX_n_10,
      \A_exp_reg[7]_0\ => Multiplier_AX_n_12,
      \A_mantissa_reg[0]_0\ => Adder_AX_BY_n_116,
      \A_mantissa_reg[0]_1\ => Adder_AX_BY_n_128,
      \A_mantissa_reg[11]_0\ => Adder_AX_BY_n_122,
      \A_mantissa_reg[13]_0\ => Adder_AX_BY_n_114,
      \A_mantissa_reg[14]_0\ => Adder_AX_BY_n_124,
      \A_mantissa_reg[15]_0\ => Multiplier_AX_n_14,
      \A_mantissa_reg[17]_0\ => Multiplier_AX_n_2,
      \A_mantissa_reg[19]_0\ => Multiplier_AX_n_15,
      \A_mantissa_reg[20]_0\(16) => A_mantissa(20),
      \A_mantissa_reg[20]_0\(15) => A_mantissa(18),
      \A_mantissa_reg[20]_0\(14) => A_mantissa(16),
      \A_mantissa_reg[20]_0\(13 downto 9) => A_mantissa(14 downto 10),
      \A_mantissa_reg[20]_0\(8 downto 0) => A_mantissa(8 downto 0),
      \A_mantissa_reg[21]_0\ => Multiplier_AX_n_1,
      \A_mantissa_reg[22]_0\ => Multiplier_AX_n_0,
      \A_mantissa_reg[3]_0\ => Adder_AX_BY_n_117,
      \A_mantissa_reg[5]_0\ => Adder_AX_BY_n_113,
      \A_mantissa_reg[9]_0\ => Multiplier_AX_n_13,
      A_sgn_reg_0 => Adder_AX_BY_n_1,
      A_sgn_reg_1 => A_sgn_i_1_n_0,
      A_sgn_reg_2(21 downto 0) => reg_a(31 downto 10),
      A_sgn_reg_3(21 downto 0) => reg_x(31 downto 10),
      \B_exp_reg[0]_0\ => Multiplier_BY_n_1,
      \B_exp_reg[1]_0\ => Multiplier_BY_n_3,
      \B_exp_reg[2]_0\ => Multiplier_BY_n_4,
      \B_exp_reg[3]_0\ => Adder_AX_BY_n_120,
      \B_exp_reg[3]_1\ => Adder_AX_BY_n_125,
      \B_exp_reg[3]_2\ => Multiplier_BY_n_5,
      \B_exp_reg[4]_0\ => Multiplier_BY_n_6,
      \B_exp_reg[5]_0\ => Multiplier_BY_n_7,
      \B_exp_reg[6]_0\ => Multiplier_BY_n_8,
      \B_exp_reg[7]_0\ => Multiplier_BY_n_10,
      \B_mantissa_reg[0]_0\ => Adder_AX_BY_n_143,
      \B_mantissa_reg[0]_1\ => Adder_AX_BY_n_147,
      \B_mantissa_reg[11]_0\ => Adder_AX_BY_n_141,
      \B_mantissa_reg[13]_0\ => Adder_AX_BY_n_140,
      \B_mantissa_reg[14]_0\ => Multiplier_BY_n_11,
      \B_mantissa_reg[15]_0\ => Adder_AX_BY_n_137,
      \B_mantissa_reg[17]_0\ => Adder_AX_BY_n_136,
      \B_mantissa_reg[19]_0\ => Adder_AX_BY_n_135,
      \B_mantissa_reg[1]_0\ => Adder_AX_BY_n_148,
      \B_mantissa_reg[20]_0\ => Multiplier_BY_n_12,
      \B_mantissa_reg[21]_0\ => Multiplier_BY_n_0,
      \B_mantissa_reg[22]_0\(19) => B_mantissa(22),
      \B_mantissa_reg[22]_0\(18 downto 14) => B_mantissa(19 downto 15),
      \B_mantissa_reg[22]_0\(13 downto 0) => B_mantissa(13 downto 0),
      \B_mantissa_reg[3]_0\ => Adder_AX_BY_n_142,
      \B_mantissa_reg[5]_0\ => Adder_AX_BY_n_138,
      B_sgn => B_sgn,
      B_sgn_reg_0 => B_sgn_i_1_n_0,
      B_sgn_reg_1(21 downto 0) => reg_b(31 downto 10),
      B_sgn_reg_2(21 downto 0) => y(31 downto 10),
      D(0) => Adder_AX_BY_n_3,
      \FSM_onehot_state_reg[1]_0\ => Adder_AX_BY_n_4,
      \FSM_onehot_state_reg[1]_1\ => Adder_AX_BY_n_112,
      \FSM_onehot_state_reg[1]_10\ => Adder_AX_BY_n_131,
      \FSM_onehot_state_reg[1]_11\ => Adder_AX_BY_n_133,
      \FSM_onehot_state_reg[1]_12\ => Adder_AX_BY_n_134,
      \FSM_onehot_state_reg[1]_13\ => Adder_AX_BY_n_139,
      \FSM_onehot_state_reg[1]_14\ => Adder_AX_BY_n_144,
      \FSM_onehot_state_reg[1]_15\ => Adder_AX_BY_n_145,
      \FSM_onehot_state_reg[1]_16\ => Adder_AX_BY_n_146,
      \FSM_onehot_state_reg[1]_17\(0) => Adder_AX_BY_C_n_4,
      \FSM_onehot_state_reg[1]_2\ => Adder_AX_BY_n_115,
      \FSM_onehot_state_reg[1]_3\ => Adder_AX_BY_n_118,
      \FSM_onehot_state_reg[1]_4\ => Adder_AX_BY_n_119,
      \FSM_onehot_state_reg[1]_5\ => Adder_AX_BY_n_121,
      \FSM_onehot_state_reg[1]_6\ => Adder_AX_BY_n_123,
      \FSM_onehot_state_reg[1]_7\ => Adder_AX_BY_n_126,
      \FSM_onehot_state_reg[1]_8\ => Adder_AX_BY_n_127,
      \FSM_onehot_state_reg[1]_9\ => Adder_AX_BY_n_129,
      Q(2) => Adder_AX_BY_n_5,
      Q(1) => Adder_AX_BY_n_6,
      Q(0) => Adder_AX_BY_n_7,
      add_done_1 => add_done_1,
      carry14281_out => carry14281_out_12,
      carry14281_out_37 => carry14281_out,
      carry14284_out => carry14284_out_0,
      carry14284_out_49 => carry14284_out,
      clk => clk,
      done_reg_0(0) => Adder_AX_BY_n_149,
      done_reg_1 => done_i_1_n_0,
      p_1_in1006_in => p_1_in1006_in_47,
      p_1_in1006_in_2 => p_1_in1006_in,
      p_1_in1238_in => p_1_in1238_in_29,
      p_1_in1238_in_20 => p_1_in1238_in,
      p_1_in144_in => p_1_in144_in_36,
      p_1_in144_in_13 => p_1_in144_in,
      p_1_in1470_in => p_1_in1470_in_28,
      p_1_in1470_in_21 => p_1_in1470_in,
      p_1_in1702_in => p_1_in1702_in_7,
      p_1_in1702_in_42 => p_1_in1702_in,
      p_1_in1934_in => p_1_in1934_in_11,
      p_1_in1934_in_38 => p_1_in1934_in,
      p_1_in2167_in => p_1_in2167_in_9,
      p_1_in2167_in_40 => p_1_in2167_in,
      p_1_in2399_in => p_1_in2399_in_1,
      p_1_in2399_in_48 => p_1_in2399_in,
      p_1_in5522_in => p_1_in5522_in_37,
      p_1_in5522_in_12 => p_1_in5522_in,
      p_1_in5525_in => p_1_in5525_in_39,
      p_1_in5525_in_10 => p_1_in5525_in,
      p_1_in5528_in => p_1_in5528_in_38,
      p_1_in5528_in_11 => p_1_in5528_in,
      p_1_in5531_in => p_1_in5531_in_2,
      p_1_in5531_in_47 => p_1_in5531_in,
      p_1_in5534_in => p_1_in5534_in_41,
      p_1_in5534_in_8 => p_1_in5534_in,
      p_1_in5537_in => p_1_in5537_in_40,
      p_1_in5537_in_9 => p_1_in5537_in,
      p_1_in5539_in => p_1_in5539_in_3,
      p_1_in5539_in_46 => p_1_in5539_in,
      p_1_in5541_in => p_1_in5541_in_43,
      p_1_in5541_in_6 => p_1_in5541_in,
      p_1_in5543_in => p_1_in5543_in_42,
      p_1_in5543_in_7 => p_1_in5543_in,
      p_1_in5545_in => p_1_in5545_in_45,
      p_1_in5545_in_4 => p_1_in5545_in,
      p_1_in5547_in => p_1_in5547_in_44,
      p_1_in5547_in_5 => p_1_in5547_in,
      p_1_in5549_in => p_1_in5549_in_46,
      p_1_in5549_in_3 => p_1_in5549_in,
      p_1_in5551_in => p_1_in5551_in_33,
      p_1_in5551_in_16 => p_1_in5551_in,
      p_1_in5553_in => p_1_in5553_in_32,
      p_1_in5553_in_17 => p_1_in5553_in,
      p_1_in5555_in => p_1_in5555_in_30,
      p_1_in5555_in_19 => p_1_in5555_in,
      p_1_in5557_in => p_1_in5557_in_31,
      p_1_in5557_in_18 => p_1_in5557_in,
      p_1_in5559_in => p_1_in5559_in_49,
      p_1_in5559_in_0 => p_1_in5559_in,
      p_1_in5561_in => p_1_in5561_in_5,
      p_1_in5561_in_44 => p_1_in5561_in,
      p_1_in5563_in => p_1_in5563_in_4,
      p_1_in5563_in_45 => p_1_in5563_in,
      p_1_in5565_in => p_1_in5565_in_8,
      p_1_in5565_in_41 => p_1_in5565_in,
      p_1_in5566_in => p_1_in5566_in_6,
      p_1_in5566_in_43 => p_1_in5566_in,
      p_1_in5570_in => p_1_in5570_in_34,
      p_1_in5570_in_15 => p_1_in5570_in,
      \reg_a_reg[22]\ => Adder_AX_BY_n_68,
      \reg_b_reg[22]\ => Adder_AX_BY_n_97,
      reset => reset,
      start => start,
      sum_exponent10 => sum_exponent10_27,
      sum_exponent103407_out => sum_exponent103407_out_14,
      sum_exponent103407_out_35 => sum_exponent103407_out,
      sum_exponent103410_out => sum_exponent103410_out_16,
      sum_exponent103410_out_33 => sum_exponent103410_out,
      sum_exponent103416_out => sum_exponent103416_out_18,
      sum_exponent103416_out_31 => sum_exponent103416_out,
      sum_exponent103419_out => sum_exponent103419_out_20,
      sum_exponent103419_out_29 => sum_exponent103419_out,
      sum_exponent103422_out => sum_exponent103422_out_22,
      sum_exponent103422_out_27 => sum_exponent103422_out,
      sum_exponent103425_out => sum_exponent103425_out_24,
      sum_exponent103425_out_25 => sum_exponent103425_out,
      sum_exponent104279_out => sum_exponent104279_out_26,
      sum_exponent104279_out_23 => sum_exponent104279_out,
      sum_exponent10_22 => sum_exponent10,
      sum_exponent134275_out => sum_exponent134275_out_25,
      sum_exponent134275_out_24 => sum_exponent134275_out,
      sum_exponent164271_out => sum_exponent164271_out_21,
      sum_exponent164271_out_28 => sum_exponent164271_out,
      sum_exponent194267_out => sum_exponent194267_out_23,
      sum_exponent194267_out_26 => sum_exponent194267_out,
      sum_exponent2 => sum_exponent2_48,
      sum_exponent224263_out => sum_exponent224263_out_17,
      sum_exponent224263_out_32 => sum_exponent224263_out,
      sum_exponent254259_out => sum_exponent254259_out_19,
      sum_exponent254259_out_30 => sum_exponent254259_out,
      sum_exponent284255_out => sum_exponent284255_out_15,
      sum_exponent284255_out_34 => sum_exponent284255_out,
      sum_exponent2_1 => sum_exponent2,
      sum_exponent7235_out => sum_exponent7235_out_10,
      sum_exponent7235_out_39 => sum_exponent7235_out,
      sum_exponent8 => sum_exponent8_35,
      sum_exponent8_14 => sum_exponent8,
      \sum_reg[31]_0\(31 downto 0) => sum(31 downto 0),
      sum_sgn => sum_sgn,
      sum_sgn_reg_0 => sum_sgn_i_1_n_0,
      z_sign0 => z_sign0_13,
      z_sign0_36 => z_sign0,
      z_sign1 => z_sign1,
      z_sign1_50 => z_sign1_52
    );
Adder_AX_BY_C: entity work.design_1_fp_equation_solver_0_1_fp_adder_0
     port map (
      A_sgn_reg_0(31 downto 0) => sum(31 downto 0),
      D(0) => Adder_AX_BY_C_n_1,
      \FSM_onehot_state_reg[1]_0\ => Adder_AX_BY_C_n_5,
      \FSM_onehot_state_reg[1]_1\(0) => Adder_AX_BY_n_149,
      \FSM_onehot_state_reg[4]_0\(2) => Adder_AX_BY_C_n_2,
      \FSM_onehot_state_reg[4]_0\(1) => Adder_AX_BY_C_n_3,
      \FSM_onehot_state_reg[4]_0\(0) => Adder_AX_BY_C_n_4,
      Q(21 downto 0) => reg_c(31 downto 10),
      add_done_1 => add_done_1,
      add_done_2 => add_done_2,
      axi_rez_22(21 downto 0) => axi_rez_22(21 downto 0),
      clk => clk,
      done_reg_0 => \done_i_1__0_n_0\,
      reset => reset,
      sum_sgn => sum_sgn_50,
      sum_sgn_reg_0 => \sum_sgn_i_1__0_n_0\
    );
B_sgn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => z_sign0,
      I1 => carry14284_out,
      I2 => z_sign_51,
      I3 => carry14281_out,
      I4 => A_exp0,
      I5 => B_sgn,
      O => B_sgn_i_1_n_0
    );
Multiplier_AX: entity work.design_1_fp_equation_solver_0_1_multiplier_organised
     port map (
      \A_mantissa[13]_i_6_0\ => Adder_AX_BY_n_68,
      \A_mantissa[2]_i_4_0\(8 downto 0) => reg_a(30 downto 22),
      \A_mantissa_reg[0]\(0) => Adder_AX_BY_n_7,
      \A_mantissa_reg[0]_0\ => Adder_AX_BY_n_128,
      \A_mantissa_reg[10]\ => Adder_AX_BY_n_118,
      \A_mantissa_reg[11]\ => Adder_AX_BY_n_122,
      \A_mantissa_reg[12]\ => Adder_AX_BY_n_123,
      \A_mantissa_reg[13]\ => Adder_AX_BY_n_114,
      \A_mantissa_reg[14]\ => Adder_AX_BY_n_124,
      \A_mantissa_reg[16]\ => Adder_AX_BY_n_125,
      \A_mantissa_reg[18]\ => Adder_AX_BY_n_126,
      \A_mantissa_reg[1]\ => Adder_AX_BY_n_115,
      \A_mantissa_reg[20]\ => Adder_AX_BY_n_127,
      \A_mantissa_reg[2]\ => Adder_AX_BY_n_116,
      \A_mantissa_reg[3]\ => Adder_AX_BY_n_117,
      \A_mantissa_reg[4]\ => Adder_AX_BY_n_112,
      \A_mantissa_reg[5]\ => Adder_AX_BY_n_113,
      \A_mantissa_reg[6]\ => Adder_AX_BY_n_121,
      \A_mantissa_reg[7]\ => Adder_AX_BY_n_119,
      \A_mantissa_reg[8]\ => Adder_AX_BY_n_120,
      \FSM_onehot_state_reg[0]\(16) => A_mantissa(20),
      \FSM_onehot_state_reg[0]\(15) => A_mantissa(18),
      \FSM_onehot_state_reg[0]\(14) => A_mantissa(16),
      \FSM_onehot_state_reg[0]\(13 downto 9) => A_mantissa(14 downto 10),
      \FSM_onehot_state_reg[0]\(8 downto 0) => A_mantissa(8 downto 0),
      Q(7 downto 0) => reg_x(30 downto 23),
      carry14281_out => carry14281_out_12,
      carry14284_out => carry14284_out_0,
      p_1_in1006_in => p_1_in1006_in_47,
      p_1_in1238_in => p_1_in1238_in_29,
      p_1_in144_in => p_1_in144_in_36,
      p_1_in1470_in => p_1_in1470_in_28,
      p_1_in1702_in => p_1_in1702_in_7,
      p_1_in1934_in => p_1_in1934_in_11,
      p_1_in2167_in => p_1_in2167_in_9,
      p_1_in2399_in => p_1_in2399_in_1,
      p_1_in5522_in => p_1_in5522_in_37,
      p_1_in5525_in => p_1_in5525_in_39,
      p_1_in5528_in => p_1_in5528_in_38,
      p_1_in5531_in => p_1_in5531_in_2,
      p_1_in5534_in => p_1_in5534_in_41,
      p_1_in5537_in => p_1_in5537_in_40,
      p_1_in5539_in => p_1_in5539_in_3,
      p_1_in5541_in => p_1_in5541_in_43,
      p_1_in5543_in => p_1_in5543_in_42,
      p_1_in5545_in => p_1_in5545_in_45,
      p_1_in5547_in => p_1_in5547_in_44,
      p_1_in5549_in => p_1_in5549_in_46,
      p_1_in5551_in => p_1_in5551_in_33,
      p_1_in5553_in => p_1_in5553_in_32,
      p_1_in5555_in => p_1_in5555_in_30,
      p_1_in5557_in => p_1_in5557_in_31,
      p_1_in5559_in => p_1_in5559_in_49,
      p_1_in5561_in => p_1_in5561_in_5,
      p_1_in5563_in => p_1_in5563_in_4,
      p_1_in5565_in => p_1_in5565_in_8,
      p_1_in5566_in => p_1_in5566_in_6,
      p_1_in5570_in => p_1_in5570_in_34,
      \reg_a_reg[17]\ => Multiplier_AX_n_2,
      \reg_a_reg[20]\ => Multiplier_AX_n_1,
      \reg_a_reg[22]\ => Multiplier_AX_n_0,
      \reg_a_reg[23]\ => Multiplier_AX_n_6,
      \reg_a_reg[30]\ => Multiplier_AX_n_8,
      \reg_a_reg[30]_0\ => Multiplier_AX_n_10,
      \reg_a_reg[30]_1\ => Multiplier_AX_n_12,
      \reg_x_reg[12]\ => Multiplier_AX_n_13,
      \reg_x_reg[12]_0\ => Multiplier_AX_n_14,
      \reg_x_reg[12]_1\ => Multiplier_AX_n_15,
      \reg_x_reg[23]\ => Multiplier_AX_n_3,
      \reg_x_reg[24]\ => Multiplier_AX_n_5,
      \reg_x_reg[26]\ => Multiplier_AX_n_7,
      \reg_x_reg[28]\ => Multiplier_AX_n_9,
      sum_exponent10 => sum_exponent10_27,
      sum_exponent103407_out => sum_exponent103407_out_14,
      sum_exponent103410_out => sum_exponent103410_out_16,
      sum_exponent103416_out => sum_exponent103416_out_18,
      sum_exponent103419_out => sum_exponent103419_out_20,
      sum_exponent103422_out => sum_exponent103422_out_22,
      sum_exponent103425_out => sum_exponent103425_out_24,
      sum_exponent104279_out => sum_exponent104279_out_26,
      sum_exponent134275_out => sum_exponent134275_out_25,
      sum_exponent164271_out => sum_exponent164271_out_21,
      sum_exponent194267_out => sum_exponent194267_out_23,
      sum_exponent2 => sum_exponent2_48,
      sum_exponent224263_out => sum_exponent224263_out_17,
      sum_exponent254259_out => sum_exponent254259_out_19,
      sum_exponent284255_out => sum_exponent284255_out_15,
      sum_exponent7235_out => sum_exponent7235_out_10,
      sum_exponent8 => sum_exponent8_35,
      z_sign => z_sign,
      z_sign0 => z_sign0_13,
      z_sign1 => z_sign1
    );
Multiplier_BY: entity work.design_1_fp_equation_solver_0_1_multiplier_organised_1
     port map (
      \B_mantissa[13]_i_6_0\ => Adder_AX_BY_n_97,
      \B_mantissa[2]_i_4_0\(8 downto 0) => reg_b(30 downto 22),
      \B_mantissa_reg[0]\(0) => Adder_AX_BY_n_7,
      \B_mantissa_reg[0]_0\ => Adder_AX_BY_n_147,
      \B_mantissa_reg[10]\ => Adder_AX_BY_n_131,
      \B_mantissa_reg[11]\ => Adder_AX_BY_n_141,
      \B_mantissa_reg[12]\ => Adder_AX_BY_n_139,
      \B_mantissa_reg[13]\ => Adder_AX_BY_n_140,
      \B_mantissa_reg[15]\ => Adder_AX_BY_n_137,
      \B_mantissa_reg[16]\ => Adder_AX_BY_n_132,
      \B_mantissa_reg[17]\ => Adder_AX_BY_n_136,
      \B_mantissa_reg[18]\ => Adder_AX_BY_n_134,
      \B_mantissa_reg[19]\ => Adder_AX_BY_n_135,
      \B_mantissa_reg[1]\ => Adder_AX_BY_n_148,
      \B_mantissa_reg[22]\ => Adder_AX_BY_n_133,
      \B_mantissa_reg[2]\ => Adder_AX_BY_n_143,
      \B_mantissa_reg[3]\ => Adder_AX_BY_n_142,
      \B_mantissa_reg[4]\ => Adder_AX_BY_n_144,
      \B_mantissa_reg[5]\ => Adder_AX_BY_n_138,
      \B_mantissa_reg[6]\ => Adder_AX_BY_n_145,
      \B_mantissa_reg[7]\ => Adder_AX_BY_n_146,
      \B_mantissa_reg[8]\ => Adder_AX_BY_n_130,
      \B_mantissa_reg[9]\ => Adder_AX_BY_n_129,
      \FSM_onehot_state_reg[0]\(19) => B_mantissa(22),
      \FSM_onehot_state_reg[0]\(18 downto 14) => B_mantissa(19 downto 15),
      \FSM_onehot_state_reg[0]\(13 downto 0) => B_mantissa(13 downto 0),
      Q(7 downto 0) => y(30 downto 23),
      carry14281_out => carry14281_out,
      carry14284_out => carry14284_out,
      p_1_in1006_in => p_1_in1006_in,
      p_1_in1238_in => p_1_in1238_in,
      p_1_in144_in => p_1_in144_in,
      p_1_in1470_in => p_1_in1470_in,
      p_1_in1702_in => p_1_in1702_in,
      p_1_in1934_in => p_1_in1934_in,
      p_1_in2167_in => p_1_in2167_in,
      p_1_in2399_in => p_1_in2399_in,
      p_1_in5522_in => p_1_in5522_in,
      p_1_in5525_in => p_1_in5525_in,
      p_1_in5528_in => p_1_in5528_in,
      p_1_in5531_in => p_1_in5531_in,
      p_1_in5534_in => p_1_in5534_in,
      p_1_in5537_in => p_1_in5537_in,
      p_1_in5539_in => p_1_in5539_in,
      p_1_in5541_in => p_1_in5541_in,
      p_1_in5543_in => p_1_in5543_in,
      p_1_in5545_in => p_1_in5545_in,
      p_1_in5547_in => p_1_in5547_in,
      p_1_in5549_in => p_1_in5549_in,
      p_1_in5551_in => p_1_in5551_in,
      p_1_in5553_in => p_1_in5553_in,
      p_1_in5555_in => p_1_in5555_in,
      p_1_in5557_in => p_1_in5557_in,
      p_1_in5559_in => p_1_in5559_in,
      p_1_in5561_in => p_1_in5561_in,
      p_1_in5563_in => p_1_in5563_in,
      p_1_in5565_in => p_1_in5565_in,
      p_1_in5566_in => p_1_in5566_in,
      p_1_in5570_in => p_1_in5570_in,
      \reg_b_reg[20]\ => Multiplier_BY_n_0,
      \reg_b_reg[23]\ => Multiplier_BY_n_4,
      \reg_b_reg[30]\ => Multiplier_BY_n_6,
      \reg_b_reg[30]_0\ => Multiplier_BY_n_8,
      \reg_b_reg[30]_1\ => Multiplier_BY_n_10,
      \reg_y_reg[12]\ => Multiplier_BY_n_11,
      \reg_y_reg[12]_0\ => Multiplier_BY_n_12,
      \reg_y_reg[23]\ => Multiplier_BY_n_1,
      \reg_y_reg[24]\ => Multiplier_BY_n_3,
      \reg_y_reg[26]\ => Multiplier_BY_n_5,
      \reg_y_reg[28]\ => Multiplier_BY_n_7,
      sum_exponent10 => sum_exponent10,
      sum_exponent103407_out => sum_exponent103407_out,
      sum_exponent103410_out => sum_exponent103410_out,
      sum_exponent103416_out => sum_exponent103416_out,
      sum_exponent103419_out => sum_exponent103419_out,
      sum_exponent103422_out => sum_exponent103422_out,
      sum_exponent103425_out => sum_exponent103425_out,
      sum_exponent104279_out => sum_exponent104279_out,
      sum_exponent134275_out => sum_exponent134275_out,
      sum_exponent164271_out => sum_exponent164271_out,
      sum_exponent194267_out => sum_exponent194267_out,
      sum_exponent2 => sum_exponent2,
      sum_exponent224263_out => sum_exponent224263_out,
      sum_exponent254259_out => sum_exponent254259_out,
      sum_exponent284255_out => sum_exponent284255_out,
      sum_exponent7235_out => sum_exponent7235_out,
      sum_exponent8 => sum_exponent8,
      z_sign => z_sign_51,
      z_sign0 => z_sign0,
      z_sign1 => z_sign1_52
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start,
      I1 => Adder_AX_BY_n_5,
      I2 => add_done_1,
      O => done_i_1_n_0
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_done_1,
      I1 => Adder_AX_BY_C_n_2,
      I2 => add_done_2,
      O => \done_i_1__0_n_0\
    );
\reg_a_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(0),
      Q => reg_a(10)
    );
\reg_a_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(1),
      Q => reg_a(11)
    );
\reg_a_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(2),
      Q => reg_a(12)
    );
\reg_a_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(3),
      Q => reg_a(13)
    );
\reg_a_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(4),
      Q => reg_a(14)
    );
\reg_a_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(5),
      Q => reg_a(15)
    );
\reg_a_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(6),
      Q => reg_a(16)
    );
\reg_a_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(7),
      Q => reg_a(17)
    );
\reg_a_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(8),
      Q => reg_a(18)
    );
\reg_a_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(9),
      Q => reg_a(19)
    );
\reg_a_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(10),
      Q => reg_a(20)
    );
\reg_a_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(11),
      Q => reg_a(21)
    );
\reg_a_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(12),
      Q => reg_a(22)
    );
\reg_a_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(13),
      Q => reg_a(23)
    );
\reg_a_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(14),
      Q => reg_a(24)
    );
\reg_a_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(15),
      Q => reg_a(25)
    );
\reg_a_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(16),
      Q => reg_a(26)
    );
\reg_a_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(17),
      Q => reg_a(27)
    );
\reg_a_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(18),
      Q => reg_a(28)
    );
\reg_a_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(19),
      Q => reg_a(29)
    );
\reg_a_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(20),
      Q => reg_a(30)
    );
\reg_a_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_a_22(21),
      Q => reg_a(31)
    );
\reg_b_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(0),
      Q => reg_b(10)
    );
\reg_b_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(1),
      Q => reg_b(11)
    );
\reg_b_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(2),
      Q => reg_b(12)
    );
\reg_b_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(3),
      Q => reg_b(13)
    );
\reg_b_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(4),
      Q => reg_b(14)
    );
\reg_b_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(5),
      Q => reg_b(15)
    );
\reg_b_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(6),
      Q => reg_b(16)
    );
\reg_b_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(7),
      Q => reg_b(17)
    );
\reg_b_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(8),
      Q => reg_b(18)
    );
\reg_b_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(9),
      Q => reg_b(19)
    );
\reg_b_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(10),
      Q => reg_b(20)
    );
\reg_b_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(11),
      Q => reg_b(21)
    );
\reg_b_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(12),
      Q => reg_b(22)
    );
\reg_b_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(13),
      Q => reg_b(23)
    );
\reg_b_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(14),
      Q => reg_b(24)
    );
\reg_b_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(15),
      Q => reg_b(25)
    );
\reg_b_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(16),
      Q => reg_b(26)
    );
\reg_b_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(17),
      Q => reg_b(27)
    );
\reg_b_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(18),
      Q => reg_b(28)
    );
\reg_b_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(19),
      Q => reg_b(29)
    );
\reg_b_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(20),
      Q => reg_b(30)
    );
\reg_b_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_b_22(21),
      Q => reg_b(31)
    );
\reg_c_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(0),
      Q => reg_c(10)
    );
\reg_c_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(1),
      Q => reg_c(11)
    );
\reg_c_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(2),
      Q => reg_c(12)
    );
\reg_c_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(3),
      Q => reg_c(13)
    );
\reg_c_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(4),
      Q => reg_c(14)
    );
\reg_c_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(5),
      Q => reg_c(15)
    );
\reg_c_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(6),
      Q => reg_c(16)
    );
\reg_c_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(7),
      Q => reg_c(17)
    );
\reg_c_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(8),
      Q => reg_c(18)
    );
\reg_c_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(9),
      Q => reg_c(19)
    );
\reg_c_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(10),
      Q => reg_c(20)
    );
\reg_c_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(11),
      Q => reg_c(21)
    );
\reg_c_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(12),
      Q => reg_c(22)
    );
\reg_c_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(13),
      Q => reg_c(23)
    );
\reg_c_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(14),
      Q => reg_c(24)
    );
\reg_c_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(15),
      Q => reg_c(25)
    );
\reg_c_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(16),
      Q => reg_c(26)
    );
\reg_c_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(17),
      Q => reg_c(27)
    );
\reg_c_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(18),
      Q => reg_c(28)
    );
\reg_c_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(19),
      Q => reg_c(29)
    );
\reg_c_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(20),
      Q => reg_c(30)
    );
\reg_c_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_c_22(21),
      Q => reg_c(31)
    );
reg_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => add_done_2,
      Q => axi_done
    );
reg_start_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_start,
      Q => start
    );
\reg_x_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(0),
      Q => reg_x(10)
    );
\reg_x_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(1),
      Q => reg_x(11)
    );
\reg_x_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(2),
      Q => reg_x(12)
    );
\reg_x_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(3),
      Q => reg_x(13)
    );
\reg_x_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(4),
      Q => reg_x(14)
    );
\reg_x_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(5),
      Q => reg_x(15)
    );
\reg_x_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(6),
      Q => reg_x(16)
    );
\reg_x_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(7),
      Q => reg_x(17)
    );
\reg_x_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(8),
      Q => reg_x(18)
    );
\reg_x_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(9),
      Q => reg_x(19)
    );
\reg_x_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(10),
      Q => reg_x(20)
    );
\reg_x_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(11),
      Q => reg_x(21)
    );
\reg_x_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(12),
      Q => reg_x(22)
    );
\reg_x_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(13),
      Q => reg_x(23)
    );
\reg_x_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(14),
      Q => reg_x(24)
    );
\reg_x_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(15),
      Q => reg_x(25)
    );
\reg_x_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(16),
      Q => reg_x(26)
    );
\reg_x_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(17),
      Q => reg_x(27)
    );
\reg_x_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(18),
      Q => reg_x(28)
    );
\reg_x_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(19),
      Q => reg_x(29)
    );
\reg_x_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(20),
      Q => reg_x(30)
    );
\reg_x_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_x_22(21),
      Q => reg_x(31)
    );
\reg_y_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(0),
      Q => y(10)
    );
\reg_y_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(1),
      Q => y(11)
    );
\reg_y_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(2),
      Q => y(12)
    );
\reg_y_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(3),
      Q => y(13)
    );
\reg_y_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(4),
      Q => y(14)
    );
\reg_y_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(5),
      Q => y(15)
    );
\reg_y_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(6),
      Q => y(16)
    );
\reg_y_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(7),
      Q => y(17)
    );
\reg_y_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(8),
      Q => y(18)
    );
\reg_y_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(9),
      Q => y(19)
    );
\reg_y_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(10),
      Q => y(20)
    );
\reg_y_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(11),
      Q => y(21)
    );
\reg_y_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(12),
      Q => y(22)
    );
\reg_y_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(13),
      Q => y(23)
    );
\reg_y_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(14),
      Q => y(24)
    );
\reg_y_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(15),
      Q => y(25)
    );
\reg_y_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(16),
      Q => y(26)
    );
\reg_y_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(17),
      Q => y(27)
    );
\reg_y_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(18),
      Q => y(28)
    );
\reg_y_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(19),
      Q => y(29)
    );
\reg_y_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(20),
      Q => y(30)
    );
\reg_y_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => axi_y_22(21),
      Q => y(31)
    );
sum_sgn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAB00A8"
    )
        port map (
      I0 => sum_sgn,
      I1 => Adder_AX_BY_n_4,
      I2 => Adder_AX_BY_n_6,
      I3 => reset,
      I4 => Adder_AX_BY_n_3,
      O => sum_sgn_i_1_n_0
    );
\sum_sgn_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAB00A8"
    )
        port map (
      I0 => sum_sgn_50,
      I1 => Adder_AX_BY_C_n_5,
      I2 => Adder_AX_BY_C_n_3,
      I3 => reset,
      I4 => Adder_AX_BY_C_n_1,
      O => \sum_sgn_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_fp_equation_solver_0_1 is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_a_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_b_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_c_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_x_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_y_22 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    axi_start : in STD_LOGIC;
    axi_done : out STD_LOGIC;
    axi_rez_22 : out STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_fp_equation_solver_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_fp_equation_solver_0_1 : entity is "design_1_fp_equation_solver_0_1,fp_equation_solver,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_fp_equation_solver_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_fp_equation_solver_0_1 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_fp_equation_solver_0_1 : entity is "fp_equation_solver,Vivado 2024.1";
end design_1_fp_equation_solver_0_1;

architecture STRUCTURE of design_1_fp_equation_solver_0_1 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.design_1_fp_equation_solver_0_1_fp_equation_solver
     port map (
      axi_a_22(21 downto 0) => axi_a_22(21 downto 0),
      axi_b_22(21 downto 0) => axi_b_22(21 downto 0),
      axi_c_22(21 downto 0) => axi_c_22(21 downto 0),
      axi_done => axi_done,
      axi_rez_22(21 downto 0) => axi_rez_22(21 downto 0),
      axi_start => axi_start,
      axi_x_22(21 downto 0) => axi_x_22(21 downto 0),
      axi_y_22(21 downto 0) => axi_y_22(21 downto 0),
      clk => clk,
      reset => reset
    );
end STRUCTURE;
