FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CSMD0805$I12$B";
2"UN$1$CSMD0805$I11$B";
3"UN$1$CSMD0805$I11$A";
4"TTL_OUT";
5"ECL_OUT_N";
6"UN$1$CSMD0805$I10$A";
7"UN$1$CSMD0805$I10$B";
8"UN$1$CSMD0805$I9$A";
9"ECL_IN_N";
10"ECL_OUT_P";
11"TTL_IN";
12"ECL_IN_P";
%"MC10H125"
"1","(-1375,3575)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"7;
"GND"6;
"VEE"8;
"Q4"0;
"Q3"0;
"Q2"0;
"Q1"4;
"D4* \B"0;
"D3* \B"0;
"D2* \B"0;
"D1* \B"9;
"D4"0;
"D3"0;
"D2"0;
"D1"12;
"VBB"0;
%"CSMD0805"
"1","(-1250,4050)","0","capacitors","I10";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"7;
"A<0>"6;
%"CSMD0805"
"1","(-1550,2075)","0","capacitors","I11";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"2;
"A<0>"3;
%"CSMD0805"
"1","(-1025,2075)","0","capacitors","I12";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"1;
"A<0>"2;
%"MC10H124"
"1","(-1250,2550)","0","ecl","I2";
;
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"0;
"GND"2;
"VCC"3;
"VEE"1;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"5;
"D_OUT"0;
"C_OUT"0;
"B_OUT"0;
"A_OUT"10;
"D_IN"0;
"C_IN"0;
"B_IN"0;
"A_IN"11;
%"INPORT"
"1","(-2100,3775)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-2100,3725)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-2100,2800)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"OUTPORT"
"1","(-400,2800)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(-400,2850)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(-475,3725)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"CSMD0805"
"1","(-1600,4050)","0","capacitors","I9";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"6;
"A<0>"8;
END.
