<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1612' type='bool llvm::TargetInstrInfo::hasLowDefLatency(const llvm::TargetSchedModel &amp; SchedModel, const llvm::MachineInstr &amp; DefMI, unsigned int DefIdx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1610'>/// Compute operand latency of a def of &apos;Reg&apos;. Return true
  /// if the target considered it &apos;low&apos;.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1173' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1165' ll='1175' type='bool llvm::TargetInstrInfo::hasLowDefLatency(const llvm::TargetSchedModel &amp; SchedModel, const llvm::MachineInstr &amp; DefMI, unsigned int DefIdx) const'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4794' c='_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='326' c='_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
