$date
	Wed Jan 14 06:04:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jkff $end
$var wire 1 ! clk $end
$var wire 1 " j $end
$var wire 1 # k $end
$var wire 1 $ rst $end
$var reg 1 % q $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
z#
z"
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0!
0$
#30000
1#
0"
x%
1!
#35000
0!
#40000
0%
1!
#41000
1"
#45000
0!
#50000
1%
1!
#55000
0!
#60000
0%
1!
#61000
0"
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
#91000
1"
#95000
0!
#100000
1%
1!
#101000
0#
0"
#105000
0!
#110000
1!
#111000
1"
#115000
0!
#120000
1!
#125000
0!
#130000
1!
#131000
1#
0"
#135000
0!
#140000
0%
1!
#141000
0#
1"
#145000
0!
#150000
1%
1!
#155000
0!
#160000
1!
#161000
0"
#165000
0!
#170000
1!
#171000
1#
1"
#175000
0!
#180000
0%
1!
#181000
0#
0"
#185000
0!
#190000
1!
#191000
1"
#195000
0!
#200000
1%
1!
#201000
0"
#205000
0!
#210000
1!
#215000
0!
#220000
1!
#225000
0!
#230000
1!
#231001
