{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671373703249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671373703250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 21:28:23 2022 " "Processing started: Sun Dec 18 21:28:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671373703250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373703250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JudiForUs -c JudiForUs " "Command: quartus_map --read_settings_files=on --write_settings_files=off JudiForUs -c JudiForUs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373703250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671373703441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671373703441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_function.vhd 2 0 " "Found 2 design units, including 0 entities, in source file slot_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slot_Function " "Found design unit 1: Slot_Function" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373710154 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Slot_Function-body " "Found design unit 2: Slot_Function-body" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373710154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710154 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Data_Input.vhd " "Can't analyze file -- file Data_Input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671373710155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "judiforus.vhd 2 1 " "Using design file judiforus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JudiForUs-rtl " "Found design unit 1: JudiForUs-rtl" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373710176 ""} { "Info" "ISGN_ENTITY_NAME" "1 JudiForUs " "Found entity 1: JudiForUs" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671373710176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671373710176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JudiForUs " "Elaborating entity \"JudiForUs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671373710177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "see_coin judiforus.vhd(32) " "Verilog HDL or VHDL warning at judiforus.vhd(32): object \"see_coin\" assigned a value but never read" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "see_gain judiforus.vhd(33) " "Verilog HDL or VHDL warning at judiforus.vhd(33): object \"see_gain\" assigned a value but never read" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset judiforus.vhd(42) " "VHDL Process Statement warning at judiforus.vhd(42): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "costCoin judiforus.vhd(49) " "VHDL Variable Declaration warning at judiforus.vhd(49): used initial value expression for variable \"costCoin\" because variable was never assigned a value" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 49 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Slot judiforus.vhd(64) " "VHDL Process Statement warning at judiforus.vhd(64): signal \"Slot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Top_up judiforus.vhd(69) " "VHDL Process Statement warning at judiforus.vhd(69): signal \"Top_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671373710179 "|JudiForUs"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "r Slot_Function.vhd(19) " "VHDL Variable Declaration warning at Slot_Function.vhd(19): used initial value expression for variable \"r\" because variable was never assigned a value" {  } { { "Slot_Function.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/Slot_Function.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671373710180 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Coin judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Coin\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710181 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gain judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Gain\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710181 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Slot judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Slot\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710182 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak1 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak1\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710182 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak2 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak2\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710182 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acak3 judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"acak3\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710182 "|JudiForUs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Get_Prize judiforus.vhd(48) " "VHDL Process Statement warning at judiforus.vhd(48): inferring latch(es) for signal or variable \"Get_Prize\", which holds its previous value in one or more paths through the process" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671373710182 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[0\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710184 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[1\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710184 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[2\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710184 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[3\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[4\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[5\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[6\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[7\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[8\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[9\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[10\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[11\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[12\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[13\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[14\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[15\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[16\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[17\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[18\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[19\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[20\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[21\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[22\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[23\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[24\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[25\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[26\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[27\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[28\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[29\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[30\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Get_Prize\[31\] judiforus.vhd(48) " "Inferred latch for \"Get_Prize\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710185 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[0\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[0\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[1\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[1\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[0\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[1\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slot\[2\]\[2\] judiforus.vhd(48) " "Inferred latch for \"Slot\[2\]\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[0\] judiforus.vhd(48) " "Inferred latch for \"Gain\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[1\] judiforus.vhd(48) " "Inferred latch for \"Gain\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[2\] judiforus.vhd(48) " "Inferred latch for \"Gain\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[3\] judiforus.vhd(48) " "Inferred latch for \"Gain\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[4\] judiforus.vhd(48) " "Inferred latch for \"Gain\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[5\] judiforus.vhd(48) " "Inferred latch for \"Gain\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[6\] judiforus.vhd(48) " "Inferred latch for \"Gain\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[7\] judiforus.vhd(48) " "Inferred latch for \"Gain\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[8\] judiforus.vhd(48) " "Inferred latch for \"Gain\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[9\] judiforus.vhd(48) " "Inferred latch for \"Gain\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[10\] judiforus.vhd(48) " "Inferred latch for \"Gain\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[11\] judiforus.vhd(48) " "Inferred latch for \"Gain\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[12\] judiforus.vhd(48) " "Inferred latch for \"Gain\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[13\] judiforus.vhd(48) " "Inferred latch for \"Gain\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[14\] judiforus.vhd(48) " "Inferred latch for \"Gain\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[15\] judiforus.vhd(48) " "Inferred latch for \"Gain\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[16\] judiforus.vhd(48) " "Inferred latch for \"Gain\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[17\] judiforus.vhd(48) " "Inferred latch for \"Gain\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[18\] judiforus.vhd(48) " "Inferred latch for \"Gain\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[19\] judiforus.vhd(48) " "Inferred latch for \"Gain\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710186 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[20\] judiforus.vhd(48) " "Inferred latch for \"Gain\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[21\] judiforus.vhd(48) " "Inferred latch for \"Gain\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[22\] judiforus.vhd(48) " "Inferred latch for \"Gain\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[23\] judiforus.vhd(48) " "Inferred latch for \"Gain\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[24\] judiforus.vhd(48) " "Inferred latch for \"Gain\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[25\] judiforus.vhd(48) " "Inferred latch for \"Gain\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[26\] judiforus.vhd(48) " "Inferred latch for \"Gain\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[27\] judiforus.vhd(48) " "Inferred latch for \"Gain\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[28\] judiforus.vhd(48) " "Inferred latch for \"Gain\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[29\] judiforus.vhd(48) " "Inferred latch for \"Gain\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[30\] judiforus.vhd(48) " "Inferred latch for \"Gain\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gain\[31\] judiforus.vhd(48) " "Inferred latch for \"Gain\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[0\] judiforus.vhd(48) " "Inferred latch for \"Coin\[0\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[1\] judiforus.vhd(48) " "Inferred latch for \"Coin\[1\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[2\] judiforus.vhd(48) " "Inferred latch for \"Coin\[2\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[3\] judiforus.vhd(48) " "Inferred latch for \"Coin\[3\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[4\] judiforus.vhd(48) " "Inferred latch for \"Coin\[4\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[5\] judiforus.vhd(48) " "Inferred latch for \"Coin\[5\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[6\] judiforus.vhd(48) " "Inferred latch for \"Coin\[6\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[7\] judiforus.vhd(48) " "Inferred latch for \"Coin\[7\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[8\] judiforus.vhd(48) " "Inferred latch for \"Coin\[8\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[9\] judiforus.vhd(48) " "Inferred latch for \"Coin\[9\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[10\] judiforus.vhd(48) " "Inferred latch for \"Coin\[10\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710187 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[11\] judiforus.vhd(48) " "Inferred latch for \"Coin\[11\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[12\] judiforus.vhd(48) " "Inferred latch for \"Coin\[12\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[13\] judiforus.vhd(48) " "Inferred latch for \"Coin\[13\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[14\] judiforus.vhd(48) " "Inferred latch for \"Coin\[14\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[15\] judiforus.vhd(48) " "Inferred latch for \"Coin\[15\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[16\] judiforus.vhd(48) " "Inferred latch for \"Coin\[16\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[17\] judiforus.vhd(48) " "Inferred latch for \"Coin\[17\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[18\] judiforus.vhd(48) " "Inferred latch for \"Coin\[18\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[19\] judiforus.vhd(48) " "Inferred latch for \"Coin\[19\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[20\] judiforus.vhd(48) " "Inferred latch for \"Coin\[20\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[21\] judiforus.vhd(48) " "Inferred latch for \"Coin\[21\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[22\] judiforus.vhd(48) " "Inferred latch for \"Coin\[22\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[23\] judiforus.vhd(48) " "Inferred latch for \"Coin\[23\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[24\] judiforus.vhd(48) " "Inferred latch for \"Coin\[24\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[25\] judiforus.vhd(48) " "Inferred latch for \"Coin\[25\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[26\] judiforus.vhd(48) " "Inferred latch for \"Coin\[26\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[27\] judiforus.vhd(48) " "Inferred latch for \"Coin\[27\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[28\] judiforus.vhd(48) " "Inferred latch for \"Coin\[28\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710188 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[29\] judiforus.vhd(48) " "Inferred latch for \"Coin\[29\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[30\] judiforus.vhd(48) " "Inferred latch for \"Coin\[30\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Coin\[31\] judiforus.vhd(48) " "Inferred latch for \"Coin\[31\]\" at judiforus.vhd(48)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Present.S3 judiforus.vhd(40) " "Can't infer register for \"Present.S3\" at judiforus.vhd(40) because it does not hold its value outside the clock edge" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present.S3 judiforus.vhd(38) " "Inferred latch for \"Present.S3\" at judiforus.vhd(38)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Present.S2 judiforus.vhd(40) " "Can't infer register for \"Present.S2\" at judiforus.vhd(40) because it does not hold its value outside the clock edge" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present.S2 judiforus.vhd(38) " "Inferred latch for \"Present.S2\" at judiforus.vhd(38)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Present.S1 judiforus.vhd(40) " "Can't infer register for \"Present.S1\" at judiforus.vhd(40) because it does not hold its value outside the clock edge" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present.S1 judiforus.vhd(38) " "Inferred latch for \"Present.S1\" at judiforus.vhd(38)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Present.S0 judiforus.vhd(40) " "Can't infer register for \"Present.S0\" at judiforus.vhd(40) because it does not hold its value outside the clock edge" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present.S0 judiforus.vhd(38) " "Inferred latch for \"Present.S0\" at judiforus.vhd(38)" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710189 "|JudiForUs"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "judiforus.vhd(40) " "HDL error at judiforus.vhd(40): couldn't implement registers for assignments on this clock edge" {  } { { "judiforus.vhd" "" { Text "C:/PSD_Sem3/Quartus proyek akhir/judiforus.vhd" 40 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1671373710190 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671373710191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671373710271 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 18 21:28:30 2022 " "Processing ended: Sun Dec 18 21:28:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671373710271 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671373710271 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671373710271 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710271 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671373710862 ""}
