[Inputs]
CLK
RST
[Outputs]
=OUT[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel DOWNCOUNTER_4BIT_FPGA

