
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v
# synth_design -part xc7z020clg484-3 -top aes_ip -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top aes_ip -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13466 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.703 ; gain = 54.895 ; free physical = 248709 ; free virtual = 316443
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_ip' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:76]
INFO: [Synth 8-6157] synthesizing module 'host_interface' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1763]
	Parameter AES_CR bound to: 4'b0000 
	Parameter AES_SR bound to: 4'b0001 
	Parameter AES_DINR bound to: 4'b0010 
	Parameter AES_DOUTR bound to: 4'b0011 
	Parameter AES_KEYR0 bound to: 4'b0100 
	Parameter AES_KEYR1 bound to: 4'b0101 
	Parameter AES_KEYR2 bound to: 4'b0110 
	Parameter AES_KEYR3 bound to: 4'b0111 
	Parameter AES_IVR0 bound to: 4'b1000 
	Parameter AES_IVR1 bound to: 4'b1001 
	Parameter AES_IVR2 bound to: 4'b1010 
	Parameter AES_IVR3 bound to: 4'b1011 
	Parameter ENCRYPTION bound to: 2'b00 
	Parameter KEY_DERIVATION bound to: 2'b01 
	Parameter DECRYPTION bound to: 2'b10 
	Parameter DECRYP_W_DERIV bound to: 2'b11 
	Parameter ECB bound to: 2'b00 
	Parameter CBC bound to: 2'b01 
	Parameter CTR bound to: 2'b10 
	Parameter AES_CR_RESET bound to: 13'b0000000000000 
	Parameter AES_SR_RESET bound to: 3'b000 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
	Parameter IDLE bound to: 3'b000 
	Parameter INPUT bound to: 3'b001 
	Parameter START bound to: 3'b010 
	Parameter WAIT bound to: 3'b011 
	Parameter OUTPUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1998]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2029]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2114]
INFO: [Synth 8-6155] done synthesizing module 'host_interface' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1763]
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:253]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1055]
	Parameter COL_0 bound to: 3'b000 
	Parameter COL_1 bound to: 3'b001 
	Parameter COL_2 bound to: 3'b010 
	Parameter COL_3 bound to: 3'b011 
	Parameter G_FUNCTION bound to: 3'b100 
	Parameter COL bound to: 2'b00 
	Parameter MIXCOL_IN bound to: 2'b01 
	Parameter MIXCOL_OUT bound to: 2'b10 
	Parameter KEY_0 bound to: 2'b00 
	Parameter KEY_1 bound to: 2'b01 
	Parameter KEY_2 bound to: 2'b10 
	Parameter KEY_3 bound to: 2'b11 
	Parameter SHIFT_ROWS bound to: 2'b00 
	Parameter ADD_RK_OUT bound to: 2'b01 
	Parameter INPUT bound to: 2'b10 
	Parameter KEY_HOST bound to: 1'b0 
	Parameter KEY_OUT bound to: 1'b1 
	Parameter KEY_DIS bound to: 4'b0000 
	Parameter EN_KEY_0 bound to: 4'b0001 
	Parameter EN_KEY_1 bound to: 4'b0010 
	Parameter EN_KEY_2 bound to: 4'b0100 
	Parameter EN_KEY_3 bound to: 4'b1000 
	Parameter KEY_ALL bound to: 4'b1111 
	Parameter COL_DIS bound to: 4'b0000 
	Parameter EN_COL_0 bound to: 4'b0001 
	Parameter EN_COL_1 bound to: 4'b0010 
	Parameter EN_COL_2 bound to: 4'b0100 
	Parameter EN_COL_3 bound to: 4'b1000 
	Parameter COL_ALL bound to: 4'b1111 
	Parameter IV_CNT bound to: 1'b1 
	Parameter IV_BUS bound to: 1'b0 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'data_swap' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1647]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NO_SWAP bound to: 2'b00 
	Parameter HALF_WORD_SWAP bound to: 2'b01 
	Parameter BYTE_SWAP bound to: 2'b10 
	Parameter BIT_SWAP bound to: 2'b11 
	Parameter TYPES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_swap' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1647]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1336]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2905]
	Parameter BUS_WIDTH bound to: 128 - type: integer 
	Parameter ST_WORD bound to: 8 - type: integer 
	Parameter ST_LINE bound to: 4 - type: integer 
	Parameter ST_COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2905]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1381]
INFO: [Synth 8-6157] synthesizing module 'sBox' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2477]
	Parameter SBOX_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sBox_8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2578]
	Parameter ENC bound to: 1 - type: integer 
	Parameter DEC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sBox_8' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2578]
INFO: [Synth 8-6155] done synthesizing module 'sBox' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2477]
INFO: [Synth 8-6157] synthesizing module 'key_expander' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2226]
	Parameter KEY_WIDTH bound to: 32 - type: integer 
	Parameter KEY_NUM bound to: 4 - type: integer 
	Parameter WORD bound to: 8 - type: integer 
	Parameter ROUNDS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_expander' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2226]
INFO: [Synth 8-6157] synthesizing module 'mix_columns' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2406]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mix_columns' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:2406]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1484]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:1055]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:452]
	Parameter AES_CR bound to: 4'b0000 
	Parameter AES_SR bound to: 4'b0001 
	Parameter AES_DINR bound to: 4'b0010 
	Parameter AES_DOUTR bound to: 4'b0011 
	Parameter AES_KEYR0 bound to: 4'b0100 
	Parameter AES_KEYR1 bound to: 4'b0101 
	Parameter AES_KEYR2 bound to: 4'b0110 
	Parameter AES_KEYR3 bound to: 4'b0111 
	Parameter AES_IVR0 bound to: 4'b1000 
	Parameter AES_IVR1 bound to: 4'b1001 
	Parameter AES_IVR2 bound to: 4'b1010 
	Parameter AES_IVR3 bound to: 4'b1011 
	Parameter ENCRYPTION bound to: 2'b00 
	Parameter KEY_DERIVATION bound to: 2'b01 
	Parameter DECRYPTION bound to: 2'b10 
	Parameter DECRYP_W_DERIV bound to: 2'b11 
	Parameter ECB bound to: 2'b00 
	Parameter CBC bound to: 2'b01 
	Parameter CTR bound to: 2'b10 
	Parameter COL_0 bound to: 3'b000 
	Parameter COL_1 bound to: 3'b001 
	Parameter COL_2 bound to: 3'b010 
	Parameter COL_3 bound to: 3'b011 
	Parameter G_FUNCTION bound to: 3'b100 
	Parameter COL bound to: 2'b00 
	Parameter MIXCOL_IN bound to: 2'b01 
	Parameter MIXCOL_OUT bound to: 2'b10 
	Parameter KEY_0 bound to: 2'b00 
	Parameter KEY_1 bound to: 2'b01 
	Parameter KEY_2 bound to: 2'b10 
	Parameter KEY_3 bound to: 2'b11 
	Parameter SHIFT_ROWS bound to: 2'b00 
	Parameter ADD_RK_OUT bound to: 2'b01 
	Parameter INPUT bound to: 2'b10 
	Parameter KEY_HOST bound to: 1'b0 
	Parameter KEY_OUT bound to: 1'b1 
	Parameter KEY_DIS bound to: 4'b0000 
	Parameter EN_KEY_0 bound to: 4'b0001 
	Parameter EN_KEY_1 bound to: 4'b0010 
	Parameter EN_KEY_2 bound to: 4'b0100 
	Parameter EN_KEY_3 bound to: 4'b1000 
	Parameter KEY_ALL bound to: 4'b1111 
	Parameter COL_DIS bound to: 4'b0000 
	Parameter EN_COL_0 bound to: 4'b0001 
	Parameter EN_COL_1 bound to: 4'b0010 
	Parameter EN_COL_2 bound to: 4'b0100 
	Parameter EN_COL_3 bound to: 4'b1000 
	Parameter COL_ALL bound to: 4'b1111 
	Parameter IV_CNT bound to: 1'b1 
	Parameter IV_BUS bound to: 1'b0 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
	Parameter NUMBER_ROUND bound to: 4'b1010 
	Parameter NUMBER_ROUND_INC bound to: 4'b1011 
	Parameter INITIAL_ROUND bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0000 
	Parameter ROUND0_COL0 bound to: 4'b0001 
	Parameter ROUND0_COL1 bound to: 4'b0010 
	Parameter ROUND0_COL2 bound to: 4'b0011 
	Parameter ROUND0_COL3 bound to: 4'b0100 
	Parameter ROUND_KEY0 bound to: 4'b0101 
	Parameter ROUND_COL0 bound to: 4'b0110 
	Parameter ROUND_COL1 bound to: 4'b0111 
	Parameter ROUND_COL2 bound to: 4'b1000 
	Parameter ROUND_COL3 bound to: 4'b1001 
	Parameter READY bound to: 4'b1010 
	Parameter GEN_KEY0 bound to: 4'b1011 
	Parameter GEN_KEY1 bound to: 4'b1100 
	Parameter GEN_KEY2 bound to: 4'b1101 
	Parameter GEN_KEY3 bound to: 4'b1110 
	Parameter NOP bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:655]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:784]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:452]
INFO: [Synth 8-6155] done synthesizing module 'aes_core' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:253]
INFO: [Synth 8-6155] done synthesizing module 'aes_ip' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v:76]
WARNING: [Synth 8-3917] design aes_ip has port PREADY driven by constant 1
WARNING: [Synth 8-3917] design aes_ip has port PSLVERR driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.469 ; gain = 101.660 ; free physical = 248670 ; free virtual = 316411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.469 ; gain = 101.660 ; free physical = 248613 ; free virtual = 316353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.465 ; gain = 109.656 ; free physical = 248613 ; free virtual = 316353
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'host_interface'
INFO: [Synth 8-5544] ROM "first_block_clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_core" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "access_permission" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "key_derivation_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_count_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bypass_key_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bypass_rk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sbox_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_comp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   INPUT |                              010 |                              001
                   START |                              001 |                              010
                    WAIT |                              011 |                              011
                  OUTPUT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'host_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0101 |                             0000
                GEN_KEY0 |                             0110 |                             1011
                GEN_KEY1 |                             0111 |                             1100
                GEN_KEY2 |                             1111 |                             1101
                GEN_KEY3 |                             1110 |                             1110
             ROUND0_COL3 |                             0001 |                             0100
             ROUND0_COL2 |                             0000 |                             0011
             ROUND0_COL1 |                             0010 |                             0010
             ROUND0_COL0 |                             0011 |                             0001
              ROUND_KEY0 |                             0100 |                             0101
                     NOP |                             1101 |                             1111
              ROUND_COL3 |                             1100 |                             1001
                   READY |                             1000 |                             1010
              ROUND_COL2 |                             1010 |                             1000
              ROUND_COL1 |                             1001 |                             0111
              ROUND_COL0 |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.543 ; gain = 162.734 ; free physical = 248264 ; free virtual = 316008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 15    
	   4 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 20    
	   3 Input      2 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 217   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	                4 Bit    Wide XORs := 8     
	                2 Bit    Wide XORs := 32    
+---Registers : 
	               32 Bit    Registers := 25    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 39    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module host_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 6     
Module data_swap 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module sBox_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 54    
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module key_expander 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
Module mix_columns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 25    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design aes_ip has port PREADY driven by constant 1
WARNING: [Synth 8-3917] design aes_ip has port PSLVERR driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1797.777 ; gain = 350.969 ; free physical = 246833 ; free virtual = 314581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1797.781 ; gain = 350.973 ; free physical = 246818 ; free virtual = 314565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.793 ; gain = 366.984 ; free physical = 246731 ; free virtual = 314478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246711 ; free virtual = 314458
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246708 ; free virtual = 314456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246716 ; free virtual = 314463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246716 ; free virtual = 314463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246706 ; free virtual = 314453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246707 ; free virtual = 314454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |   186|
|4     |LUT3   |   195|
|5     |LUT4   |   217|
|6     |LUT5   |   353|
|7     |LUT6   |  1272|
|8     |FDCE   |   821|
|9     |FDPE   |    11|
|10    |FDRE   |    80|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------+------+
|      |Instance                  |Module         |Cells |
+------+--------------------------+---------------+------+
|1     |top                       |               |  3144|
|2     |  AES_CORE                |aes_core       |  2848|
|3     |    AES_CORE_CONTROL_UNIT |control_unit   |   971|
|4     |    AES_CORE_DATAPATH     |datapath       |  1876|
|5     |      SBOX                |sBox           |   440|
|6     |        \SBOX[0]          |sBox_8         |   108|
|7     |        \SBOX[1]          |sBox_8_1       |   108|
|8     |        \SBOX[2]          |sBox_8_2       |   109|
|9     |        \SBOX[3]          |sBox_8_3       |   115|
|10    |      SWAP_IN             |data_swap      |    32|
|11    |      SWAP_OUT            |data_swap_0    |    32|
|12    |  HOST_INTERFACE          |host_interface |   294|
+------+--------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246706 ; free virtual = 314453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.797 ; gain = 366.988 ; free physical = 246708 ; free virtual = 314455
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1813.801 ; gain = 366.988 ; free physical = 246718 ; free virtual = 314466
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.969 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1875.969 ; gain = 429.258 ; free physical = 246551 ; free virtual = 314298
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.613 ; gain = 548.645 ; free physical = 245333 ; free virtual = 313084
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.613 ; gain = 0.000 ; free physical = 245333 ; free virtual = 313084
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.625 ; gain = 0.000 ; free physical = 245327 ; free virtual = 313081
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2564.902 ; gain = 0.004 ; free physical = 245068 ; free virtual = 312816

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4a0b7d76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 245071 ; free virtual = 312819

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4a0b7d76

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 245030 ; free virtual = 312778
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4a0b7d76

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 245026 ; free virtual = 312774
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 28632c04

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 245021 ; free virtual = 312768
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 28632c04

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312765
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244947 ; free virtual = 312694
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244942 ; free virtual = 312689
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244940 ; free virtual = 312688
Ending Logic Optimization Task | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244954 ; free virtual = 312702

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244947 ; free virtual = 312695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244947 ; free virtual = 312694

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244946 ; free virtual = 312694
Ending Netlist Obfuscation Task | Checksum: 12e87e0fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.902 ; gain = 0.000 ; free physical = 244945 ; free virtual = 312692
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2564.902 ; gain = 0.004 ; free physical = 244944 ; free virtual = 312691
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12e87e0fc
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module aes_ip ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2596.898 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312613
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.819 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2612.895 ; gain = 15.996 ; free physical = 244840 ; free virtual = 312587
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2795.070 ; gain = 198.172 ; free physical = 244819 ; free virtual = 312567
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.086 ; gain = 26.016 ; free physical = 244966 ; free virtual = 312713
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.086 ; gain = 224.188 ; free physical = 244966 ; free virtual = 312713

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245011 ; free virtual = 312758


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design aes_ip ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 9 accepted clusters 9

Number of Slice Registers augmented: 4 newly gated: 4 Total: 912
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/14 RAMS dropped: 0/0 Clusters dropped: 0/9 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f68042b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244912 ; free virtual = 312659
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f68042b1
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 256.184 ; free physical = 244977 ; free virtual = 312724
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28773272 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: da1baf25

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245021 ; free virtual = 312769
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: da1baf25

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245023 ; free virtual = 312771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 122515537

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245021 ; free virtual = 312769
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 7242f87f

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245022 ; free virtual = 312769
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9b1cfe26

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245018 ; free virtual = 312766

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312764
Ending Netlist Obfuscation Task | Checksum: 9b1cfe26

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245012 ; free virtual = 312759
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244978 ; free virtual = 312726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ca38cd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244977 ; free virtual = 312725
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244983 ; free virtual = 312731

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9dbb8260

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244977 ; free virtual = 312724

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c448ed89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244960 ; free virtual = 312708

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c448ed89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244959 ; free virtual = 312706
Phase 1 Placer Initialization | Checksum: c448ed89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244960 ; free virtual = 312708

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 128642b86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244910 ; free virtual = 312657

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244911 ; free virtual = 312659

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1736bb98c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244908 ; free virtual = 312656
Phase 2 Global Placement | Checksum: ce262abd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244911 ; free virtual = 312659

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce262abd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244910 ; free virtual = 312658

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2602d1ca4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244890 ; free virtual = 312638

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a180dbb3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244889 ; free virtual = 312637

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1804065dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244889 ; free virtual = 312637

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2567b67f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244855 ; free virtual = 312603

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ef4cee48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244848 ; free virtual = 312596

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2080d4833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244849 ; free virtual = 312597
Phase 3 Detail Placement | Checksum: 2080d4833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244849 ; free virtual = 312597

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176367a37

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 176367a37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244823 ; free virtual = 312574
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.178. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a0d134df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244822 ; free virtual = 312571
Phase 4.1 Post Commit Optimization | Checksum: a0d134df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244819 ; free virtual = 312569

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a0d134df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244815 ; free virtual = 312566

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a0d134df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244809 ; free virtual = 312561

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244809 ; free virtual = 312561
Phase 4.4 Final Placement Cleanup | Checksum: 11366c4ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244807 ; free virtual = 312560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11366c4ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312554
Ending Placer Task | Checksum: eedc97cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244809 ; free virtual = 312557
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244805 ; free virtual = 312553
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244751 ; free virtual = 312499
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244746 ; free virtual = 312494
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 244724 ; free virtual = 312477
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 71fe58f4 ConstDB: 0 ShapeSum: 7cde3ed7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "PCLK" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "PWDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWRITE" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWRITE". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PSEL" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PSEL". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PENABLE" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PENABLE". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PRESETn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PRESETn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 151202a78

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245866 ; free virtual = 313614
Post Restoration Checksum: NetGraph: b82ab10d NumContArr: 98f5796b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 151202a78

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245860 ; free virtual = 313608

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 151202a78

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245821 ; free virtual = 313568

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 151202a78

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245820 ; free virtual = 313568
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d5d342d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245762 ; free virtual = 313510
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.595  | TNS=0.000  | WHS=0.089  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10b00f981

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245742 ; free virtual = 313489

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c5346edc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245712 ; free virtual = 313459

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 717
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.672  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17ee8144c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245690 ; free virtual = 313442
Phase 4 Rip-up And Reroute | Checksum: 17ee8144c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17ee8144c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245685 ; free virtual = 313438

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ee8144c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313436
Phase 5 Delay and Skew Optimization | Checksum: 17ee8144c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313436

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1955407c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245698 ; free virtual = 313446
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.672  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1955407c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245706 ; free virtual = 313454
Phase 6 Post Hold Fix | Checksum: 1955407c3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245706 ; free virtual = 313453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.572124 %
  Global Horizontal Routing Utilization  = 0.903398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d988868d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313458

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d988868d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313448

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f604ef8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245686 ; free virtual = 313433

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.672  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f604ef8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245686 ; free virtual = 313434
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245716 ; free virtual = 313464

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313463
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245713 ; free virtual = 313461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245708 ; free virtual = 313458
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 245714 ; free virtual = 313467
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2821.086 ; gain = 0.000 ; free physical = 246868 ; free virtual = 314610
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:48:20 2022...
