#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028597991a60 .scope module, "ntt_tb" "ntt_tb" 2 4;
 .timescale -9 -12;
v0000028597a21760_0 .var "clk", 0 0;
v0000028597a225c0_0 .var "mode", 1 0;
v0000028597a200e0_0 .var "ram_r_start_offset_A", 7 0;
v0000028597a21da0_0 .var "ram_r_start_offset_B", 7 0;
v0000028597a20b80_0 .net "ram_raddr", 7 0, L_000002859797d6c0;  1 drivers
v0000028597a209a0_0 .var "ram_rdata", 95 0;
v0000028597a20860_0 .var "ram_w_start_offset", 7 0;
v0000028597a20220_0 .net "ram_waddr", 7 0, L_000002859797d110;  1 drivers
v0000028597a21580_0 .net "ram_wdata", 95 0, L_0000028597aa02b0;  1 drivers
v0000028597a20360_0 .net "ram_wen", 0 0, v0000028597a207c0_0;  1 drivers
v0000028597a20e00_0 .var "rst", 0 0;
v0000028597a20f40_0 .var "start", 0 0;
S_0000028597992550 .scope module, "NTT_UT" "ntt_processor" 2 17, 3 6 0, S_0000028597991a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 1 "add_or_sub";
    .port_info 5 /INPUT 8 "r_start_offset_A";
    .port_info 6 /INPUT 8 "r_start_offset_B";
    .port_info 7 /INPUT 8 "w_data_addr_offset";
    .port_info 8 /INPUT 96 "r_data";
    .port_info 9 /OUTPUT 96 "w_data";
    .port_info 10 /OUTPUT 8 "w_data_addr";
    .port_info 11 /OUTPUT 8 "r_data_addr";
    .port_info 12 /OUTPUT 1 "w_data_en";
P_00000285977b4430 .param/l "FINISH" 0 3 80, +C4<00000000000000000000000000000010>;
P_00000285977b4468 .param/l "PROCESSING" 0 3 79, +C4<00000000000000000000000000000001>;
P_00000285977b44a0 .param/l "START" 0 3 78, +C4<00000000000000000000000000000000>;
L_000002859797d6c0 .functor BUFZ 8, v0000028597a223e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002859797d110 .functor BUFZ 8, v0000028597a22840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002859797e4c0 .functor OR 1, L_0000028597aa1c50, L_0000028597a9fdb0, C4<0>, C4<0>;
L_000002859797d7a0 .functor OR 1, L_0000028597aa1110, L_0000028597aa12f0, C4<0>, C4<0>;
v0000028597a27b60_0 .net "ROM_r_data", 95 0, L_000002859797e300;  1 drivers
v0000028597a27f20_0 .net *"_ivl_10", 0 0, L_0000028597a9fdb0;  1 drivers
v0000028597a27fc0_0 .net *"_ivl_12", 0 0, L_000002859797e4c0;  1 drivers
v0000028597a278e0_0 .net *"_ivl_14", 7 0, L_0000028597a9fef0;  1 drivers
L_0000028597a2b4e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028597a27980_0 .net *"_ivl_17", 2 0, L_0000028597a2b4e8;  1 drivers
v0000028597a27ac0_0 .net *"_ivl_18", 7 0, L_0000028597aa20b0;  1 drivers
L_0000028597a2b530 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028597a20d60_0 .net/2u *"_ivl_22", 1 0, L_0000028597a2b530;  1 drivers
v0000028597a216c0_0 .net *"_ivl_24", 0 0, L_0000028597aa1110;  1 drivers
L_0000028597a2b578 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a218a0_0 .net/2u *"_ivl_26", 1 0, L_0000028597a2b578;  1 drivers
v0000028597a21440_0 .net *"_ivl_28", 0 0, L_0000028597aa12f0;  1 drivers
v0000028597a20720_0 .net *"_ivl_30", 0 0, L_000002859797d7a0;  1 drivers
v0000028597a22700_0 .net *"_ivl_32", 31 0, L_0000028597aa05d0;  1 drivers
L_0000028597a2b5c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a21120_0 .net *"_ivl_35", 29 0, L_0000028597a2b5c0;  1 drivers
L_0000028597a2b608 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000028597a21080_0 .net/2u *"_ivl_36", 31 0, L_0000028597a2b608;  1 drivers
v0000028597a20540_0 .net *"_ivl_38", 0 0, L_0000028597aa0670;  1 drivers
L_0000028597a2b458 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028597a22520_0 .net/2u *"_ivl_4", 1 0, L_0000028597a2b458;  1 drivers
v0000028597a20cc0_0 .net *"_ivl_40", 95 0, L_0000028597aa0b70;  1 drivers
v0000028597a205e0_0 .net *"_ivl_6", 0 0, L_0000028597aa1c50;  1 drivers
L_0000028597a2b4a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a219e0_0 .net/2u *"_ivl_8", 1 0, L_0000028597a2b4a0;  1 drivers
o000002859799f1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028597a22200_0 .net "add_or_sub", 0 0, o000002859799f1a8;  0 drivers
v0000028597a22340_0 .net "but_result", 95 0, L_0000028597aa08f0;  1 drivers
v0000028597a21d00_0 .net "clk", 0 0, v0000028597a21760_0;  1 drivers
v0000028597a20fe0_0 .var "clk_counter", 7 0;
v0000028597a21bc0_0 .net "coef_addr", 6 0, v0000028597931a20_0;  1 drivers
v0000028597a20180_0 .net "coef_reg", 23 0, L_0000028597aa07b0;  1 drivers
v0000028597a21800_0 .var "in_buf_load", 0 0;
v0000028597a20900_0 .var "in_buf_pre_load", 0 0;
v0000028597a20a40_0 .var "in_data_reg", 95 0;
v0000028597a21940_0 .net "mode", 1 0, v0000028597a225c0_0;  1 drivers
v0000028597a22660_0 .var "ntt_counter", 7 0;
v0000028597a20ea0_0 .var "ntt_stage", 2 0;
v0000028597a202c0_0 .var "ntt_type", 0 0;
v0000028597a222a0_0 .net "r_addr", 4 0, v0000028597933dc0_0;  1 drivers
v0000028597a223e0_0 .var "r_addr_reg", 7 0;
v0000028597a21a80_0 .net "r_addr_wire", 4 0, L_0000028597a9f9f0;  1 drivers
v0000028597a22480_0 .net "r_data", 95 0, v0000028597a209a0_0;  1 drivers
v0000028597a211c0_0 .net "r_data_addr", 7 0, L_000002859797d6c0;  alias, 1 drivers
v0000028597a21b20_0 .net "r_start_offset_A", 7 0, v0000028597a200e0_0;  1 drivers
v0000028597a20680_0 .net "r_start_offset_B", 7 0, v0000028597a21da0_0;  1 drivers
v0000028597a21c60_0 .net "rst", 0 0, v0000028597a20e00_0;  1 drivers
v0000028597a204a0_0 .var "stage", 1 0;
v0000028597a21260_0 .net "start", 0 0, v0000028597a20f40_0;  1 drivers
v0000028597a20c20_0 .var "temp_stage", 1 0;
v0000028597a214e0_0 .net "w_addr", 4 0, v0000028597931fc0_0;  1 drivers
v0000028597a22840_0 .var "w_addr_reg", 7 0;
v0000028597a20ae0_0 .net "w_data", 95 0, L_0000028597aa02b0;  alias, 1 drivers
v0000028597a227a0_0 .net "w_data_addr", 7 0, L_000002859797d110;  alias, 1 drivers
v0000028597a220c0_0 .net "w_data_addr_offset", 7 0, v0000028597a200e0_0;  alias, 1 drivers
v0000028597a207c0_0 .var "w_data_en", 0 0;
E_0000028597968f30/0 .event anyedge, v0000028597a204a0_0, v0000028597a21260_0, v0000028597a22480_0, v00000285979333c0_0;
E_0000028597968f30/1 .event anyedge, v0000028597a21b20_0, v0000028597a21b20_0, v00000285979318e0_0, v0000028597931fc0_0;
E_0000028597968f30/2 .event anyedge, v0000028597a27e80_0, v0000028597933dc0_0, v0000028597a20680_0;
E_0000028597968f30 .event/or E_0000028597968f30/0, E_0000028597968f30/1, E_0000028597968f30/2;
E_00000285979698b0 .event anyedge, v00000285979318e0_0, v00000285979333c0_0, v0000028597a204a0_0, v0000028597a22200_0;
L_0000028597aa1c50 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b458;
L_0000028597a9fdb0 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b4a0;
L_0000028597a9fef0 .concat [ 5 3 0 0], v0000028597933dc0_0, L_0000028597a2b4e8;
L_0000028597aa20b0 .functor MUXZ 8, L_0000028597a9fef0, v0000028597a22840_0, L_000002859797e4c0, C4<>;
L_0000028597a9f9f0 .part L_0000028597aa20b0, 0, 5;
L_0000028597aa1110 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b530;
L_0000028597aa12f0 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b578;
L_0000028597aa05d0 .concat [ 2 30 0 0], v0000028597a204a0_0, L_0000028597a2b5c0;
L_0000028597aa0670 .cmp/eq 32, L_0000028597aa05d0, L_0000028597a2b608;
L_0000028597aa0b70 .functor MUXZ 96, L_000002859797e300, L_0000028597aa08f0, L_0000028597aa0670, C4<>;
L_0000028597aa02b0 .functor MUXZ 96, L_0000028597aa08f0, L_0000028597aa0b70, L_000002859797d7a0, C4<>;
S_0000028597992870 .scope module, "AG" "addr_gen" 3 51, 4 1 0, S_0000028597992550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 8 "clk_counter";
    .port_info 4 /OUTPUT 7 "coef_addr";
    .port_info 5 /OUTPUT 5 "r_addr";
    .port_info 6 /OUTPUT 5 "w_addr";
L_0000028597a2b2f0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0000028597933d20_0 .net/2u *"_ivl_0", 7 0, L_0000028597a2b2f0;  1 drivers
v0000028597933960_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979333c0_0 .net "clk_counter", 7 0, v0000028597a22660_0;  1 drivers
v0000028597931a20_0 .var "coef_addr", 6 0;
v0000028597932920_0 .var "coef_addr_cnt", 6 0;
v0000028597932420_0 .var "coef_addr_offset", 6 0;
v0000028597933a00_0 .net "cycle_cnt_sub_2", 7 0, L_0000028597aa1070;  1 drivers
v0000028597933460_0 .var/i "i", 31 0;
v00000285979318e0_0 .net "mode", 1 0, v0000028597a225c0_0;  alias, 1 drivers
v0000028597933dc0_0 .var "r_addr", 4 0;
v0000028597933500_0 .var "raddr_offset", 4 0;
v0000028597933aa0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v0000028597933e60_0 .var "stage_offset", 4 0;
v0000028597931fc0_0 .var "w_addr", 4 0;
v0000028597932060 .array "waddr_shift_reg", 0 5, 4 0;
v0000028597932060_0 .array/port v0000028597932060, 0;
v0000028597932060_1 .array/port v0000028597932060, 1;
v0000028597932060_2 .array/port v0000028597932060, 2;
E_000002859796c130/0 .event anyedge, v00000285979318e0_0, v0000028597932060_0, v0000028597932060_1, v0000028597932060_2;
v0000028597932060_3 .array/port v0000028597932060, 3;
v0000028597932060_4 .array/port v0000028597932060, 4;
v0000028597932060_5 .array/port v0000028597932060, 5;
E_000002859796c130/1 .event anyedge, v0000028597932060_3, v0000028597932060_4, v0000028597932060_5, v00000285979333c0_0;
E_000002859796c130 .event/or E_000002859796c130/0, E_000002859796c130/1;
E_000002859796c770 .event posedge, v0000028597933aa0_0, v0000028597933960_0;
E_000002859796c870 .event anyedge, v00000285979318e0_0, v0000028597932420_0, v0000028597932920_0;
E_000002859796c0f0 .event anyedge, v00000285979318e0_0, v0000028597933500_0, v00000285979333c0_0, v0000028597933e60_0;
E_000002859796cb70 .event anyedge, v00000285979318e0_0, v00000285979333c0_0;
E_000002859796c730 .event anyedge, v00000285979318e0_0, v00000285979333c0_0, v0000028597933a00_0;
L_0000028597aa1070 .arith/sub 8, v0000028597a22660_0, L_0000028597a2b2f0;
S_0000028597991d80 .scope module, "BU" "butterfly" 3 33, 5 23 0, S_0000028597992550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 3 "stage";
    .port_info 4 /INPUT 1 "in_buf_pre_load";
    .port_info 5 /INPUT 1 "in_buf_load";
    .port_info 6 /INPUT 1 "type";
    .port_info 7 /INPUT 96 "in_data";
    .port_info 8 /INPUT 24 "in_coef";
    .port_info 9 /OUTPUT 96 "out_data";
L_000002859797d9d0 .functor BUFZ 12, v0000028597a26580_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000002859797dc00 .functor BUFZ 12, v0000028597a27160_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000002859797d960 .functor BUFZ 2, v0000028597a225c0_0, C4<00>, C4<00>, C4<00>;
L_000002859797e220 .functor BUFZ 2, v0000028597a225c0_0, C4<00>, C4<00>, C4<00>;
L_0000028597a2b140 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a0f510_0 .net/2u *"_ivl_35", 11 0, L_0000028597a2b140;  1 drivers
v0000028597a0ebb0_0 .net *"_ivl_38", 11 0, L_0000028597aa0170;  1 drivers
L_0000028597a2b188 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a0ff10_0 .net/2u *"_ivl_42", 11 0, L_0000028597a2b188;  1 drivers
v0000028597a10a50_0 .net *"_ivl_45", 11 0, L_0000028597aa0490;  1 drivers
L_0000028597a2b1d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028597a0ec50_0 .net/2u *"_ivl_62", 1 0, L_0000028597a2b1d0;  1 drivers
v0000028597a0fa10_0 .net *"_ivl_64", 0 0, L_0000028597aa1a70;  1 drivers
L_0000028597a2b218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a0ecf0_0 .net/2u *"_ivl_66", 1 0, L_0000028597a2b218;  1 drivers
L_0000028597a2b260 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028597a0f010_0 .net/2u *"_ivl_70", 1 0, L_0000028597a2b260;  1 drivers
v0000028597a0f6f0_0 .net *"_ivl_72", 0 0, L_0000028597aa0cb0;  1 drivers
L_0000028597a2b2a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a0f790_0 .net/2u *"_ivl_74", 1 0, L_0000028597a2b2a8;  1 drivers
v0000028597a0f0b0_0 .var "bu_0_coef", 11 0;
v0000028597a0f150_0 .var "bu_0_in_1", 11 0;
v0000028597a0f1f0_0 .var "bu_0_in_2", 11 0;
v0000028597a0f290_0 .net "bu_0_mode", 1 0, L_000002859797d960;  1 drivers
v0000028597a0f3d0_0 .net "bu_0_out_1", 11 0, L_0000028597a82230;  1 drivers
v0000028597a0f470_0 .net "bu_0_out_2", 11 0, L_0000028597a804d0;  1 drivers
v0000028597a26080_0 .var "bu_1_coef", 11 0;
v0000028597a26940_0 .var "bu_1_in_1", 11 0;
v0000028597a25400_0 .var "bu_1_in_2", 11 0;
v0000028597a261c0_0 .net "bu_1_mode", 1 0, L_000002859797e220;  1 drivers
v0000028597a25c20_0 .net "bu_1_out_1", 11 0, L_0000028597a83090;  1 drivers
v0000028597a250e0_0 .net "bu_1_out_2", 11 0, L_0000028597a847b0;  1 drivers
v0000028597a26da0_0 .var "bu_2_coef", 11 0;
v0000028597a26120_0 .var "bu_2_in_1", 11 0;
v0000028597a25540_0 .var "bu_2_in_2", 11 0;
v0000028597a255e0_0 .net "bu_2_mode", 1 0, L_0000028597aa0fd0;  1 drivers
v0000028597a26f80_0 .net "bu_2_out_1", 11 0, L_0000028597a9cf70;  1 drivers
v0000028597a26260_0 .net "bu_2_out_2", 11 0, L_0000028597a9a9f0;  1 drivers
v0000028597a25ea0_0 .var "bu_3_coef", 11 0;
v0000028597a252c0_0 .var "bu_3_in_1", 11 0;
v0000028597a26300_0 .var "bu_3_in_2", 11 0;
v0000028597a26c60_0 .net "bu_3_mode", 1 0, L_0000028597aa0ad0;  1 drivers
v0000028597a268a0_0 .net "bu_3_out_1", 11 0, L_0000028597a9e690;  1 drivers
v0000028597a273e0_0 .net "bu_3_out_2", 11 0, L_0000028597a9f130;  1 drivers
v0000028597a25fe0_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a26440_0 .var/i "i", 31 0;
v0000028597a25860 .array "in_buf_a", 0 7, 11 0;
v0000028597a25cc0 .array "in_buf_a_pre", 0 7, 11 0;
v0000028597a26ee0 .array "in_buf_b", 0 7, 11 0;
v0000028597a27020_0 .net "in_buf_load", 0 0, v0000028597a21800_0;  1 drivers
v0000028597a270c0_0 .net "in_buf_pre_load", 0 0, v0000028597a20900_0;  1 drivers
v0000028597a26620_0 .net "in_coef", 23 0, L_0000028597aa07b0;  alias, 1 drivers
v0000028597a27200 .array "in_coef_split", 0 1;
v0000028597a27200_0 .net v0000028597a27200 0, 11 0, L_0000028597aa0030; 1 drivers
v0000028597a27200_1 .net v0000028597a27200 1, 11 0, L_0000028597aa0530; 1 drivers
v0000028597a25680 .array "in_coef_split_neg", 0 1;
v0000028597a25680_0 .net v0000028597a25680 0, 11 0, L_0000028597aa1250; 1 drivers
v0000028597a25680_1 .net v0000028597a25680 1, 11 0, L_0000028597a9f950; 1 drivers
v0000028597a26800_0 .net "in_data", 95 0, v0000028597a20a40_0;  1 drivers
v0000028597a26a80 .array "in_data_split", 0 7;
v0000028597a26a80_0 .net v0000028597a26a80 0, 11 0, L_0000028597aa0990; 1 drivers
v0000028597a26a80_1 .net v0000028597a26a80 1, 11 0, L_0000028597aa1570; 1 drivers
v0000028597a26a80_2 .net v0000028597a26a80 2, 11 0, L_0000028597a9fd10; 1 drivers
v0000028597a26a80_3 .net v0000028597a26a80 3, 11 0, L_0000028597aa0710; 1 drivers
v0000028597a26a80_4 .net v0000028597a26a80 4, 11 0, L_0000028597aa0f30; 1 drivers
v0000028597a26a80_5 .net v0000028597a26a80 5, 11 0, L_0000028597aa03f0; 1 drivers
v0000028597a26a80_6 .net v0000028597a26a80 6, 11 0, L_0000028597aa1930; 1 drivers
v0000028597a26a80_7 .net v0000028597a26a80 7, 11 0, L_0000028597aa1750; 1 drivers
v0000028597a25720_0 .net "mode", 1 0, v0000028597a225c0_0;  alias, 1 drivers
v0000028597a263a0_0 .net "mul_reduce_in_1", 11 0, L_000002859797d9d0;  1 drivers
v0000028597a259a0_0 .net "mul_reduce_in_2", 11 0, L_000002859797dc00;  1 drivers
v0000028597a257c0_0 .net "mul_reduce_out", 11 0, L_0000028597aa1f70;  1 drivers
v0000028597a27520_0 .var "mult_a0", 11 0;
v0000028597a26580_0 .var "mult_a1", 11 0;
v0000028597a25ae0_0 .var "mult_b0", 11 0;
v0000028597a25d60_0 .var "mult_b1", 11 0;
v0000028597a27160_0 .var "mult_coef", 11 0;
v0000028597a25900 .array "out_buf", 0 7, 11 0;
v0000028597a27700_0 .net "out_data", 95 0, L_0000028597aa08f0;  alias, 1 drivers
v0000028597a266c0 .array "out_data_split", 0 7, 11 0;
v0000028597a264e0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v0000028597a26760_0 .net "stage", 2 0, v0000028597a20ea0_0;  1 drivers
v0000028597a25b80 .array "stage_prop", 0 17, 2 0;
v0000028597a269e0_0 .net "type", 0 0, v0000028597a202c0_0;  1 drivers
v0000028597a26b20 .array "type_prop", 0 11, 0 0;
v0000028597a25b80_0 .array/port v0000028597a25b80, 0;
v0000028597a25b80_1 .array/port v0000028597a25b80, 1;
v0000028597a25b80_2 .array/port v0000028597a25b80, 2;
E_000002859796c7b0/0 .event anyedge, v00000285979318e0_0, v0000028597a25b80_0, v0000028597a25b80_1, v0000028597a25b80_2;
v0000028597a25b80_3 .array/port v0000028597a25b80, 3;
v0000028597a25b80_4 .array/port v0000028597a25b80, 4;
v0000028597a25b80_5 .array/port v0000028597a25b80, 5;
v0000028597a25b80_6 .array/port v0000028597a25b80, 6;
E_000002859796c7b0/1 .event anyedge, v0000028597a25b80_3, v0000028597a25b80_4, v0000028597a25b80_5, v0000028597a25b80_6;
v0000028597a25b80_7 .array/port v0000028597a25b80, 7;
v0000028597a25b80_8 .array/port v0000028597a25b80, 8;
v0000028597a25b80_9 .array/port v0000028597a25b80, 9;
v0000028597a25b80_10 .array/port v0000028597a25b80, 10;
E_000002859796c7b0/2 .event anyedge, v0000028597a25b80_7, v0000028597a25b80_8, v0000028597a25b80_9, v0000028597a25b80_10;
v0000028597a25b80_11 .array/port v0000028597a25b80, 11;
v0000028597a25b80_12 .array/port v0000028597a25b80, 12;
v0000028597a25b80_13 .array/port v0000028597a25b80, 13;
v0000028597a25b80_14 .array/port v0000028597a25b80, 14;
E_000002859796c7b0/3 .event anyedge, v0000028597a25b80_11, v0000028597a25b80_12, v0000028597a25b80_13, v0000028597a25b80_14;
v0000028597a25b80_15 .array/port v0000028597a25b80, 15;
v0000028597a25b80_16 .array/port v0000028597a25b80, 16;
v0000028597a25b80_17 .array/port v0000028597a25b80, 17;
v0000028597a25900_0 .array/port v0000028597a25900, 0;
E_000002859796c7b0/4 .event anyedge, v0000028597a25b80_15, v0000028597a25b80_16, v0000028597a25b80_17, v0000028597a25900_0;
v0000028597a25900_1 .array/port v0000028597a25900, 1;
v0000028597a25900_2 .array/port v0000028597a25900, 2;
v0000028597a25900_3 .array/port v0000028597a25900, 3;
v0000028597a25900_4 .array/port v0000028597a25900, 4;
E_000002859796c7b0/5 .event anyedge, v0000028597a25900_1, v0000028597a25900_2, v0000028597a25900_3, v0000028597a25900_4;
v0000028597a25900_5 .array/port v0000028597a25900, 5;
v0000028597a25900_6 .array/port v0000028597a25900, 6;
v0000028597a25900_7 .array/port v0000028597a25900, 7;
v0000028597a26b20_0 .array/port v0000028597a26b20, 0;
E_000002859796c7b0/6 .event anyedge, v0000028597a25900_5, v0000028597a25900_6, v0000028597a25900_7, v0000028597a26b20_0;
v0000028597a26b20_1 .array/port v0000028597a26b20, 1;
v0000028597a26b20_2 .array/port v0000028597a26b20, 2;
v0000028597a26b20_3 .array/port v0000028597a26b20, 3;
v0000028597a26b20_4 .array/port v0000028597a26b20, 4;
E_000002859796c7b0/7 .event anyedge, v0000028597a26b20_1, v0000028597a26b20_2, v0000028597a26b20_3, v0000028597a26b20_4;
v0000028597a26b20_5 .array/port v0000028597a26b20, 5;
v0000028597a26b20_6 .array/port v0000028597a26b20, 6;
v0000028597a26b20_7 .array/port v0000028597a26b20, 7;
v0000028597a26b20_8 .array/port v0000028597a26b20, 8;
E_000002859796c7b0/8 .event anyedge, v0000028597a26b20_5, v0000028597a26b20_6, v0000028597a26b20_7, v0000028597a26b20_8;
v0000028597a26b20_9 .array/port v0000028597a26b20, 9;
v0000028597a26b20_10 .array/port v0000028597a26b20, 10;
v0000028597a26b20_11 .array/port v0000028597a26b20, 11;
E_000002859796c7b0/9 .event anyedge, v0000028597a26b20_9, v0000028597a26b20_10, v0000028597a26b20_11, v00000285979e9dd0_0;
E_000002859796c7b0/10 .event anyedge, v00000285979f4eb0_0, v00000285979fb800_0, v0000028597a0e430_0, v00000285979e9f10_0;
E_000002859796c7b0/11 .event anyedge, v00000285979f5090_0;
E_000002859796c7b0 .event/or E_000002859796c7b0/0, E_000002859796c7b0/1, E_000002859796c7b0/2, E_000002859796c7b0/3, E_000002859796c7b0/4, E_000002859796c7b0/5, E_000002859796c7b0/6, E_000002859796c7b0/7, E_000002859796c7b0/8, E_000002859796c7b0/9, E_000002859796c7b0/10, E_000002859796c7b0/11;
v0000028597a25860_0 .array/port v0000028597a25860, 0;
v0000028597a25860_1 .array/port v0000028597a25860, 1;
E_000002859796c7f0/0 .event anyedge, v00000285979318e0_0, v0000028597a26760_0, v0000028597a25860_0, v0000028597a25860_1;
v0000028597a25860_2 .array/port v0000028597a25860, 2;
v0000028597a25860_3 .array/port v0000028597a25860, 3;
v0000028597a25860_4 .array/port v0000028597a25860, 4;
v0000028597a25860_5 .array/port v0000028597a25860, 5;
E_000002859796c7f0/1 .event anyedge, v0000028597a25860_2, v0000028597a25860_3, v0000028597a25860_4, v0000028597a25860_5;
v0000028597a25860_6 .array/port v0000028597a25860, 6;
v0000028597a25860_7 .array/port v0000028597a25860, 7;
v0000028597a26ee0_0 .array/port v0000028597a26ee0, 0;
v0000028597a26ee0_1 .array/port v0000028597a26ee0, 1;
E_000002859796c7f0/2 .event anyedge, v0000028597a25860_6, v0000028597a25860_7, v0000028597a26ee0_0, v0000028597a26ee0_1;
v0000028597a26ee0_2 .array/port v0000028597a26ee0, 2;
v0000028597a26ee0_3 .array/port v0000028597a26ee0, 3;
v0000028597a26ee0_4 .array/port v0000028597a26ee0, 4;
v0000028597a26ee0_5 .array/port v0000028597a26ee0, 5;
E_000002859796c7f0/3 .event anyedge, v0000028597a26ee0_2, v0000028597a26ee0_3, v0000028597a26ee0_4, v0000028597a26ee0_5;
v0000028597a26ee0_6 .array/port v0000028597a26ee0, 6;
v0000028597a26ee0_7 .array/port v0000028597a26ee0, 7;
E_000002859796c7f0/4 .event anyedge, v0000028597a26ee0_6, v0000028597a26ee0_7, v0000028597a27200_0, v0000028597a27200_1;
E_000002859796c7f0/5 .event anyedge, v0000028597a25680_0, v0000028597a25680_1;
E_000002859796c7f0 .event/or E_000002859796c7f0/0, E_000002859796c7f0/1, E_000002859796c7f0/2, E_000002859796c7f0/3, E_000002859796c7f0/4, E_000002859796c7f0/5;
E_000002859796c330/0 .event anyedge, v00000285979318e0_0, v0000028597a26a80_0, v0000028597a26a80_1, v0000028597a26a80_2;
E_000002859796c330/1 .event anyedge, v0000028597a26a80_3, v0000028597a26a80_4, v0000028597a26a80_5, v0000028597a26a80_6;
E_000002859796c330/2 .event anyedge, v0000028597a26a80_7, v0000028597a27200_0, v0000028597a27200_1, v0000028597a26760_0;
E_000002859796c330/3 .event anyedge, v0000028597a25680_0, v0000028597a25680_1, v0000028597a27520_0, v0000028597a25ae0_0;
E_000002859796c330/4 .event anyedge, v0000028597a25d60_0, v0000028597a26580_0, v00000285979e9f10_0, v0000028597a0fb50_0;
E_000002859796c330/5 .event anyedge, v00000285979f4eb0_0, v00000285979f5090_0, v00000285979e9dd0_0, v0000028597a25860_0;
E_000002859796c330/6 .event anyedge, v0000028597a25860_1, v0000028597a25860_2, v0000028597a25860_3, v0000028597a25860_4;
E_000002859796c330/7 .event anyedge, v0000028597a25860_5, v0000028597a25860_6, v0000028597a25860_7, v0000028597a26ee0_0;
E_000002859796c330/8 .event anyedge, v0000028597a26ee0_1, v0000028597a26ee0_2, v0000028597a26ee0_3, v0000028597a26ee0_4;
E_000002859796c330/9 .event anyedge, v0000028597a26ee0_5, v0000028597a26ee0_6, v0000028597a26ee0_7;
E_000002859796c330 .event/or E_000002859796c330/0, E_000002859796c330/1, E_000002859796c330/2, E_000002859796c330/3, E_000002859796c330/4, E_000002859796c330/5, E_000002859796c330/6, E_000002859796c330/7, E_000002859796c330/8, E_000002859796c330/9;
L_0000028597aa0990 .part v0000028597a20a40_0, 0, 12;
L_0000028597aa1570 .part v0000028597a20a40_0, 12, 12;
L_0000028597a9fd10 .part v0000028597a20a40_0, 24, 12;
L_0000028597aa0710 .part v0000028597a20a40_0, 36, 12;
L_0000028597aa0f30 .part v0000028597a20a40_0, 48, 12;
L_0000028597aa03f0 .part v0000028597a20a40_0, 60, 12;
L_0000028597aa1930 .part v0000028597a20a40_0, 72, 12;
L_0000028597aa1750 .part v0000028597a20a40_0, 84, 12;
L_0000028597aa0030 .part L_0000028597aa07b0, 0, 12;
L_0000028597aa0530 .part L_0000028597aa07b0, 12, 12;
L_0000028597aa0170 .part L_0000028597aa07b0, 0, 12;
L_0000028597aa1250 .arith/sub 12, L_0000028597a2b140, L_0000028597aa0170;
L_0000028597aa0490 .part L_0000028597aa07b0, 12, 12;
L_0000028597a9f950 .arith/sub 12, L_0000028597a2b188, L_0000028597aa0490;
v0000028597a266c0_0 .array/port v0000028597a266c0, 0;
v0000028597a266c0_1 .array/port v0000028597a266c0, 1;
v0000028597a266c0_2 .array/port v0000028597a266c0, 2;
v0000028597a266c0_3 .array/port v0000028597a266c0, 3;
LS_0000028597aa08f0_0_0 .concat [ 12 12 12 12], v0000028597a266c0_0, v0000028597a266c0_1, v0000028597a266c0_2, v0000028597a266c0_3;
v0000028597a266c0_4 .array/port v0000028597a266c0, 4;
v0000028597a266c0_5 .array/port v0000028597a266c0, 5;
v0000028597a266c0_6 .array/port v0000028597a266c0, 6;
v0000028597a266c0_7 .array/port v0000028597a266c0, 7;
LS_0000028597aa08f0_0_4 .concat [ 12 12 12 12], v0000028597a266c0_4, v0000028597a266c0_5, v0000028597a266c0_6, v0000028597a266c0_7;
L_0000028597aa08f0 .concat [ 48 48 0 0], LS_0000028597aa08f0_0_0, LS_0000028597aa08f0_0_4;
L_0000028597aa1a70 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b1d0;
L_0000028597aa0fd0 .functor MUXZ 2, v0000028597a225c0_0, L_0000028597a2b218, L_0000028597aa1a70, C4<>;
L_0000028597aa0cb0 .cmp/eq 2, v0000028597a225c0_0, L_0000028597a2b260;
L_0000028597aa0ad0 .functor MUXZ 2, v0000028597a225c0_0, L_0000028597a2b2a8, L_0000028597aa0cb0, C4<>;
S_0000028597991f10 .scope module, "BU0" "butterfly_core" 5 59, 6 6 0, S_0000028597991d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000002859797d180 .functor OR 1, L_0000028597a81c90, L_0000028597a81830, C4<0>, C4<0>;
L_000002859797cfc0 .functor OR 1, L_0000028597a80430, L_0000028597a82410, C4<0>, C4<0>;
L_000002859797d2d0 .functor OR 1, L_0000028597a802f0, L_0000028597a81f10, C4<0>, C4<0>;
L_000002859797d810 .functor OR 1, L_0000028597a80750, L_0000028597a827d0, C4<0>, C4<0>;
L_000002859797e0d0 .functor OR 1, L_0000028597a80250, L_0000028597a81470, C4<0>, C4<0>;
L_000002859797e140 .functor OR 1, L_0000028597a811f0, L_0000028597a82730, C4<0>, C4<0>;
L_000002859797d260 .functor OR 1, L_0000028597a81d30, L_0000028597a810b0, C4<0>, C4<0>;
v00000285979e9e70_0 .net *"_ivl_12", 0 0, L_000002859797d180;  1 drivers
L_0000028597a288c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979eb310_0 .net/2u *"_ivl_15", 1 0, L_0000028597a288c0;  1 drivers
v00000285979eb590_0 .net *"_ivl_17", 0 0, L_0000028597a80430;  1 drivers
L_0000028597a28908 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979ea410_0 .net/2u *"_ivl_19", 1 0, L_0000028597a28908;  1 drivers
v00000285979eae10_0 .net *"_ivl_21", 0 0, L_0000028597a82410;  1 drivers
v00000285979eaff0_0 .net *"_ivl_24", 0 0, L_000002859797cfc0;  1 drivers
L_0000028597a28950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979ebbd0_0 .net/2u *"_ivl_27", 1 0, L_0000028597a28950;  1 drivers
v00000285979ebb30_0 .net *"_ivl_29", 0 0, L_0000028597a802f0;  1 drivers
L_0000028597a28830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979eb9f0_0 .net/2u *"_ivl_3", 1 0, L_0000028597a28830;  1 drivers
L_0000028597a28998 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979ebf90_0 .net/2u *"_ivl_31", 1 0, L_0000028597a28998;  1 drivers
v00000285979eab90_0 .net *"_ivl_33", 0 0, L_0000028597a81f10;  1 drivers
v00000285979ea230_0 .net *"_ivl_36", 0 0, L_000002859797d2d0;  1 drivers
L_0000028597a289e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979ec0d0_0 .net/2u *"_ivl_39", 1 0, L_0000028597a289e0;  1 drivers
v00000285979eb630_0 .net *"_ivl_41", 0 0, L_0000028597a80750;  1 drivers
L_0000028597a28a28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979ea910_0 .net/2u *"_ivl_43", 1 0, L_0000028597a28a28;  1 drivers
v00000285979eaf50_0 .net *"_ivl_45", 0 0, L_0000028597a827d0;  1 drivers
v00000285979ea370_0 .net *"_ivl_48", 0 0, L_000002859797d810;  1 drivers
v00000285979ea550_0 .net *"_ivl_5", 0 0, L_0000028597a81c90;  1 drivers
L_0000028597a28a70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979eaeb0_0 .net/2u *"_ivl_51", 1 0, L_0000028597a28a70;  1 drivers
v00000285979ea2d0_0 .net *"_ivl_53", 0 0, L_0000028597a80250;  1 drivers
L_0000028597a28ab8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979eb6d0_0 .net/2u *"_ivl_55", 1 0, L_0000028597a28ab8;  1 drivers
v00000285979ec030_0 .net *"_ivl_57", 0 0, L_0000028597a81470;  1 drivers
v00000285979eb8b0_0 .net *"_ivl_60", 0 0, L_000002859797e0d0;  1 drivers
L_0000028597a28b00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979ead70_0 .net/2u *"_ivl_63", 1 0, L_0000028597a28b00;  1 drivers
v00000285979e9970_0 .net *"_ivl_65", 0 0, L_0000028597a811f0;  1 drivers
L_0000028597a28b48 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979ea9b0_0 .net/2u *"_ivl_67", 1 0, L_0000028597a28b48;  1 drivers
v00000285979eb810_0 .net *"_ivl_69", 0 0, L_0000028597a82730;  1 drivers
L_0000028597a28878 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979ebd10_0 .net/2u *"_ivl_7", 1 0, L_0000028597a28878;  1 drivers
v00000285979ea5f0_0 .net *"_ivl_72", 0 0, L_000002859797e140;  1 drivers
L_0000028597a28b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979eaa50_0 .net/2u *"_ivl_75", 1 0, L_0000028597a28b90;  1 drivers
v00000285979eb090_0 .net *"_ivl_77", 0 0, L_0000028597a81d30;  1 drivers
L_0000028597a28bd8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979eb3b0_0 .net/2u *"_ivl_79", 1 0, L_0000028597a28bd8;  1 drivers
v00000285979ea870_0 .net *"_ivl_81", 0 0, L_0000028597a810b0;  1 drivers
v00000285979e9a10_0 .net *"_ivl_84", 0 0, L_000002859797d260;  1 drivers
v00000285979eb770_0 .net *"_ivl_9", 0 0, L_0000028597a81830;  1 drivers
v00000285979eb950_0 .net "addsub_in_1", 11 0, L_0000028597a818d0;  1 drivers
v00000285979e9fb0_0 .var "addsub_in_1_reg", 11 0;
v00000285979eba90_0 .net "addsub_in_2", 11 0, L_0000028597a81010;  1 drivers
v00000285979ea690_0 .var "addsub_in_2_reg", 11 0;
v00000285979ebc70_0 .net "addsub_out_1", 11 0, L_0000028597a23420;  1 drivers
v00000285979eb270_0 .net "addsub_out_2", 11 0, L_0000028597a23920;  1 drivers
v00000285979ebe50_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979eacd0_0 .net "coef", 11 0, v0000028597a0f0b0_0;  1 drivers
v00000285979ebef0_0 .var/i "i", 31 0;
v00000285979e9ab0_0 .net "in_1", 11 0, v0000028597a0f150_0;  1 drivers
v00000285979e9b50_0 .net "in_2", 11 0, v0000028597a0f1f0_0;  1 drivers
v00000285979e9bf0_0 .net "mode", 1 0, L_000002859797d960;  alias, 1 drivers
v00000285979eb450_0 .net "mult_coef_in", 11 0, L_0000028597a816f0;  1 drivers
v00000285979eb4f0_0 .var "mult_coef_in_reg", 11 0;
v00000285979ea730_0 .net "mult_in_1", 11 0, L_0000028597a81330;  1 drivers
v00000285979e9c90 .array "mult_in_1_reg", 3 0, 11 0;
v00000285979eb130_0 .net "mult_in_2", 11 0, L_0000028597a820f0;  1 drivers
v00000285979e9c90_3 .array/port v00000285979e9c90, 3;
v00000285979eb1d0_0 .net "mult_out_1", 11 0, v00000285979e9c90_3;  1 drivers
v00000285979e9d30_0 .net "mult_out_2", 11 0, L_0000028597a23c40;  1 drivers
v00000285979e9dd0_0 .net "out_1", 11 0, L_0000028597a82230;  alias, 1 drivers
v00000285979e9f10_0 .net "out_2", 11 0, L_0000028597a804d0;  alias, 1 drivers
v00000285979ea190_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a81c90 .cmp/eq 2, L_000002859797d960, L_0000028597a28830;
L_0000028597a81830 .cmp/eq 2, L_000002859797d960, L_0000028597a28878;
L_0000028597a81330 .functor MUXZ 12, v0000028597a0f150_0, L_0000028597a23420, L_000002859797d180, C4<>;
L_0000028597a80430 .cmp/eq 2, L_000002859797d960, L_0000028597a288c0;
L_0000028597a82410 .cmp/eq 2, L_000002859797d960, L_0000028597a28908;
L_0000028597a820f0 .functor MUXZ 12, v0000028597a0f1f0_0, L_0000028597a23920, L_000002859797cfc0, C4<>;
L_0000028597a802f0 .cmp/eq 2, L_000002859797d960, L_0000028597a28950;
L_0000028597a81f10 .cmp/eq 2, L_000002859797d960, L_0000028597a28998;
L_0000028597a816f0 .functor MUXZ 12, v0000028597a0f0b0_0, v00000285979eb4f0_0, L_000002859797d2d0, C4<>;
L_0000028597a80750 .cmp/eq 2, L_000002859797d960, L_0000028597a289e0;
L_0000028597a827d0 .cmp/eq 2, L_000002859797d960, L_0000028597a28a28;
L_0000028597a818d0 .functor MUXZ 12, v00000285979e9c90_3, v0000028597a0f150_0, L_000002859797d810, C4<>;
L_0000028597a80250 .cmp/eq 2, L_000002859797d960, L_0000028597a28a70;
L_0000028597a81470 .cmp/eq 2, L_000002859797d960, L_0000028597a28ab8;
L_0000028597a81010 .functor MUXZ 12, L_0000028597a23c40, v0000028597a0f1f0_0, L_000002859797e0d0, C4<>;
L_0000028597a811f0 .cmp/eq 2, L_000002859797d960, L_0000028597a28b00;
L_0000028597a82730 .cmp/eq 2, L_000002859797d960, L_0000028597a28b48;
L_0000028597a82230 .functor MUXZ 12, v00000285979e9c90_3, L_0000028597a23420, L_000002859797e140, C4<>;
L_0000028597a81d30 .cmp/eq 2, L_000002859797d960, L_0000028597a28b90;
L_0000028597a810b0 .cmp/eq 2, L_000002859797d960, L_0000028597a28bd8;
L_0000028597a804d0 .functor MUXZ 12, L_0000028597a23c40, L_0000028597a23920, L_000002859797d260, C4<>;
S_00000285979923c0 .scope module, "addition" "add" 6 65, 7 1 0, S_0000028597991f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v0000028597933f00_0 .net *"_ivl_0", 12 0, L_0000028597a24780;  1 drivers
v00000285979335a0_0 .net *"_ivl_10", 31 0, L_0000028597a22ac0;  1 drivers
L_0000028597a283b0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597931ac0_0 .net *"_ivl_13", 18 0, L_0000028597a283b0;  1 drivers
L_0000028597a283f8 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979321a0_0 .net/2u *"_ivl_14", 31 0, L_0000028597a283f8;  1 drivers
v0000028597933fa0_0 .net *"_ivl_16", 0 0, L_0000028597a24820;  1 drivers
L_0000028597a28440 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597931980_0 .net/2u *"_ivl_18", 12 0, L_0000028597a28440;  1 drivers
v0000028597931c00_0 .net *"_ivl_20", 12 0, L_0000028597a24960;  1 drivers
v0000028597932ba0_0 .net *"_ivl_22", 12 0, L_0000028597a23b00;  1 drivers
L_0000028597a28488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979324c0_0 .net/2u *"_ivl_26", 1 0, L_0000028597a28488;  1 drivers
v0000028597932560_0 .net *"_ivl_28", 0 0, L_0000028597a23ba0;  1 drivers
L_0000028597a28320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597932740_0 .net *"_ivl_3", 0 0, L_0000028597a28320;  1 drivers
v00000285979327e0_0 .net *"_ivl_31", 0 0, L_0000028597a22980;  1 drivers
v0000028597932880_0 .net *"_ivl_33", 10 0, L_0000028597a24d20;  1 drivers
v0000028597932a60_0 .net *"_ivl_34", 11 0, L_0000028597a23d80;  1 drivers
L_0000028597a284d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597932b00_0 .net *"_ivl_37", 0 0, L_0000028597a284d0;  1 drivers
L_0000028597a28518 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v0000028597932c40_0 .net/2u *"_ivl_38", 11 0, L_0000028597a28518;  1 drivers
v0000028597932ce0_0 .net *"_ivl_4", 12 0, L_0000028597a246e0;  1 drivers
v0000028597932d80_0 .net *"_ivl_40", 11 0, L_0000028597a24aa0;  1 drivers
v0000028597934ea0_0 .net *"_ivl_43", 10 0, L_0000028597a23ce0;  1 drivers
v00000285979351c0_0 .net *"_ivl_44", 11 0, L_0000028597a24be0;  1 drivers
L_0000028597a28560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597935620_0 .net *"_ivl_47", 0 0, L_0000028597a28560;  1 drivers
v00000285979342c0_0 .net *"_ivl_48", 11 0, L_0000028597a23f60;  1 drivers
L_0000028597a28368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597934040_0 .net *"_ivl_7", 0 0, L_0000028597a28368;  1 drivers
v0000028597934540_0 .net "in1", 11 0, v00000285979e9fb0_0;  1 drivers
v0000028597934860_0 .net "in2", 11 0, v00000285979ea690_0;  1 drivers
v0000028597934900_0 .net "mode", 1 0, L_000002859797d960;  alias, 1 drivers
v0000028597934ae0_0 .net "reduce_sum", 11 0, L_0000028597a25040;  1 drivers
v0000028597934c20_0 .net "res", 11 0, L_0000028597a23420;  alias, 1 drivers
v0000028597899050_0 .net "sum", 12 0, L_0000028597a245a0;  1 drivers
L_0000028597a24780 .concat [ 12 1 0 0], v00000285979e9fb0_0, L_0000028597a28320;
L_0000028597a246e0 .concat [ 12 1 0 0], v00000285979ea690_0, L_0000028597a28368;
L_0000028597a245a0 .arith/sum 13, L_0000028597a24780, L_0000028597a246e0;
L_0000028597a22ac0 .concat [ 13 19 0 0], L_0000028597a245a0, L_0000028597a283b0;
L_0000028597a24820 .cmp/ge 32, L_0000028597a22ac0, L_0000028597a283f8;
L_0000028597a24960 .arith/sub 13, L_0000028597a245a0, L_0000028597a28440;
L_0000028597a23b00 .functor MUXZ 13, L_0000028597a245a0, L_0000028597a24960, L_0000028597a24820, C4<>;
L_0000028597a25040 .part L_0000028597a23b00, 0, 12;
L_0000028597a23ba0 .cmp/eq 2, L_000002859797d960, L_0000028597a28488;
L_0000028597a22980 .part L_0000028597a25040, 0, 1;
L_0000028597a24d20 .part L_0000028597a25040, 1, 11;
L_0000028597a23d80 .concat [ 11 1 0 0], L_0000028597a24d20, L_0000028597a284d0;
L_0000028597a24aa0 .arith/sum 12, L_0000028597a23d80, L_0000028597a28518;
L_0000028597a23ce0 .part L_0000028597a25040, 1, 11;
L_0000028597a24be0 .concat [ 11 1 0 0], L_0000028597a23ce0, L_0000028597a28560;
L_0000028597a23f60 .functor MUXZ 12, L_0000028597a24be0, L_0000028597a24aa0, L_0000028597a22980, C4<>;
L_0000028597a23420 .functor MUXZ 12, L_0000028597a25040, L_0000028597a23f60, L_0000028597a23ba0, C4<>;
S_00000285979908c0 .scope module, "multiply" "mult" 6 35, 8 3 0, S_0000028597991f10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v00000285978d9640_0 .net *"_ivl_0", 23 0, L_0000028597a21ee0;  1 drivers
L_0000028597a28098 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979ed250_0 .net *"_ivl_3", 11 0, L_0000028597a28098;  1 drivers
v00000285979ecd50_0 .net *"_ivl_4", 23 0, L_0000028597a21620;  1 drivers
L_0000028597a280e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979eca30_0 .net *"_ivl_7", 11 0, L_0000028597a280e0;  1 drivers
v00000285979ec3f0_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979ecf30_0 .net "in1", 11 0, L_0000028597a820f0;  alias, 1 drivers
v00000285979ecdf0_0 .net "in2", 11 0, L_0000028597a816f0;  alias, 1 drivers
v00000285979ec490_0 .net "product", 23 0, L_0000028597a21e40;  1 drivers
v00000285979ed430_0 .var "product_reg", 23 0;
v00000285979ec8f0_0 .var "reg1", 11 0;
v00000285979ed1b0_0 .var "reg2", 11 0;
v00000285979ec5d0_0 .net "res", 11 0, L_0000028597a23c40;  alias, 1 drivers
v00000285979ec990_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
E_000002859796c830 .event posedge, v0000028597933960_0;
L_0000028597a21ee0 .concat [ 12 12 0 0], v00000285979ec8f0_0, L_0000028597a28098;
L_0000028597a21620 .concat [ 12 12 0 0], v00000285979ed1b0_0, L_0000028597a280e0;
L_0000028597a21e40 .arith/mult 24, L_0000028597a21ee0, L_0000028597a21620;
S_00000285979e9700 .scope module, "mod" "reduce" 8 31, 9 1 0, S_00000285979908c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000002859797d420 .functor OR 1, L_0000028597a243c0, L_0000028597a24000, C4<0>, C4<0>;
v0000028597899b90_0 .net "Q_1", 12 0, L_0000028597a228e0;  1 drivers
v0000028597899c30_0 .var "Q_1_reg", 12 0;
v000002859789a8b0_0 .net "R", 13 0, L_0000028597a24b40;  1 drivers
v0000028597899d70_0 .var "R_reg", 13 0;
v0000028597898ab0_0 .net *"_ivl_11", 10 0, L_0000028597a22020;  1 drivers
v0000028597899eb0_0 .net *"_ivl_12", 13 0, L_0000028597a22160;  1 drivers
L_0000028597a28170 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002859789a090_0 .net *"_ivl_15", 2 0, L_0000028597a28170;  1 drivers
v0000028597898c90_0 .net *"_ivl_19", 7 0, L_0000028597a24e60;  1 drivers
v0000028597898d30_0 .net *"_ivl_20", 13 0, L_0000028597a231a0;  1 drivers
L_0000028597a281b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002859789a3b0_0 .net *"_ivl_23", 5 0, L_0000028597a281b8;  1 drivers
v000002859789a450_0 .net *"_ivl_31", 2 0, L_0000028597a24640;  1 drivers
v000002859789a4f0_0 .net *"_ivl_33", 2 0, L_0000028597a248c0;  1 drivers
v00000285978c4ec0_0 .net *"_ivl_34", 2 0, L_0000028597a22d40;  1 drivers
v00000285978c5aa0_0 .net *"_ivl_40", 2 0, L_0000028597a23240;  1 drivers
v00000285978c6c20_0 .net *"_ivl_44", 3 0, L_0000028597a24140;  1 drivers
v00000285978c5c80_0 .net *"_ivl_46", 3 0, L_0000028597a240a0;  1 drivers
v00000285978c64a0_0 .net *"_ivl_47", 3 0, L_0000028597a24c80;  1 drivers
v00000285978c5d20_0 .net *"_ivl_5", 12 0, L_0000028597a21f80;  1 drivers
v00000285978c6860_0 .net *"_ivl_53", 1 0, L_0000028597a23880;  1 drivers
v00000285978c6900_0 .net *"_ivl_58", 13 0, L_0000028597a24280;  1 drivers
v00000285978c6b80_0 .net *"_ivl_6", 13 0, L_0000028597a20400;  1 drivers
L_0000028597a28200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002859790e5e0_0 .net *"_ivl_61", 0 0, L_0000028597a28200;  1 drivers
v000002859790f260_0 .net *"_ivl_65", 0 0, L_0000028597a243c0;  1 drivers
v000002859790d3c0_0 .net *"_ivl_67", 12 0, L_0000028597a23e20;  1 drivers
L_0000028597a28248 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v000002859790d6e0_0 .net/2u *"_ivl_68", 12 0, L_0000028597a28248;  1 drivers
v000002859790e360_0 .net *"_ivl_70", 0 0, L_0000028597a24000;  1 drivers
v000002859790ea40_0 .net *"_ivl_72", 0 0, L_000002859797d420;  1 drivers
v000002859790d960_0 .net *"_ivl_75", 11 0, L_0000028597a24fa0;  1 drivers
v000002859787df00_0 .net *"_ivl_77", 0 0, L_0000028597a24500;  1 drivers
L_0000028597a28290 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v000002859787e7c0_0 .net/2u *"_ivl_78", 11 0, L_0000028597a28290;  1 drivers
L_0000028597a282d8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v000002859787db40_0 .net/2u *"_ivl_80", 11 0, L_0000028597a282d8;  1 drivers
v000002859787e0e0_0 .net *"_ivl_82", 11 0, L_0000028597a24a00;  1 drivers
v000002859787ddc0_0 .net *"_ivl_84", 11 0, L_0000028597a24320;  1 drivers
v000002859787e2c0_0 .net *"_ivl_87", 11 0, L_0000028597a24460;  1 drivers
L_0000028597a28128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285978e1990_0 .net *"_ivl_9", 0 0, L_0000028597a28128;  1 drivers
v00000285978e1e90_0 .net "c", 23 0, v00000285979ed430_0;  1 drivers
v00000285978e26b0_0 .net "c0", 7 0, L_0000028597a21300;  1 drivers
v00000285978e2390_0 .var "c0_reg", 7 0;
v00000285978e2750_0 .net "c1", 15 0, L_0000028597a213a0;  1 drivers
v00000285978e2b10_0 .var "c1_reg", 5 0;
v0000028597923690_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597922970_0 .net "d1_sum", 13 0, L_0000028597a239c0;  1 drivers
v00000285979220b0_0 .net "d_1", 13 0, L_0000028597a23100;  1 drivers
v0000028597922010_0 .net "r", 11 0, L_0000028597a23c40;  alias, 1 drivers
v0000028597922e70_0 .net "r1c0", 13 0, L_0000028597a23ec0;  1 drivers
v0000028597921cf0_0 .net "r_1", 5 0, L_0000028597a241e0;  1 drivers
v00000285978db080_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v00000285978d9f00_0 .net "s_1", 5 0, L_0000028597a23a60;  1 drivers
v00000285978da7c0_0 .net "s_2", 5 0, L_0000028597a24f00;  1 drivers
L_0000028597a21300 .part v00000285979ed430_0, 0, 8;
L_0000028597a213a0 .part v00000285979ed430_0, 8, 16;
L_0000028597a21f80 .part L_0000028597a213a0, 3, 13;
L_0000028597a20400 .concat [ 13 1 0 0], L_0000028597a21f80, L_0000028597a28128;
L_0000028597a22020 .part L_0000028597a213a0, 5, 11;
L_0000028597a22160 .concat [ 11 3 0 0], L_0000028597a22020, L_0000028597a28170;
L_0000028597a23100 .arith/sum 14, L_0000028597a20400, L_0000028597a22160;
L_0000028597a24e60 .part L_0000028597a23100, 6, 8;
L_0000028597a231a0 .concat [ 8 6 0 0], L_0000028597a24e60, L_0000028597a281b8;
L_0000028597a239c0 .arith/sub 14, L_0000028597a23100, L_0000028597a231a0;
L_0000028597a228e0 .part L_0000028597a239c0, 1, 13;
L_0000028597a24640 .part v00000285978e2b10_0, 3, 3;
L_0000028597a248c0 .part v0000028597899c30_0, 0, 3;
L_0000028597a22d40 .arith/sub 3, L_0000028597a24640, L_0000028597a248c0;
L_0000028597a23a60 .concat8 [ 3 3 0 0], L_0000028597a23240, L_0000028597a22d40;
L_0000028597a23240 .part v00000285978e2b10_0, 0, 3;
L_0000028597a24140 .part v0000028597899c30_0, 2, 4;
L_0000028597a240a0 .part v0000028597899c30_0, 0, 4;
L_0000028597a24c80 .arith/sum 4, L_0000028597a24140, L_0000028597a240a0;
L_0000028597a24f00 .concat8 [ 2 4 0 0], L_0000028597a23880, L_0000028597a24c80;
L_0000028597a23880 .part v0000028597899c30_0, 0, 2;
L_0000028597a241e0 .arith/sub 6, L_0000028597a23a60, L_0000028597a24f00;
L_0000028597a23ec0 .concat [ 8 6 0 0], v00000285978e2390_0, L_0000028597a241e0;
L_0000028597a24280 .concat [ 13 1 0 0], v0000028597899c30_0, L_0000028597a28200;
L_0000028597a24b40 .arith/sub 14, L_0000028597a23ec0, L_0000028597a24280;
L_0000028597a243c0 .part v0000028597899d70_0, 13, 1;
L_0000028597a23e20 .part v0000028597899d70_0, 0, 13;
L_0000028597a24000 .cmp/ge 13, L_0000028597a23e20, L_0000028597a28248;
L_0000028597a24fa0 .part v0000028597899d70_0, 0, 12;
L_0000028597a24500 .part v0000028597899d70_0, 13, 1;
L_0000028597a24a00 .functor MUXZ 12, L_0000028597a282d8, L_0000028597a28290, L_0000028597a24500, C4<>;
L_0000028597a24320 .arith/sum 12, L_0000028597a24fa0, L_0000028597a24a00;
L_0000028597a24460 .part v0000028597899d70_0, 0, 12;
L_0000028597a23c40 .functor MUXZ 12, L_0000028597a24460, L_0000028597a24320, L_000002859797d420, C4<>;
S_00000285979e7c70 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_0000028597991f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979eccb0_0 .net *"_ivl_0", 12 0, L_0000028597a24dc0;  1 drivers
v00000285979ed6b0_0 .net *"_ivl_11", 0 0, L_0000028597a22c00;  1 drivers
v00000285979ed2f0_0 .net *"_ivl_12", 31 0, L_0000028597a22ca0;  1 drivers
L_0000028597a28638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979ed4d0_0 .net *"_ivl_15", 30 0, L_0000028597a28638;  1 drivers
L_0000028597a28680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000285979ecfd0_0 .net/2u *"_ivl_16", 31 0, L_0000028597a28680;  1 drivers
v00000285979ed570_0 .net *"_ivl_18", 0 0, L_0000028597a22de0;  1 drivers
L_0000028597a286c8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979ec670_0 .net/2u *"_ivl_20", 12 0, L_0000028597a286c8;  1 drivers
v00000285979ece90_0 .net *"_ivl_22", 12 0, L_0000028597a22e80;  1 drivers
v00000285979ecad0_0 .net *"_ivl_24", 12 0, L_0000028597a22f20;  1 drivers
L_0000028597a28710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979ed070_0 .net/2u *"_ivl_28", 1 0, L_0000028597a28710;  1 drivers
L_0000028597a285a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ec850_0 .net *"_ivl_3", 0 0, L_0000028597a285a8;  1 drivers
v00000285979ec710_0 .net *"_ivl_30", 0 0, L_0000028597a22fc0;  1 drivers
v00000285979ec530_0 .net *"_ivl_33", 0 0, L_0000028597a23060;  1 drivers
v00000285979ec7b0_0 .net *"_ivl_35", 10 0, L_0000028597a232e0;  1 drivers
v00000285979ed110_0 .net *"_ivl_36", 11 0, L_0000028597a234c0;  1 drivers
L_0000028597a28758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ed390_0 .net *"_ivl_39", 0 0, L_0000028597a28758;  1 drivers
v00000285979ecb70_0 .net *"_ivl_4", 12 0, L_0000028597a22a20;  1 drivers
L_0000028597a287a0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979ecc10_0 .net/2u *"_ivl_40", 11 0, L_0000028597a287a0;  1 drivers
v00000285979ed610_0 .net *"_ivl_42", 11 0, L_0000028597a23560;  1 drivers
v00000285979ed750_0 .net *"_ivl_45", 10 0, L_0000028597a23740;  1 drivers
v00000285979ed7f0_0 .net *"_ivl_46", 11 0, L_0000028597a23600;  1 drivers
L_0000028597a287e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ec170_0 .net *"_ivl_49", 0 0, L_0000028597a287e8;  1 drivers
v00000285979ec210_0 .net *"_ivl_50", 11 0, L_0000028597a236a0;  1 drivers
L_0000028597a285f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ec2b0_0 .net *"_ivl_7", 0 0, L_0000028597a285f0;  1 drivers
v00000285979ec350_0 .net "diff", 12 0, L_0000028597a22b60;  1 drivers
v00000285979eaaf0_0 .net "in1", 11 0, v00000285979e9fb0_0;  alias, 1 drivers
v00000285979eac30_0 .net "in2", 11 0, v00000285979ea690_0;  alias, 1 drivers
v00000285979ebdb0_0 .net "mode", 1 0, L_000002859797d960;  alias, 1 drivers
v00000285979ea7d0_0 .net "reduce_diff", 11 0, L_0000028597a23380;  1 drivers
v00000285979ea4b0_0 .net "res", 11 0, L_0000028597a23920;  alias, 1 drivers
L_0000028597a24dc0 .concat [ 12 1 0 0], v00000285979e9fb0_0, L_0000028597a285a8;
L_0000028597a22a20 .concat [ 12 1 0 0], v00000285979ea690_0, L_0000028597a285f0;
L_0000028597a22b60 .arith/sub 13, L_0000028597a24dc0, L_0000028597a22a20;
L_0000028597a22c00 .part L_0000028597a22b60, 12, 1;
L_0000028597a22ca0 .concat [ 1 31 0 0], L_0000028597a22c00, L_0000028597a28638;
L_0000028597a22de0 .cmp/eq 32, L_0000028597a22ca0, L_0000028597a28680;
L_0000028597a22e80 .arith/sum 13, L_0000028597a22b60, L_0000028597a286c8;
L_0000028597a22f20 .functor MUXZ 13, L_0000028597a22b60, L_0000028597a22e80, L_0000028597a22de0, C4<>;
L_0000028597a23380 .part L_0000028597a22f20, 0, 12;
L_0000028597a22fc0 .cmp/eq 2, L_000002859797d960, L_0000028597a28710;
L_0000028597a23060 .part L_0000028597a23380, 0, 1;
L_0000028597a232e0 .part L_0000028597a23380, 1, 11;
L_0000028597a234c0 .concat [ 11 1 0 0], L_0000028597a232e0, L_0000028597a28758;
L_0000028597a23560 .arith/sum 12, L_0000028597a234c0, L_0000028597a287a0;
L_0000028597a23740 .part L_0000028597a23380, 1, 11;
L_0000028597a23600 .concat [ 11 1 0 0], L_0000028597a23740, L_0000028597a287e8;
L_0000028597a236a0 .functor MUXZ 12, L_0000028597a23600, L_0000028597a23560, L_0000028597a23060, C4<>;
L_0000028597a23920 .functor MUXZ 12, L_0000028597a23380, L_0000028597a236a0, L_0000028597a22fc0, C4<>;
S_00000285979e8c10 .scope module, "BU1" "butterfly_core" 5 74, 6 6 0, S_0000028597991d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000002859797db90 .functor OR 1, L_0000028597a82a50, L_0000028597a82910, C4<0>, C4<0>;
L_000002859797d880 .functor OR 1, L_0000028597a84990, L_0000028597a83450, C4<0>, C4<0>;
L_000002859797d1f0 .functor OR 1, L_0000028597a833b0, L_0000028597a834f0, C4<0>, C4<0>;
L_000002859797d030 .functor OR 1, L_0000028597a82b90, L_0000028597a845d0, C4<0>, C4<0>;
L_000002859797cd90 .functor OR 1, L_0000028597a83590, L_0000028597a83630, C4<0>, C4<0>;
L_000002859797d570 .functor OR 1, L_0000028597a83950, L_0000028597a84d50, C4<0>, C4<0>;
L_000002859797d490 .functor OR 1, L_0000028597a83130, L_0000028597a83db0, C4<0>, C4<0>;
v00000285979f3dd0_0 .net *"_ivl_12", 0 0, L_000002859797db90;  1 drivers
L_0000028597a29448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f27f0_0 .net/2u *"_ivl_15", 1 0, L_0000028597a29448;  1 drivers
v00000285979f2390_0 .net *"_ivl_17", 0 0, L_0000028597a84990;  1 drivers
L_0000028597a29490 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f1990_0 .net/2u *"_ivl_19", 1 0, L_0000028597a29490;  1 drivers
v00000285979f2f70_0 .net *"_ivl_21", 0 0, L_0000028597a83450;  1 drivers
v00000285979f3ab0_0 .net *"_ivl_24", 0 0, L_000002859797d880;  1 drivers
L_0000028597a294d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f3fb0_0 .net/2u *"_ivl_27", 1 0, L_0000028597a294d8;  1 drivers
v00000285979f3650_0 .net *"_ivl_29", 0 0, L_0000028597a833b0;  1 drivers
L_0000028597a293b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f36f0_0 .net/2u *"_ivl_3", 1 0, L_0000028597a293b8;  1 drivers
L_0000028597a29520 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f2e30_0 .net/2u *"_ivl_31", 1 0, L_0000028597a29520;  1 drivers
v00000285979f30b0_0 .net *"_ivl_33", 0 0, L_0000028597a834f0;  1 drivers
v00000285979f3c90_0 .net *"_ivl_36", 0 0, L_000002859797d1f0;  1 drivers
L_0000028597a29568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f2430_0 .net/2u *"_ivl_39", 1 0, L_0000028597a29568;  1 drivers
v00000285979f3a10_0 .net *"_ivl_41", 0 0, L_0000028597a82b90;  1 drivers
L_0000028597a295b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f3150_0 .net/2u *"_ivl_43", 1 0, L_0000028597a295b0;  1 drivers
v00000285979f24d0_0 .net *"_ivl_45", 0 0, L_0000028597a845d0;  1 drivers
v00000285979f2b10_0 .net *"_ivl_48", 0 0, L_000002859797d030;  1 drivers
v00000285979f31f0_0 .net *"_ivl_5", 0 0, L_0000028597a82a50;  1 drivers
L_0000028597a295f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f1fd0_0 .net/2u *"_ivl_51", 1 0, L_0000028597a295f8;  1 drivers
v00000285979f4050_0 .net *"_ivl_53", 0 0, L_0000028597a83590;  1 drivers
L_0000028597a29640 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f2d90_0 .net/2u *"_ivl_55", 1 0, L_0000028597a29640;  1 drivers
v00000285979f3b50_0 .net *"_ivl_57", 0 0, L_0000028597a83630;  1 drivers
v00000285979f1a30_0 .net *"_ivl_60", 0 0, L_000002859797cd90;  1 drivers
L_0000028597a29688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979f2610_0 .net/2u *"_ivl_63", 1 0, L_0000028597a29688;  1 drivers
v00000285979f3d30_0 .net *"_ivl_65", 0 0, L_0000028597a83950;  1 drivers
L_0000028597a296d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f2250_0 .net/2u *"_ivl_67", 1 0, L_0000028597a296d0;  1 drivers
v00000285979f3290_0 .net *"_ivl_69", 0 0, L_0000028597a84d50;  1 drivers
L_0000028597a29400 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f1b70_0 .net/2u *"_ivl_7", 1 0, L_0000028597a29400;  1 drivers
v00000285979f3330_0 .net *"_ivl_72", 0 0, L_000002859797d570;  1 drivers
L_0000028597a29718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979f33d0_0 .net/2u *"_ivl_75", 1 0, L_0000028597a29718;  1 drivers
v00000285979f1c10_0 .net *"_ivl_77", 0 0, L_0000028597a83130;  1 drivers
L_0000028597a29760 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f1cb0_0 .net/2u *"_ivl_79", 1 0, L_0000028597a29760;  1 drivers
v00000285979f1d50_0 .net *"_ivl_81", 0 0, L_0000028597a83db0;  1 drivers
v00000285979f2890_0 .net *"_ivl_84", 0 0, L_000002859797d490;  1 drivers
v00000285979f26b0_0 .net *"_ivl_9", 0 0, L_0000028597a82910;  1 drivers
v00000285979f29d0_0 .net "addsub_in_1", 11 0, L_0000028597a82cd0;  1 drivers
v00000285979f1df0_0 .var "addsub_in_1_reg", 11 0;
v00000285979f2750_0 .net "addsub_in_2", 11 0, L_0000028597a836d0;  1 drivers
v00000285979f1e90_0 .var "addsub_in_2_reg", 11 0;
v00000285979f2070_0 .net "addsub_out_1", 11 0, L_0000028597a83e50;  1 drivers
v00000285979f21b0_0 .net "addsub_out_2", 11 0, L_0000028597a838b0;  1 drivers
v00000285979f2930_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979f22f0_0 .net "coef", 11 0, v0000028597a26080_0;  1 drivers
v00000285979f2a70_0 .var/i "i", 31 0;
v00000285979f2bb0_0 .net "in_1", 11 0, v0000028597a26940_0;  1 drivers
v00000285979f2c50_0 .net "in_2", 11 0, v0000028597a25400_0;  1 drivers
v00000285979f4c30_0 .net "mode", 1 0, L_000002859797e220;  alias, 1 drivers
v00000285979f5770_0 .net "mult_coef_in", 11 0, L_0000028597a82c30;  1 drivers
v00000285979f4e10_0 .var "mult_coef_in_reg", 11 0;
v00000285979f51d0_0 .net "mult_in_1", 11 0, L_0000028597a83bd0;  1 drivers
v00000285979f4370 .array "mult_in_1_reg", 3 0, 11 0;
v00000285979f5450_0 .net "mult_in_2", 11 0, L_0000028597a84490;  1 drivers
v00000285979f4370_3 .array/port v00000285979f4370, 3;
v00000285979f5590_0 .net "mult_out_1", 11 0, v00000285979f4370_3;  1 drivers
v00000285979f4230_0 .net "mult_out_2", 11 0, L_0000028597a81650;  1 drivers
v00000285979f4eb0_0 .net "out_1", 11 0, L_0000028597a83090;  alias, 1 drivers
v00000285979f5090_0 .net "out_2", 11 0, L_0000028597a847b0;  alias, 1 drivers
v00000285979f4af0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a82a50 .cmp/eq 2, L_000002859797e220, L_0000028597a293b8;
L_0000028597a82910 .cmp/eq 2, L_000002859797e220, L_0000028597a29400;
L_0000028597a83bd0 .functor MUXZ 12, v0000028597a26940_0, L_0000028597a83e50, L_000002859797db90, C4<>;
L_0000028597a84990 .cmp/eq 2, L_000002859797e220, L_0000028597a29448;
L_0000028597a83450 .cmp/eq 2, L_000002859797e220, L_0000028597a29490;
L_0000028597a84490 .functor MUXZ 12, v0000028597a25400_0, L_0000028597a838b0, L_000002859797d880, C4<>;
L_0000028597a833b0 .cmp/eq 2, L_000002859797e220, L_0000028597a294d8;
L_0000028597a834f0 .cmp/eq 2, L_000002859797e220, L_0000028597a29520;
L_0000028597a82c30 .functor MUXZ 12, v0000028597a26080_0, v00000285979f4e10_0, L_000002859797d1f0, C4<>;
L_0000028597a82b90 .cmp/eq 2, L_000002859797e220, L_0000028597a29568;
L_0000028597a845d0 .cmp/eq 2, L_000002859797e220, L_0000028597a295b0;
L_0000028597a82cd0 .functor MUXZ 12, v00000285979f4370_3, v0000028597a26940_0, L_000002859797d030, C4<>;
L_0000028597a83590 .cmp/eq 2, L_000002859797e220, L_0000028597a295f8;
L_0000028597a83630 .cmp/eq 2, L_000002859797e220, L_0000028597a29640;
L_0000028597a836d0 .functor MUXZ 12, L_0000028597a81650, v0000028597a25400_0, L_000002859797cd90, C4<>;
L_0000028597a83950 .cmp/eq 2, L_000002859797e220, L_0000028597a29688;
L_0000028597a84d50 .cmp/eq 2, L_000002859797e220, L_0000028597a296d0;
L_0000028597a83090 .functor MUXZ 12, v00000285979f4370_3, L_0000028597a83e50, L_000002859797d570, C4<>;
L_0000028597a83130 .cmp/eq 2, L_000002859797e220, L_0000028597a29718;
L_0000028597a83db0 .cmp/eq 2, L_000002859797e220, L_0000028597a29760;
L_0000028597a847b0 .functor MUXZ 12, L_0000028597a81650, L_0000028597a838b0, L_000002859797d490, C4<>;
S_00000285979e8a80 .scope module, "addition" "add" 6 65, 7 1 0, S_00000285979e8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979ea050_0 .net *"_ivl_0", 12 0, L_0000028597a807f0;  1 drivers
v00000285979ea0f0_0 .net *"_ivl_10", 31 0, L_0000028597a80a70;  1 drivers
L_0000028597a28f38 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979ee7e0_0 .net *"_ivl_13", 18 0, L_0000028597a28f38;  1 drivers
L_0000028597a28f80 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979eeec0_0 .net/2u *"_ivl_14", 31 0, L_0000028597a28f80;  1 drivers
v00000285979f00e0_0 .net *"_ivl_16", 0 0, L_0000028597a80b10;  1 drivers
L_0000028597a28fc8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979efa00_0 .net/2u *"_ivl_18", 12 0, L_0000028597a28fc8;  1 drivers
v00000285979efd20_0 .net *"_ivl_20", 12 0, L_0000028597a80c50;  1 drivers
v00000285979ee4c0_0 .net *"_ivl_22", 12 0, L_0000028597a83a90;  1 drivers
L_0000028597a29010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979ee740_0 .net/2u *"_ivl_26", 1 0, L_0000028597a29010;  1 drivers
v00000285979ef320_0 .net *"_ivl_28", 0 0, L_0000028597a839f0;  1 drivers
L_0000028597a28ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979efc80_0 .net *"_ivl_3", 0 0, L_0000028597a28ea8;  1 drivers
v00000285979eda20_0 .net *"_ivl_31", 0 0, L_0000028597a848f0;  1 drivers
v00000285979ef0a0_0 .net *"_ivl_33", 10 0, L_0000028597a84f30;  1 drivers
v00000285979ef460_0 .net *"_ivl_34", 11 0, L_0000028597a84fd0;  1 drivers
L_0000028597a29058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979eea60_0 .net *"_ivl_37", 0 0, L_0000028597a29058;  1 drivers
L_0000028597a290a0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979ee880_0 .net/2u *"_ivl_38", 11 0, L_0000028597a290a0;  1 drivers
v00000285979f0040_0 .net *"_ivl_4", 12 0, L_0000028597a80930;  1 drivers
v00000285979ef280_0 .net *"_ivl_40", 11 0, L_0000028597a84030;  1 drivers
v00000285979ef780_0 .net *"_ivl_43", 10 0, L_0000028597a84b70;  1 drivers
v00000285979ee560_0 .net *"_ivl_44", 11 0, L_0000028597a840d0;  1 drivers
L_0000028597a290e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ed980_0 .net *"_ivl_47", 0 0, L_0000028597a290e8;  1 drivers
v00000285979ef640_0 .net *"_ivl_48", 11 0, L_0000028597a83810;  1 drivers
L_0000028597a28ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ee920_0 .net *"_ivl_7", 0 0, L_0000028597a28ef0;  1 drivers
v00000285979edde0_0 .net "in1", 11 0, v00000285979f1df0_0;  1 drivers
v00000285979ede80_0 .net "in2", 11 0, v00000285979f1e90_0;  1 drivers
v00000285979edb60_0 .net "mode", 1 0, L_000002859797e220;  alias, 1 drivers
v00000285979eeb00_0 .net "reduce_sum", 11 0, L_0000028597a82eb0;  1 drivers
v00000285979ef6e0_0 .net "res", 11 0, L_0000028597a83e50;  alias, 1 drivers
v00000285979ee1a0_0 .net "sum", 12 0, L_0000028597a809d0;  1 drivers
L_0000028597a807f0 .concat [ 12 1 0 0], v00000285979f1df0_0, L_0000028597a28ea8;
L_0000028597a80930 .concat [ 12 1 0 0], v00000285979f1e90_0, L_0000028597a28ef0;
L_0000028597a809d0 .arith/sum 13, L_0000028597a807f0, L_0000028597a80930;
L_0000028597a80a70 .concat [ 13 19 0 0], L_0000028597a809d0, L_0000028597a28f38;
L_0000028597a80b10 .cmp/ge 32, L_0000028597a80a70, L_0000028597a28f80;
L_0000028597a80c50 .arith/sub 13, L_0000028597a809d0, L_0000028597a28fc8;
L_0000028597a83a90 .functor MUXZ 13, L_0000028597a809d0, L_0000028597a80c50, L_0000028597a80b10, C4<>;
L_0000028597a82eb0 .part L_0000028597a83a90, 0, 12;
L_0000028597a839f0 .cmp/eq 2, L_000002859797e220, L_0000028597a29010;
L_0000028597a848f0 .part L_0000028597a82eb0, 0, 1;
L_0000028597a84f30 .part L_0000028597a82eb0, 1, 11;
L_0000028597a84fd0 .concat [ 11 1 0 0], L_0000028597a84f30, L_0000028597a29058;
L_0000028597a84030 .arith/sum 12, L_0000028597a84fd0, L_0000028597a290a0;
L_0000028597a84b70 .part L_0000028597a82eb0, 1, 11;
L_0000028597a840d0 .concat [ 11 1 0 0], L_0000028597a84b70, L_0000028597a290e8;
L_0000028597a83810 .functor MUXZ 12, L_0000028597a840d0, L_0000028597a84030, L_0000028597a848f0, C4<>;
L_0000028597a83e50 .functor MUXZ 12, L_0000028597a82eb0, L_0000028597a83810, L_0000028597a839f0, C4<>;
S_00000285979e8da0 .scope module, "multiply" "mult" 6 35, 8 3 0, S_00000285979e8c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v00000285979f0680_0 .net *"_ivl_0", 23 0, L_0000028597a813d0;  1 drivers
L_0000028597a28c20 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f0ae0_0 .net *"_ivl_3", 11 0, L_0000028597a28c20;  1 drivers
v00000285979f0860_0 .net *"_ivl_4", 23 0, L_0000028597a81a10;  1 drivers
L_0000028597a28c68 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f1080_0 .net *"_ivl_7", 11 0, L_0000028597a28c68;  1 drivers
v00000285979f0400_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979f1300_0 .net "in1", 11 0, L_0000028597a84490;  alias, 1 drivers
v00000285979f0900_0 .net "in2", 11 0, L_0000028597a82c30;  alias, 1 drivers
v00000285979f0180_0 .net "product", 23 0, L_0000028597a81970;  1 drivers
v00000285979f13a0_0 .var "product_reg", 23 0;
v00000285979f1440_0 .var "reg1", 11 0;
v00000285979f1120_0 .var "reg2", 11 0;
v00000285979f11c0_0 .net "res", 11 0, L_0000028597a81650;  alias, 1 drivers
v00000285979f09a0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a813d0 .concat [ 12 12 0 0], v00000285979f1440_0, L_0000028597a28c20;
L_0000028597a81a10 .concat [ 12 12 0 0], v00000285979f1120_0, L_0000028597a28c68;
L_0000028597a81970 .arith/mult 24, L_0000028597a813d0, L_0000028597a81a10;
S_00000285979e8f30 .scope module, "mod" "reduce" 8 31, 9 1 0, S_00000285979e8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000002859797e6f0 .functor OR 1, L_0000028597a80e30, L_0000028597a81150, C4<0>, C4<0>;
v00000285979eff00_0 .net "Q_1", 12 0, L_0000028597a81790;  1 drivers
v00000285979ee100_0 .var "Q_1_reg", 12 0;
v00000285979edf20_0 .net "R", 13 0, L_0000028597a82690;  1 drivers
v00000285979ee9c0_0 .var "R_reg", 13 0;
v00000285979edfc0_0 .net *"_ivl_11", 10 0, L_0000028597a80bb0;  1 drivers
v00000285979ef820_0 .net *"_ivl_12", 13 0, L_0000028597a80110;  1 drivers
L_0000028597a28cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000285979ee240_0 .net *"_ivl_15", 2 0, L_0000028597a28cf8;  1 drivers
v00000285979eed80_0 .net *"_ivl_19", 7 0, L_0000028597a801b0;  1 drivers
v00000285979eeba0_0 .net *"_ivl_20", 13 0, L_0000028597a82190;  1 drivers
L_0000028597a28d40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000285979eef60_0 .net *"_ivl_23", 5 0, L_0000028597a28d40;  1 drivers
v00000285979ee600_0 .net *"_ivl_31", 2 0, L_0000028597a81e70;  1 drivers
v00000285979ee2e0_0 .net *"_ivl_33", 2 0, L_0000028597a81fb0;  1 drivers
v00000285979edd40_0 .net *"_ivl_34", 2 0, L_0000028597a82050;  1 drivers
v00000285979ee060_0 .net *"_ivl_40", 2 0, L_0000028597a81ab0;  1 drivers
v00000285979ef140_0 .net *"_ivl_44", 3 0, L_0000028597a82370;  1 drivers
v00000285979effa0_0 .net *"_ivl_46", 3 0, L_0000028597a824b0;  1 drivers
v00000285979edc00_0 .net *"_ivl_47", 3 0, L_0000028597a82550;  1 drivers
v00000285979ee380_0 .net *"_ivl_5", 12 0, L_0000028597a81dd0;  1 drivers
v00000285979efe60_0 .net *"_ivl_53", 1 0, L_0000028597a81b50;  1 drivers
v00000285979ef8c0_0 .net *"_ivl_58", 13 0, L_0000028597a80d90;  1 drivers
v00000285979ef500_0 .net *"_ivl_6", 13 0, L_0000028597a815b0;  1 drivers
L_0000028597a28d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979eece0_0 .net *"_ivl_61", 0 0, L_0000028597a28d88;  1 drivers
v00000285979efbe0_0 .net *"_ivl_65", 0 0, L_0000028597a80e30;  1 drivers
v00000285979ef5a0_0 .net *"_ivl_67", 12 0, L_0000028597a80390;  1 drivers
L_0000028597a28dd0 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979ef960_0 .net/2u *"_ivl_68", 12 0, L_0000028597a28dd0;  1 drivers
v00000285979efb40_0 .net *"_ivl_70", 0 0, L_0000028597a81150;  1 drivers
v00000285979eec40_0 .net *"_ivl_72", 0 0, L_000002859797e6f0;  1 drivers
v00000285979efdc0_0 .net *"_ivl_75", 11 0, L_0000028597a80ed0;  1 drivers
v00000285979eee20_0 .net *"_ivl_77", 0 0, L_0000028597a80570;  1 drivers
L_0000028597a28e18 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979ee6a0_0 .net/2u *"_ivl_78", 11 0, L_0000028597a28e18;  1 drivers
L_0000028597a28e60 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v00000285979edac0_0 .net/2u *"_ivl_80", 11 0, L_0000028597a28e60;  1 drivers
v00000285979efaa0_0 .net *"_ivl_82", 11 0, L_0000028597a80610;  1 drivers
v00000285979edca0_0 .net *"_ivl_84", 11 0, L_0000028597a80890;  1 drivers
v00000285979ee420_0 .net *"_ivl_87", 11 0, L_0000028597a806b0;  1 drivers
L_0000028597a28cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979ef000_0 .net *"_ivl_9", 0 0, L_0000028597a28cb0;  1 drivers
v00000285979ef1e0_0 .net "c", 23 0, v00000285979f13a0_0;  1 drivers
v00000285979ef3c0_0 .net "c0", 7 0, L_0000028597a81290;  1 drivers
v00000285979f0ea0_0 .var "c0_reg", 7 0;
v00000285979f0360_0 .net "c1", 15 0, L_0000028597a82870;  1 drivers
v00000285979f1260_0 .var "c1_reg", 5 0;
v00000285979f0f40_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979f1760_0 .net "d1_sum", 13 0, L_0000028597a81bf0;  1 drivers
v00000285979f0b80_0 .net "d_1", 13 0, L_0000028597a80f70;  1 drivers
v00000285979f0d60_0 .net "r", 11 0, L_0000028597a81650;  alias, 1 drivers
v00000285979f0fe0_0 .net "r1c0", 13 0, L_0000028597a80cf0;  1 drivers
v00000285979f0a40_0 .net "r_1", 5 0, L_0000028597a81510;  1 drivers
v00000285979f0e00_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v00000285979f0720_0 .net "s_1", 5 0, L_0000028597a822d0;  1 drivers
v00000285979f07c0_0 .net "s_2", 5 0, L_0000028597a825f0;  1 drivers
L_0000028597a81290 .part v00000285979f13a0_0, 0, 8;
L_0000028597a82870 .part v00000285979f13a0_0, 8, 16;
L_0000028597a81dd0 .part L_0000028597a82870, 3, 13;
L_0000028597a815b0 .concat [ 13 1 0 0], L_0000028597a81dd0, L_0000028597a28cb0;
L_0000028597a80bb0 .part L_0000028597a82870, 5, 11;
L_0000028597a80110 .concat [ 11 3 0 0], L_0000028597a80bb0, L_0000028597a28cf8;
L_0000028597a80f70 .arith/sum 14, L_0000028597a815b0, L_0000028597a80110;
L_0000028597a801b0 .part L_0000028597a80f70, 6, 8;
L_0000028597a82190 .concat [ 8 6 0 0], L_0000028597a801b0, L_0000028597a28d40;
L_0000028597a81bf0 .arith/sub 14, L_0000028597a80f70, L_0000028597a82190;
L_0000028597a81790 .part L_0000028597a81bf0, 1, 13;
L_0000028597a81e70 .part v00000285979f1260_0, 3, 3;
L_0000028597a81fb0 .part v00000285979ee100_0, 0, 3;
L_0000028597a82050 .arith/sub 3, L_0000028597a81e70, L_0000028597a81fb0;
L_0000028597a822d0 .concat8 [ 3 3 0 0], L_0000028597a81ab0, L_0000028597a82050;
L_0000028597a81ab0 .part v00000285979f1260_0, 0, 3;
L_0000028597a82370 .part v00000285979ee100_0, 2, 4;
L_0000028597a824b0 .part v00000285979ee100_0, 0, 4;
L_0000028597a82550 .arith/sum 4, L_0000028597a82370, L_0000028597a824b0;
L_0000028597a825f0 .concat8 [ 2 4 0 0], L_0000028597a81b50, L_0000028597a82550;
L_0000028597a81b50 .part v00000285979ee100_0, 0, 2;
L_0000028597a81510 .arith/sub 6, L_0000028597a822d0, L_0000028597a825f0;
L_0000028597a80cf0 .concat [ 8 6 0 0], v00000285979f0ea0_0, L_0000028597a81510;
L_0000028597a80d90 .concat [ 13 1 0 0], v00000285979ee100_0, L_0000028597a28d88;
L_0000028597a82690 .arith/sub 14, L_0000028597a80cf0, L_0000028597a80d90;
L_0000028597a80e30 .part v00000285979ee9c0_0, 13, 1;
L_0000028597a80390 .part v00000285979ee9c0_0, 0, 13;
L_0000028597a81150 .cmp/ge 13, L_0000028597a80390, L_0000028597a28dd0;
L_0000028597a80ed0 .part v00000285979ee9c0_0, 0, 12;
L_0000028597a80570 .part v00000285979ee9c0_0, 13, 1;
L_0000028597a80610 .functor MUXZ 12, L_0000028597a28e60, L_0000028597a28e18, L_0000028597a80570, C4<>;
L_0000028597a80890 .arith/sum 12, L_0000028597a80ed0, L_0000028597a80610;
L_0000028597a806b0 .part v00000285979ee9c0_0, 0, 12;
L_0000028597a81650 .functor MUXZ 12, L_0000028597a806b0, L_0000028597a80890, L_000002859797e6f0, C4<>;
S_00000285979e7e00 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_00000285979e8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979f14e0_0 .net *"_ivl_0", 12 0, L_0000028597a83270;  1 drivers
v00000285979f1580_0 .net *"_ivl_11", 0 0, L_0000028597a84170;  1 drivers
v00000285979f1620_0 .net *"_ivl_12", 31 0, L_0000028597a83b30;  1 drivers
L_0000028597a291c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f16c0_0 .net *"_ivl_15", 30 0, L_0000028597a291c0;  1 drivers
L_0000028597a29208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000285979f1800_0 .net/2u *"_ivl_16", 31 0, L_0000028597a29208;  1 drivers
v00000285979f0c20_0 .net *"_ivl_18", 0 0, L_0000028597a82e10;  1 drivers
L_0000028597a29250 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979f0cc0_0 .net/2u *"_ivl_20", 12 0, L_0000028597a29250;  1 drivers
v00000285979f0220_0 .net *"_ivl_22", 12 0, L_0000028597a829b0;  1 drivers
v00000285979f02c0_0 .net *"_ivl_24", 12 0, L_0000028597a84710;  1 drivers
L_0000028597a29298 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f04a0_0 .net/2u *"_ivl_28", 1 0, L_0000028597a29298;  1 drivers
L_0000028597a29130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f0540_0 .net *"_ivl_3", 0 0, L_0000028597a29130;  1 drivers
v00000285979f05e0_0 .net *"_ivl_30", 0 0, L_0000028597a82af0;  1 drivers
v00000285979f3e70_0 .net *"_ivl_33", 0 0, L_0000028597a82f50;  1 drivers
v00000285979f3470_0 .net *"_ivl_35", 10 0, L_0000028597a85070;  1 drivers
v00000285979f2ed0_0 .net *"_ivl_36", 11 0, L_0000028597a82ff0;  1 drivers
L_0000028597a292e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f2570_0 .net *"_ivl_39", 0 0, L_0000028597a292e0;  1 drivers
v00000285979f2110_0 .net *"_ivl_4", 12 0, L_0000028597a83770;  1 drivers
L_0000028597a29328 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979f3010_0 .net/2u *"_ivl_40", 11 0, L_0000028597a29328;  1 drivers
v00000285979f3830_0 .net *"_ivl_42", 11 0, L_0000028597a842b0;  1 drivers
v00000285979f1ad0_0 .net *"_ivl_45", 10 0, L_0000028597a84ad0;  1 drivers
v00000285979f40f0_0 .net *"_ivl_46", 11 0, L_0000028597a84210;  1 drivers
L_0000028597a29370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f38d0_0 .net *"_ivl_49", 0 0, L_0000028597a29370;  1 drivers
v00000285979f1f30_0 .net *"_ivl_50", 11 0, L_0000028597a831d0;  1 drivers
L_0000028597a29178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f3f10_0 .net *"_ivl_7", 0 0, L_0000028597a29178;  1 drivers
v00000285979f3790_0 .net "diff", 12 0, L_0000028597a84a30;  1 drivers
v00000285979f3510_0 .net "in1", 11 0, v00000285979f1df0_0;  alias, 1 drivers
v00000285979f2cf0_0 .net "in2", 11 0, v00000285979f1e90_0;  alias, 1 drivers
v00000285979f3bf0_0 .net "mode", 1 0, L_000002859797e220;  alias, 1 drivers
v00000285979f35b0_0 .net "reduce_diff", 11 0, L_0000028597a83310;  1 drivers
v00000285979f3970_0 .net "res", 11 0, L_0000028597a838b0;  alias, 1 drivers
L_0000028597a83270 .concat [ 12 1 0 0], v00000285979f1df0_0, L_0000028597a29130;
L_0000028597a83770 .concat [ 12 1 0 0], v00000285979f1e90_0, L_0000028597a29178;
L_0000028597a84a30 .arith/sub 13, L_0000028597a83270, L_0000028597a83770;
L_0000028597a84170 .part L_0000028597a84a30, 12, 1;
L_0000028597a83b30 .concat [ 1 31 0 0], L_0000028597a84170, L_0000028597a291c0;
L_0000028597a82e10 .cmp/eq 32, L_0000028597a83b30, L_0000028597a29208;
L_0000028597a829b0 .arith/sum 13, L_0000028597a84a30, L_0000028597a29250;
L_0000028597a84710 .functor MUXZ 13, L_0000028597a84a30, L_0000028597a829b0, L_0000028597a82e10, C4<>;
L_0000028597a83310 .part L_0000028597a84710, 0, 12;
L_0000028597a82af0 .cmp/eq 2, L_000002859797e220, L_0000028597a29298;
L_0000028597a82f50 .part L_0000028597a83310, 0, 1;
L_0000028597a85070 .part L_0000028597a83310, 1, 11;
L_0000028597a82ff0 .concat [ 11 1 0 0], L_0000028597a85070, L_0000028597a292e0;
L_0000028597a842b0 .arith/sum 12, L_0000028597a82ff0, L_0000028597a29328;
L_0000028597a84ad0 .part L_0000028597a83310, 1, 11;
L_0000028597a84210 .concat [ 11 1 0 0], L_0000028597a84ad0, L_0000028597a29370;
L_0000028597a831d0 .functor MUXZ 12, L_0000028597a84210, L_0000028597a842b0, L_0000028597a82f50, C4<>;
L_0000028597a838b0 .functor MUXZ 12, L_0000028597a83310, L_0000028597a831d0, L_0000028597a82af0, C4<>;
S_00000285979e90c0 .scope module, "BU2" "butterfly_core" 5 89, 6 6 0, S_0000028597991d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000002859797e1b0 .functor OR 1, L_0000028597a85e30, L_0000028597a85f70, C4<0>, C4<0>;
L_000002859797de30 .functor OR 1, L_0000028597a86150, L_0000028597a87a50, C4<0>, C4<0>;
L_000002859797e840 .functor OR 1, L_0000028597a87ff0, L_0000028597a879b0, C4<0>, C4<0>;
L_000002859797dff0 .functor OR 1, L_0000028597a87910, L_0000028597a87af0, C4<0>, C4<0>;
L_000002859797e7d0 .functor OR 1, L_0000028597a87c30, L_0000028597a87d70, C4<0>, C4<0>;
L_000002859797e530 .functor OR 1, L_0000028597a87e10, L_0000028597a9aef0, C4<0>, C4<0>;
L_000002859797db20 .functor OR 1, L_0000028597a9c070, L_0000028597a9c110, C4<0>, C4<0>;
v00000285979f8880_0 .net *"_ivl_12", 0 0, L_000002859797e1b0;  1 drivers
L_0000028597a29fd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f95a0_0 .net/2u *"_ivl_15", 1 0, L_0000028597a29fd0;  1 drivers
v00000285979fa720_0 .net *"_ivl_17", 0 0, L_0000028597a86150;  1 drivers
L_0000028597a2a018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f8380_0 .net/2u *"_ivl_19", 1 0, L_0000028597a2a018;  1 drivers
v00000285979f93c0_0 .net *"_ivl_21", 0 0, L_0000028597a87a50;  1 drivers
v00000285979f9d20_0 .net *"_ivl_24", 0 0, L_000002859797de30;  1 drivers
L_0000028597a2a060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f9dc0_0 .net/2u *"_ivl_27", 1 0, L_0000028597a2a060;  1 drivers
v00000285979fa540_0 .net *"_ivl_29", 0 0, L_0000028597a87ff0;  1 drivers
L_0000028597a29f40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f9f00_0 .net/2u *"_ivl_3", 1 0, L_0000028597a29f40;  1 drivers
L_0000028597a2a0a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979fa360_0 .net/2u *"_ivl_31", 1 0, L_0000028597a2a0a8;  1 drivers
v00000285979f9280_0 .net *"_ivl_33", 0 0, L_0000028597a879b0;  1 drivers
v00000285979f90a0_0 .net *"_ivl_36", 0 0, L_000002859797e840;  1 drivers
L_0000028597a2a0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f9500_0 .net/2u *"_ivl_39", 1 0, L_0000028597a2a0f0;  1 drivers
v00000285979fa7c0_0 .net *"_ivl_41", 0 0, L_0000028597a87910;  1 drivers
L_0000028597a2a138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979fa900_0 .net/2u *"_ivl_43", 1 0, L_0000028597a2a138;  1 drivers
v00000285979f8560_0 .net *"_ivl_45", 0 0, L_0000028597a87af0;  1 drivers
v00000285979f82e0_0 .net *"_ivl_48", 0 0, L_000002859797dff0;  1 drivers
v00000285979f8ce0_0 .net *"_ivl_5", 0 0, L_0000028597a85e30;  1 drivers
L_0000028597a2a180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f8420_0 .net/2u *"_ivl_51", 1 0, L_0000028597a2a180;  1 drivers
v00000285979f8740_0 .net *"_ivl_53", 0 0, L_0000028597a87c30;  1 drivers
L_0000028597a2a1c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f9000_0 .net/2u *"_ivl_55", 1 0, L_0000028597a2a1c8;  1 drivers
v00000285979f9460_0 .net *"_ivl_57", 0 0, L_0000028597a87d70;  1 drivers
v00000285979f84c0_0 .net *"_ivl_60", 0 0, L_000002859797e7d0;  1 drivers
L_0000028597a2a210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979f8920_0 .net/2u *"_ivl_63", 1 0, L_0000028597a2a210;  1 drivers
v00000285979f8a60_0 .net *"_ivl_65", 0 0, L_0000028597a87e10;  1 drivers
L_0000028597a2a258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f8b00_0 .net/2u *"_ivl_67", 1 0, L_0000028597a2a258;  1 drivers
v00000285979f8ba0_0 .net *"_ivl_69", 0 0, L_0000028597a9aef0;  1 drivers
L_0000028597a29f88 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f8c40_0 .net/2u *"_ivl_7", 1 0, L_0000028597a29f88;  1 drivers
v00000285979f8e20_0 .net *"_ivl_72", 0 0, L_000002859797e530;  1 drivers
L_0000028597a2a2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000285979f8ec0_0 .net/2u *"_ivl_75", 1 0, L_0000028597a2a2a0;  1 drivers
v00000285979f9640_0 .net *"_ivl_77", 0 0, L_0000028597a9c070;  1 drivers
L_0000028597a2a2e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000285979f8f60_0 .net/2u *"_ivl_79", 1 0, L_0000028597a2a2e8;  1 drivers
v00000285979f91e0_0 .net *"_ivl_81", 0 0, L_0000028597a9c110;  1 drivers
v00000285979fcb60_0 .net *"_ivl_84", 0 0, L_000002859797db20;  1 drivers
v00000285979fca20_0 .net *"_ivl_9", 0 0, L_0000028597a85f70;  1 drivers
v00000285979fc160_0 .net "addsub_in_1", 11 0, L_0000028597a87b90;  1 drivers
v00000285979fb440_0 .var "addsub_in_1_reg", 11 0;
v00000285979fc0c0_0 .net "addsub_in_2", 11 0, L_0000028597a87eb0;  1 drivers
v00000285979fd100_0 .var "addsub_in_2_reg", 11 0;
v00000285979fc5c0_0 .net "addsub_out_1", 11 0, L_0000028597a86830;  1 drivers
v00000285979fbda0_0 .net "addsub_out_2", 11 0, L_0000028597a85a70;  1 drivers
v00000285979fc660_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979fb3a0_0 .net "coef", 11 0, v0000028597a26da0_0;  1 drivers
v00000285979fb4e0_0 .var/i "i", 31 0;
v00000285979fc7a0_0 .net "in_1", 11 0, v0000028597a26120_0;  1 drivers
v00000285979fb120_0 .net "in_2", 11 0, v0000028597a25540_0;  1 drivers
v00000285979fbbc0_0 .net "mode", 1 0, L_0000028597aa0fd0;  alias, 1 drivers
v00000285979fbe40_0 .net "mult_coef_in", 11 0, L_0000028597a87cd0;  1 drivers
v00000285979fbee0_0 .var "mult_coef_in_reg", 11 0;
v00000285979fa9a0_0 .net "mult_in_1", 11 0, L_0000028597a860b0;  1 drivers
v00000285979fcac0 .array "mult_in_1_reg", 3 0, 11 0;
v00000285979fc480_0 .net "mult_in_2", 11 0, L_0000028597a87f50;  1 drivers
v00000285979fcac0_3 .array/port v00000285979fcac0, 3;
v00000285979fb9e0_0 .net "mult_out_1", 11 0, v00000285979fcac0_3;  1 drivers
v00000285979fc340_0 .net "mult_out_2", 11 0, L_0000028597a854d0;  1 drivers
v00000285979fb800_0 .net "out_1", 11 0, L_0000028597a9cf70;  alias, 1 drivers
v00000285979fc980_0 .net "out_2", 11 0, L_0000028597a9a9f0;  alias, 1 drivers
v00000285979fc840_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a85e30 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a29f40;
L_0000028597a85f70 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a29f88;
L_0000028597a860b0 .functor MUXZ 12, v0000028597a26120_0, L_0000028597a86830, L_000002859797e1b0, C4<>;
L_0000028597a86150 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a29fd0;
L_0000028597a87a50 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a018;
L_0000028597a87f50 .functor MUXZ 12, v0000028597a25540_0, L_0000028597a85a70, L_000002859797de30, C4<>;
L_0000028597a87ff0 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a060;
L_0000028597a879b0 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a0a8;
L_0000028597a87cd0 .functor MUXZ 12, v0000028597a26da0_0, v00000285979fbee0_0, L_000002859797e840, C4<>;
L_0000028597a87910 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a0f0;
L_0000028597a87af0 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a138;
L_0000028597a87b90 .functor MUXZ 12, v00000285979fcac0_3, v0000028597a26120_0, L_000002859797dff0, C4<>;
L_0000028597a87c30 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a180;
L_0000028597a87d70 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a1c8;
L_0000028597a87eb0 .functor MUXZ 12, L_0000028597a854d0, v0000028597a25540_0, L_000002859797e7d0, C4<>;
L_0000028597a87e10 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a210;
L_0000028597a9aef0 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a258;
L_0000028597a9cf70 .functor MUXZ 12, v00000285979fcac0_3, L_0000028597a86830, L_000002859797e530, C4<>;
L_0000028597a9c070 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a2a0;
L_0000028597a9c110 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a2a2e8;
L_0000028597a9a9f0 .functor MUXZ 12, L_0000028597a854d0, L_0000028597a85a70, L_000002859797db20, C4<>;
S_00000285979e9250 .scope module, "addition" "add" 6 65, 7 1 0, S_00000285979e90c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979f5310_0 .net *"_ivl_0", 12 0, L_0000028597a85930;  1 drivers
v00000285979f5270_0 .net *"_ivl_10", 31 0, L_0000028597a868d0;  1 drivers
L_0000028597a29ac0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f4410_0 .net *"_ivl_13", 18 0, L_0000028597a29ac0;  1 drivers
L_0000028597a29b08 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979f4ff0_0 .net/2u *"_ivl_14", 31 0, L_0000028597a29b08;  1 drivers
v00000285979f4910_0 .net *"_ivl_16", 0 0, L_0000028597a85cf0;  1 drivers
L_0000028597a29b50 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979f54f0_0 .net/2u *"_ivl_18", 12 0, L_0000028597a29b50;  1 drivers
v00000285979f4870_0 .net *"_ivl_20", 12 0, L_0000028597a85570;  1 drivers
v00000285979f5630_0 .net *"_ivl_22", 12 0, L_0000028597a87870;  1 drivers
L_0000028597a29b98 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f4f50_0 .net/2u *"_ivl_26", 1 0, L_0000028597a29b98;  1 drivers
v00000285979f5130_0 .net *"_ivl_28", 0 0, L_0000028597a87230;  1 drivers
L_0000028597a29a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f56d0_0 .net *"_ivl_3", 0 0, L_0000028597a29a30;  1 drivers
v00000285979f53b0_0 .net *"_ivl_31", 0 0, L_0000028597a875f0;  1 drivers
v00000285979f5810_0 .net *"_ivl_33", 10 0, L_0000028597a87550;  1 drivers
v00000285979f4d70_0 .net *"_ivl_34", 11 0, L_0000028597a86010;  1 drivers
L_0000028597a29be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f4550_0 .net *"_ivl_37", 0 0, L_0000028597a29be0;  1 drivers
L_0000028597a29c28 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979f45f0_0 .net/2u *"_ivl_38", 11 0, L_0000028597a29c28;  1 drivers
v00000285979f4190_0 .net *"_ivl_4", 12 0, L_0000028597a86290;  1 drivers
v00000285979f42d0_0 .net *"_ivl_40", 11 0, L_0000028597a86e70;  1 drivers
v00000285979f4730_0 .net *"_ivl_43", 10 0, L_0000028597a87370;  1 drivers
v00000285979f4b90_0 .net *"_ivl_44", 11 0, L_0000028597a86470;  1 drivers
L_0000028597a29c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f44b0_0 .net *"_ivl_47", 0 0, L_0000028597a29c70;  1 drivers
v00000285979f4690_0 .net *"_ivl_48", 11 0, L_0000028597a86330;  1 drivers
L_0000028597a29a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f47d0_0 .net *"_ivl_7", 0 0, L_0000028597a29a78;  1 drivers
v00000285979f49b0_0 .net "in1", 11 0, v00000285979fb440_0;  1 drivers
v00000285979f4a50_0 .net "in2", 11 0, v00000285979fd100_0;  1 drivers
v00000285979f4cd0_0 .net "mode", 1 0, L_0000028597aa0fd0;  alias, 1 drivers
v00000285979f6940_0 .net "reduce_sum", 11 0, L_0000028597a85ed0;  1 drivers
v00000285979f7840_0 .net "res", 11 0, L_0000028597a86830;  alias, 1 drivers
v00000285979f5ae0_0 .net "sum", 12 0, L_0000028597a86790;  1 drivers
L_0000028597a85930 .concat [ 12 1 0 0], v00000285979fb440_0, L_0000028597a29a30;
L_0000028597a86290 .concat [ 12 1 0 0], v00000285979fd100_0, L_0000028597a29a78;
L_0000028597a86790 .arith/sum 13, L_0000028597a85930, L_0000028597a86290;
L_0000028597a868d0 .concat [ 13 19 0 0], L_0000028597a86790, L_0000028597a29ac0;
L_0000028597a85cf0 .cmp/ge 32, L_0000028597a868d0, L_0000028597a29b08;
L_0000028597a85570 .arith/sub 13, L_0000028597a86790, L_0000028597a29b50;
L_0000028597a87870 .functor MUXZ 13, L_0000028597a86790, L_0000028597a85570, L_0000028597a85cf0, C4<>;
L_0000028597a85ed0 .part L_0000028597a87870, 0, 12;
L_0000028597a87230 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a29b98;
L_0000028597a875f0 .part L_0000028597a85ed0, 0, 1;
L_0000028597a87550 .part L_0000028597a85ed0, 1, 11;
L_0000028597a86010 .concat [ 11 1 0 0], L_0000028597a87550, L_0000028597a29be0;
L_0000028597a86e70 .arith/sum 12, L_0000028597a86010, L_0000028597a29c28;
L_0000028597a87370 .part L_0000028597a85ed0, 1, 11;
L_0000028597a86470 .concat [ 11 1 0 0], L_0000028597a87370, L_0000028597a29c70;
L_0000028597a86330 .functor MUXZ 12, L_0000028597a86470, L_0000028597a86e70, L_0000028597a875f0, C4<>;
L_0000028597a86830 .functor MUXZ 12, L_0000028597a85ed0, L_0000028597a86330, L_0000028597a87230, C4<>;
S_00000285979e8760 .scope module, "multiply" "mult" 6 35, 8 3 0, S_00000285979e90c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v00000285979f6620_0 .net *"_ivl_0", 23 0, L_0000028597a83c70;  1 drivers
L_0000028597a297a8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f5ea0_0 .net *"_ivl_3", 11 0, L_0000028597a297a8;  1 drivers
v00000285979f77a0_0 .net *"_ivl_4", 23 0, L_0000028597a84df0;  1 drivers
L_0000028597a297f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979f7ca0_0 .net *"_ivl_7", 11 0, L_0000028597a297f0;  1 drivers
v00000285979f7d40_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979f66c0_0 .net "in1", 11 0, L_0000028597a87f50;  alias, 1 drivers
v00000285979f7e80_0 .net "in2", 11 0, L_0000028597a87cd0;  alias, 1 drivers
v00000285979f6760_0 .net "product", 23 0, L_0000028597a84530;  1 drivers
v00000285979f6800_0 .var "product_reg", 23 0;
v00000285979f6a80_0 .var "reg1", 11 0;
v00000285979f68a0_0 .var "reg2", 11 0;
v00000285979f6b20_0 .net "res", 11 0, L_0000028597a854d0;  alias, 1 drivers
v00000285979fa180_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a83c70 .concat [ 12 12 0 0], v00000285979f6a80_0, L_0000028597a297a8;
L_0000028597a84df0 .concat [ 12 12 0 0], v00000285979f68a0_0, L_0000028597a297f0;
L_0000028597a84530 .arith/mult 24, L_0000028597a83c70, L_0000028597a84df0;
S_00000285979e93e0 .scope module, "mod" "reduce" 8 31, 9 1 0, S_00000285979e8760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000002859797e8b0 .functor OR 1, L_0000028597a861f0, L_0000028597a87730, C4<0>, C4<0>;
v00000285979f7480_0 .net "Q_1", 12 0, L_0000028597a866f0;  1 drivers
v00000285979f72a0_0 .var "Q_1_reg", 12 0;
v00000285979f78e0_0 .net "R", 13 0, L_0000028597a86650;  1 drivers
v00000285979f7980_0 .var "R_reg", 13 0;
v00000285979f7b60_0 .net *"_ivl_11", 10 0, L_0000028597a83ef0;  1 drivers
v00000285979f6d00_0 .net *"_ivl_12", 13 0, L_0000028597a83f90;  1 drivers
L_0000028597a29880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000285979f8100_0 .net *"_ivl_15", 2 0, L_0000028597a29880;  1 drivers
v00000285979f6ee0_0 .net *"_ivl_19", 7 0, L_0000028597a84670;  1 drivers
v00000285979f7f20_0 .net *"_ivl_20", 13 0, L_0000028597a84850;  1 drivers
L_0000028597a298c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000285979f7520_0 .net *"_ivl_23", 5 0, L_0000028597a298c8;  1 drivers
v00000285979f7fc0_0 .net *"_ivl_31", 2 0, L_0000028597a852f0;  1 drivers
v00000285979f8060_0 .net *"_ivl_33", 2 0, L_0000028597a872d0;  1 drivers
v00000285979f75c0_0 .net *"_ivl_34", 2 0, L_0000028597a85750;  1 drivers
v00000285979f6440_0 .net *"_ivl_40", 2 0, L_0000028597a874b0;  1 drivers
v00000285979f6e40_0 .net *"_ivl_44", 3 0, L_0000028597a86970;  1 drivers
v00000285979f7020_0 .net *"_ivl_46", 3 0, L_0000028597a877d0;  1 drivers
v00000285979f5d60_0 .net *"_ivl_47", 3 0, L_0000028597a857f0;  1 drivers
v00000285979f7a20_0 .net *"_ivl_5", 12 0, L_0000028597a84c10;  1 drivers
v00000285979f5f40_0 .net *"_ivl_53", 1 0, L_0000028597a85390;  1 drivers
v00000285979f6bc0_0 .net *"_ivl_58", 13 0, L_0000028597a85890;  1 drivers
v00000285979f6260_0 .net *"_ivl_6", 13 0, L_0000028597a84cb0;  1 drivers
L_0000028597a29910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f5fe0_0 .net *"_ivl_61", 0 0, L_0000028597a29910;  1 drivers
v00000285979f7de0_0 .net *"_ivl_65", 0 0, L_0000028597a861f0;  1 drivers
v00000285979f6da0_0 .net *"_ivl_67", 12 0, L_0000028597a86f10;  1 drivers
L_0000028597a29958 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979f6120_0 .net/2u *"_ivl_68", 12 0, L_0000028597a29958;  1 drivers
v00000285979f7ac0_0 .net *"_ivl_70", 0 0, L_0000028597a87730;  1 drivers
v00000285979f7660_0 .net *"_ivl_72", 0 0, L_000002859797e8b0;  1 drivers
v00000285979f5a40_0 .net *"_ivl_75", 11 0, L_0000028597a856b0;  1 drivers
v00000285979f64e0_0 .net *"_ivl_77", 0 0, L_0000028597a86c90;  1 drivers
L_0000028597a299a0 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979f6f80_0 .net/2u *"_ivl_78", 11 0, L_0000028597a299a0;  1 drivers
L_0000028597a299e8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v00000285979f59a0_0 .net/2u *"_ivl_80", 11 0, L_0000028597a299e8;  1 drivers
v00000285979f70c0_0 .net *"_ivl_82", 11 0, L_0000028597a87410;  1 drivers
v00000285979f5b80_0 .net *"_ivl_84", 11 0, L_0000028597a86a10;  1 drivers
v00000285979f7160_0 .net *"_ivl_87", 11 0, L_0000028597a86dd0;  1 drivers
L_0000028597a29838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f5c20_0 .net *"_ivl_9", 0 0, L_0000028597a29838;  1 drivers
v00000285979f5cc0_0 .net "c", 23 0, v00000285979f6800_0;  1 drivers
v00000285979f7700_0 .net "c0", 7 0, L_0000028597a843f0;  1 drivers
v00000285979f6580_0 .var "c0_reg", 7 0;
v00000285979f7200_0 .net "c1", 15 0, L_0000028597a82d70;  1 drivers
v00000285979f7340_0 .var "c1_reg", 5 0;
v00000285979f5e00_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v00000285979f63a0_0 .net "d1_sum", 13 0, L_0000028597a84e90;  1 drivers
v00000285979f7c00_0 .net "d_1", 13 0, L_0000028597a84350;  1 drivers
v00000285979f6080_0 .net "r", 11 0, L_0000028597a854d0;  alias, 1 drivers
v00000285979f6c60_0 .net "r1c0", 13 0, L_0000028597a86d30;  1 drivers
v00000285979f6300_0 .net "r_1", 5 0, L_0000028597a87690;  1 drivers
v00000285979f61c0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v00000285979f73e0_0 .net "s_1", 5 0, L_0000028597a86510;  1 drivers
v00000285979f69e0_0 .net "s_2", 5 0, L_0000028597a85b10;  1 drivers
L_0000028597a843f0 .part v00000285979f6800_0, 0, 8;
L_0000028597a82d70 .part v00000285979f6800_0, 8, 16;
L_0000028597a84c10 .part L_0000028597a82d70, 3, 13;
L_0000028597a84cb0 .concat [ 13 1 0 0], L_0000028597a84c10, L_0000028597a29838;
L_0000028597a83ef0 .part L_0000028597a82d70, 5, 11;
L_0000028597a83f90 .concat [ 11 3 0 0], L_0000028597a83ef0, L_0000028597a29880;
L_0000028597a84350 .arith/sum 14, L_0000028597a84cb0, L_0000028597a83f90;
L_0000028597a84670 .part L_0000028597a84350, 6, 8;
L_0000028597a84850 .concat [ 8 6 0 0], L_0000028597a84670, L_0000028597a298c8;
L_0000028597a84e90 .arith/sub 14, L_0000028597a84350, L_0000028597a84850;
L_0000028597a866f0 .part L_0000028597a84e90, 1, 13;
L_0000028597a852f0 .part v00000285979f7340_0, 3, 3;
L_0000028597a872d0 .part v00000285979f72a0_0, 0, 3;
L_0000028597a85750 .arith/sub 3, L_0000028597a852f0, L_0000028597a872d0;
L_0000028597a86510 .concat8 [ 3 3 0 0], L_0000028597a874b0, L_0000028597a85750;
L_0000028597a874b0 .part v00000285979f7340_0, 0, 3;
L_0000028597a86970 .part v00000285979f72a0_0, 2, 4;
L_0000028597a877d0 .part v00000285979f72a0_0, 0, 4;
L_0000028597a857f0 .arith/sum 4, L_0000028597a86970, L_0000028597a877d0;
L_0000028597a85b10 .concat8 [ 2 4 0 0], L_0000028597a85390, L_0000028597a857f0;
L_0000028597a85390 .part v00000285979f72a0_0, 0, 2;
L_0000028597a87690 .arith/sub 6, L_0000028597a86510, L_0000028597a85b10;
L_0000028597a86d30 .concat [ 8 6 0 0], v00000285979f6580_0, L_0000028597a87690;
L_0000028597a85890 .concat [ 13 1 0 0], v00000285979f72a0_0, L_0000028597a29910;
L_0000028597a86650 .arith/sub 14, L_0000028597a86d30, L_0000028597a85890;
L_0000028597a861f0 .part v00000285979f7980_0, 13, 1;
L_0000028597a86f10 .part v00000285979f7980_0, 0, 13;
L_0000028597a87730 .cmp/ge 13, L_0000028597a86f10, L_0000028597a29958;
L_0000028597a856b0 .part v00000285979f7980_0, 0, 12;
L_0000028597a86c90 .part v00000285979f7980_0, 13, 1;
L_0000028597a87410 .functor MUXZ 12, L_0000028597a299e8, L_0000028597a299a0, L_0000028597a86c90, C4<>;
L_0000028597a86a10 .arith/sum 12, L_0000028597a856b0, L_0000028597a87410;
L_0000028597a86dd0 .part v00000285979f7980_0, 0, 12;
L_0000028597a854d0 .functor MUXZ 12, L_0000028597a86dd0, L_0000028597a86a10, L_000002859797e8b0, C4<>;
S_00000285979e85d0 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_00000285979e90c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979fa5e0_0 .net *"_ivl_0", 12 0, L_0000028597a86ab0;  1 drivers
v00000285979f9a00_0 .net *"_ivl_11", 0 0, L_0000028597a86bf0;  1 drivers
v00000285979f9fa0_0 .net *"_ivl_12", 31 0, L_0000028597a863d0;  1 drivers
L_0000028597a29d48 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979fa4a0_0 .net *"_ivl_15", 30 0, L_0000028597a29d48;  1 drivers
L_0000028597a29d90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000285979fa040_0 .net/2u *"_ivl_16", 31 0, L_0000028597a29d90;  1 drivers
v00000285979f9e60_0 .net *"_ivl_18", 0 0, L_0000028597a86fb0;  1 drivers
L_0000028597a29dd8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979fa0e0_0 .net/2u *"_ivl_20", 12 0, L_0000028597a29dd8;  1 drivers
v00000285979f9b40_0 .net *"_ivl_22", 12 0, L_0000028597a87050;  1 drivers
v00000285979f9aa0_0 .net *"_ivl_24", 12 0, L_0000028597a85bb0;  1 drivers
L_0000028597a29e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979f9320_0 .net/2u *"_ivl_28", 1 0, L_0000028597a29e20;  1 drivers
L_0000028597a29cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fa220_0 .net *"_ivl_3", 0 0, L_0000028597a29cb8;  1 drivers
v00000285979f87e0_0 .net *"_ivl_30", 0 0, L_0000028597a870f0;  1 drivers
v00000285979fa2c0_0 .net *"_ivl_33", 0 0, L_0000028597a85110;  1 drivers
v00000285979f9be0_0 .net *"_ivl_35", 10 0, L_0000028597a87190;  1 drivers
v00000285979f8240_0 .net *"_ivl_36", 11 0, L_0000028597a851b0;  1 drivers
L_0000028597a29e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fa400_0 .net *"_ivl_39", 0 0, L_0000028597a29e68;  1 drivers
v00000285979f9780_0 .net *"_ivl_4", 12 0, L_0000028597a86b50;  1 drivers
L_0000028597a29eb0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979f89c0_0 .net/2u *"_ivl_40", 11 0, L_0000028597a29eb0;  1 drivers
v00000285979f81a0_0 .net *"_ivl_42", 11 0, L_0000028597a85250;  1 drivers
v00000285979f9140_0 .net *"_ivl_45", 10 0, L_0000028597a859d0;  1 drivers
v00000285979f8600_0 .net *"_ivl_46", 11 0, L_0000028597a85430;  1 drivers
L_0000028597a29ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f9960_0 .net *"_ivl_49", 0 0, L_0000028597a29ef8;  1 drivers
v00000285979f9820_0 .net *"_ivl_50", 11 0, L_0000028597a85d90;  1 drivers
L_0000028597a29d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979f86a0_0 .net *"_ivl_7", 0 0, L_0000028597a29d00;  1 drivers
v00000285979f8d80_0 .net "diff", 12 0, L_0000028597a85610;  1 drivers
v00000285979fa860_0 .net "in1", 11 0, v00000285979fb440_0;  alias, 1 drivers
v00000285979fa680_0 .net "in2", 11 0, v00000285979fd100_0;  alias, 1 drivers
v00000285979f9c80_0 .net "mode", 1 0, L_0000028597aa0fd0;  alias, 1 drivers
v00000285979f96e0_0 .net "reduce_diff", 11 0, L_0000028597a865b0;  1 drivers
v00000285979f98c0_0 .net "res", 11 0, L_0000028597a85a70;  alias, 1 drivers
L_0000028597a86ab0 .concat [ 12 1 0 0], v00000285979fb440_0, L_0000028597a29cb8;
L_0000028597a86b50 .concat [ 12 1 0 0], v00000285979fd100_0, L_0000028597a29d00;
L_0000028597a85610 .arith/sub 13, L_0000028597a86ab0, L_0000028597a86b50;
L_0000028597a86bf0 .part L_0000028597a85610, 12, 1;
L_0000028597a863d0 .concat [ 1 31 0 0], L_0000028597a86bf0, L_0000028597a29d48;
L_0000028597a86fb0 .cmp/eq 32, L_0000028597a863d0, L_0000028597a29d90;
L_0000028597a87050 .arith/sum 13, L_0000028597a85610, L_0000028597a29dd8;
L_0000028597a85bb0 .functor MUXZ 13, L_0000028597a85610, L_0000028597a87050, L_0000028597a86fb0, C4<>;
L_0000028597a865b0 .part L_0000028597a85bb0, 0, 12;
L_0000028597a870f0 .cmp/eq 2, L_0000028597aa0fd0, L_0000028597a29e20;
L_0000028597a85110 .part L_0000028597a865b0, 0, 1;
L_0000028597a87190 .part L_0000028597a865b0, 1, 11;
L_0000028597a851b0 .concat [ 11 1 0 0], L_0000028597a87190, L_0000028597a29e68;
L_0000028597a85250 .arith/sum 12, L_0000028597a851b0, L_0000028597a29eb0;
L_0000028597a859d0 .part L_0000028597a865b0, 1, 11;
L_0000028597a85430 .concat [ 11 1 0 0], L_0000028597a859d0, L_0000028597a29ef8;
L_0000028597a85d90 .functor MUXZ 12, L_0000028597a85430, L_0000028597a85250, L_0000028597a85110, C4<>;
L_0000028597a85a70 .functor MUXZ 12, L_0000028597a865b0, L_0000028597a85d90, L_0000028597a870f0, C4<>;
S_00000285979e9570 .scope module, "BU3" "butterfly_core" 5 104, 6 6 0, S_0000028597991d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "in_1";
    .port_info 3 /INPUT 12 "in_2";
    .port_info 4 /INPUT 12 "coef";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 12 "out_1";
    .port_info 7 /OUTPUT 12 "out_2";
L_000002859797df10 .functor OR 1, L_0000028597a9ec30, L_0000028597a9d1f0, C4<0>, C4<0>;
L_000002859797ddc0 .functor OR 1, L_0000028597a9f8b0, L_0000028597a9d830, C4<0>, C4<0>;
L_000002859797da40 .functor OR 1, L_0000028597a9eff0, L_0000028597a9d290, C4<0>, C4<0>;
L_000002859797d340 .functor OR 1, L_0000028597a9f090, L_0000028597a9f310, C4<0>, C4<0>;
L_000002859797e5a0 .functor OR 1, L_0000028597a9e4b0, L_0000028597a9f770, C4<0>, C4<0>;
L_000002859797d5e0 .functor OR 1, L_0000028597a9d470, L_0000028597a9f4f0, C4<0>, C4<0>;
L_000002859797d730 .functor OR 1, L_0000028597a9d970, L_0000028597a9ea50, C4<0>, C4<0>;
v0000028597a0a150_0 .net *"_ivl_12", 0 0, L_000002859797df10;  1 drivers
L_0000028597a2ab58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a0a330_0 .net/2u *"_ivl_15", 1 0, L_0000028597a2ab58;  1 drivers
v0000028597a0a470_0 .net *"_ivl_17", 0 0, L_0000028597a9f8b0;  1 drivers
L_0000028597a2aba0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0a5b0_0 .net/2u *"_ivl_19", 1 0, L_0000028597a2aba0;  1 drivers
v0000028597a0a650_0 .net *"_ivl_21", 0 0, L_0000028597a9d830;  1 drivers
v0000028597a0a6f0_0 .net *"_ivl_24", 0 0, L_000002859797ddc0;  1 drivers
L_0000028597a2abe8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a0aa10_0 .net/2u *"_ivl_27", 1 0, L_0000028597a2abe8;  1 drivers
v0000028597a0d710_0 .net *"_ivl_29", 0 0, L_0000028597a9eff0;  1 drivers
L_0000028597a2aac8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a0ddf0_0 .net/2u *"_ivl_3", 1 0, L_0000028597a2aac8;  1 drivers
L_0000028597a2ac30 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0dcb0_0 .net/2u *"_ivl_31", 1 0, L_0000028597a2ac30;  1 drivers
v0000028597a0c270_0 .net *"_ivl_33", 0 0, L_0000028597a9d290;  1 drivers
v0000028597a0d170_0 .net *"_ivl_36", 0 0, L_000002859797da40;  1 drivers
L_0000028597a2ac78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a0dad0_0 .net/2u *"_ivl_39", 1 0, L_0000028597a2ac78;  1 drivers
v0000028597a0cb30_0 .net *"_ivl_41", 0 0, L_0000028597a9f090;  1 drivers
L_0000028597a2acc0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0c8b0_0 .net/2u *"_ivl_43", 1 0, L_0000028597a2acc0;  1 drivers
v0000028597a0d5d0_0 .net *"_ivl_45", 0 0, L_0000028597a9f310;  1 drivers
v0000028597a0c310_0 .net *"_ivl_48", 0 0, L_000002859797d340;  1 drivers
v0000028597a0cbd0_0 .net *"_ivl_5", 0 0, L_0000028597a9ec30;  1 drivers
L_0000028597a2ad08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a0e070_0 .net/2u *"_ivl_51", 1 0, L_0000028597a2ad08;  1 drivers
v0000028597a0c770_0 .net *"_ivl_53", 0 0, L_0000028597a9e4b0;  1 drivers
L_0000028597a2ad50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0dd50_0 .net/2u *"_ivl_55", 1 0, L_0000028597a2ad50;  1 drivers
v0000028597a0de90_0 .net *"_ivl_57", 0 0, L_0000028597a9f770;  1 drivers
v0000028597a0e4d0_0 .net *"_ivl_60", 0 0, L_000002859797e5a0;  1 drivers
L_0000028597a2ad98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a0df30_0 .net/2u *"_ivl_63", 1 0, L_0000028597a2ad98;  1 drivers
v0000028597a0d530_0 .net *"_ivl_65", 0 0, L_0000028597a9d470;  1 drivers
L_0000028597a2ade0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0c950_0 .net/2u *"_ivl_67", 1 0, L_0000028597a2ade0;  1 drivers
v0000028597a0e110_0 .net *"_ivl_69", 0 0, L_0000028597a9f4f0;  1 drivers
L_0000028597a2ab10 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0dfd0_0 .net/2u *"_ivl_7", 1 0, L_0000028597a2ab10;  1 drivers
v0000028597a0c3b0_0 .net *"_ivl_72", 0 0, L_000002859797d5e0;  1 drivers
L_0000028597a2ae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a0e390_0 .net/2u *"_ivl_75", 1 0, L_0000028597a2ae28;  1 drivers
v0000028597a0e1b0_0 .net *"_ivl_77", 0 0, L_0000028597a9d970;  1 drivers
L_0000028597a2ae70 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028597a0e610_0 .net/2u *"_ivl_79", 1 0, L_0000028597a2ae70;  1 drivers
v0000028597a0d030_0 .net *"_ivl_81", 0 0, L_0000028597a9ea50;  1 drivers
v0000028597a0cc70_0 .net *"_ivl_84", 0 0, L_000002859797d730;  1 drivers
v0000028597a0d350_0 .net *"_ivl_9", 0 0, L_0000028597a9d1f0;  1 drivers
v0000028597a0e250_0 .net "addsub_in_1", 11 0, L_0000028597a9e5f0;  1 drivers
v0000028597a0d670_0 .var "addsub_in_1_reg", 11 0;
v0000028597a0e7f0_0 .net "addsub_in_2", 11 0, L_0000028597a9f590;  1 drivers
v0000028597a0e890_0 .var "addsub_in_2_reg", 11 0;
v0000028597a0c810_0 .net "addsub_out_1", 11 0, L_0000028597a9b490;  1 drivers
v0000028597a0c590_0 .net "addsub_out_2", 11 0, L_0000028597a9f3b0;  1 drivers
v0000028597a0cdb0_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a0d210_0 .net "coef", 11 0, v0000028597a25ea0_0;  1 drivers
v0000028597a0d3f0_0 .var/i "i", 31 0;
v0000028597a0cd10_0 .net "in_1", 11 0, v0000028597a252c0_0;  1 drivers
v0000028597a0e2f0_0 .net "in_2", 11 0, v0000028597a26300_0;  1 drivers
v0000028597a0c9f0_0 .net "mode", 1 0, L_0000028597aa0ad0;  alias, 1 drivers
v0000028597a0d490_0 .net "mult_coef_in", 11 0, L_0000028597a9e190;  1 drivers
v0000028597a0ca90_0 .var "mult_coef_in_reg", 11 0;
v0000028597a0ce50_0 .net "mult_in_1", 11 0, L_0000028597a9e9b0;  1 drivers
v0000028597a0e6b0 .array "mult_in_1_reg", 3 0, 11 0;
v0000028597a0c1d0_0 .net "mult_in_2", 11 0, L_0000028597a9e0f0;  1 drivers
v0000028597a0e6b0_3 .array/port v0000028597a0e6b0, 3;
v0000028597a0cef0_0 .net "mult_out_1", 11 0, v0000028597a0e6b0_3;  1 drivers
v0000028597a0e930_0 .net "mult_out_2", 11 0, L_0000028597a9ae50;  1 drivers
v0000028597a0e430_0 .net "out_1", 11 0, L_0000028597a9e690;  alias, 1 drivers
v0000028597a0c450_0 .net "out_2", 11 0, L_0000028597a9f130;  alias, 1 drivers
v0000028597a0d8f0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a9ec30 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2aac8;
L_0000028597a9d1f0 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ab10;
L_0000028597a9e9b0 .functor MUXZ 12, v0000028597a252c0_0, L_0000028597a9b490, L_000002859797df10, C4<>;
L_0000028597a9f8b0 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ab58;
L_0000028597a9d830 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2aba0;
L_0000028597a9e0f0 .functor MUXZ 12, v0000028597a26300_0, L_0000028597a9f3b0, L_000002859797ddc0, C4<>;
L_0000028597a9eff0 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2abe8;
L_0000028597a9d290 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ac30;
L_0000028597a9e190 .functor MUXZ 12, v0000028597a25ea0_0, v0000028597a0ca90_0, L_000002859797da40, C4<>;
L_0000028597a9f090 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ac78;
L_0000028597a9f310 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2acc0;
L_0000028597a9e5f0 .functor MUXZ 12, v0000028597a0e6b0_3, v0000028597a252c0_0, L_000002859797d340, C4<>;
L_0000028597a9e4b0 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ad08;
L_0000028597a9f770 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ad50;
L_0000028597a9f590 .functor MUXZ 12, L_0000028597a9ae50, v0000028597a26300_0, L_000002859797e5a0, C4<>;
L_0000028597a9d470 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ad98;
L_0000028597a9f4f0 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ade0;
L_0000028597a9e690 .functor MUXZ 12, v0000028597a0e6b0_3, L_0000028597a9b490, L_000002859797d5e0, C4<>;
L_0000028597a9d970 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ae28;
L_0000028597a9ea50 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2ae70;
L_0000028597a9f130 .functor MUXZ 12, L_0000028597a9ae50, L_0000028597a9f3b0, L_000002859797d730, C4<>;
S_00000285979e7950 .scope module, "addition" "add" 6 65, 7 1 0, S_00000285979e9570;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v00000285979fba80_0 .net *"_ivl_0", 12 0, L_0000028597a9bcb0;  1 drivers
v00000285979fcfc0_0 .net *"_ivl_10", 31 0, L_0000028597a9be90;  1 drivers
L_0000028597a2a648 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000285979fc700_0 .net *"_ivl_13", 18 0, L_0000028597a2a648;  1 drivers
L_0000028597a2a690 .functor BUFT 1, C4<00000000000000000000110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979fc8e0_0 .net/2u *"_ivl_14", 31 0, L_0000028597a2a690;  1 drivers
v00000285979fc3e0_0 .net *"_ivl_16", 0 0, L_0000028597a9adb0;  1 drivers
L_0000028597a2a6d8 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v00000285979fc2a0_0 .net/2u *"_ivl_18", 12 0, L_0000028597a2a6d8;  1 drivers
v00000285979fb760_0 .net *"_ivl_20", 12 0, L_0000028597a9c6b0;  1 drivers
v00000285979fcc00_0 .net *"_ivl_22", 12 0, L_0000028597a9cc50;  1 drivers
L_0000028597a2a720 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000285979fb580_0 .net/2u *"_ivl_26", 1 0, L_0000028597a2a720;  1 drivers
v00000285979fb620_0 .net *"_ivl_28", 0 0, L_0000028597a9c930;  1 drivers
L_0000028597a2a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fc200_0 .net *"_ivl_3", 0 0, L_0000028597a2a5b8;  1 drivers
v00000285979faa40_0 .net *"_ivl_31", 0 0, L_0000028597a9af90;  1 drivers
v00000285979fcca0_0 .net *"_ivl_33", 10 0, L_0000028597a9ced0;  1 drivers
v00000285979fbf80_0 .net *"_ivl_34", 11 0, L_0000028597a9d010;  1 drivers
L_0000028597a2a768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fc520_0 .net *"_ivl_37", 0 0, L_0000028597a2a768;  1 drivers
L_0000028597a2a7b0 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v00000285979fc020_0 .net/2u *"_ivl_38", 11 0, L_0000028597a2a7b0;  1 drivers
v00000285979fb1c0_0 .net *"_ivl_4", 12 0, L_0000028597a9b7b0;  1 drivers
v00000285979fae00_0 .net *"_ivl_40", 11 0, L_0000028597a9d0b0;  1 drivers
v00000285979fcd40_0 .net *"_ivl_43", 10 0, L_0000028597a9a950;  1 drivers
v00000285979fcde0_0 .net *"_ivl_44", 11 0, L_0000028597a9b030;  1 drivers
L_0000028597a2a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979faea0_0 .net *"_ivl_47", 0 0, L_0000028597a2a7f8;  1 drivers
v00000285979fb6c0_0 .net *"_ivl_48", 11 0, L_0000028597a9b350;  1 drivers
L_0000028597a2a600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fd060_0 .net *"_ivl_7", 0 0, L_0000028597a2a600;  1 drivers
v00000285979fce80_0 .net "in1", 11 0, v0000028597a0d670_0;  1 drivers
v00000285979fcf20_0 .net "in2", 11 0, v0000028597a0e890_0;  1 drivers
v00000285979faae0_0 .net "mode", 1 0, L_0000028597aa0ad0;  alias, 1 drivers
v00000285979fab80_0 .net "reduce_sum", 11 0, L_0000028597a9c7f0;  1 drivers
v00000285979fac20_0 .net "res", 11 0, L_0000028597a9b490;  alias, 1 drivers
v00000285979fb300_0 .net "sum", 12 0, L_0000028597a9bdf0;  1 drivers
L_0000028597a9bcb0 .concat [ 12 1 0 0], v0000028597a0d670_0, L_0000028597a2a5b8;
L_0000028597a9b7b0 .concat [ 12 1 0 0], v0000028597a0e890_0, L_0000028597a2a600;
L_0000028597a9bdf0 .arith/sum 13, L_0000028597a9bcb0, L_0000028597a9b7b0;
L_0000028597a9be90 .concat [ 13 19 0 0], L_0000028597a9bdf0, L_0000028597a2a648;
L_0000028597a9adb0 .cmp/ge 32, L_0000028597a9be90, L_0000028597a2a690;
L_0000028597a9c6b0 .arith/sub 13, L_0000028597a9bdf0, L_0000028597a2a6d8;
L_0000028597a9cc50 .functor MUXZ 13, L_0000028597a9bdf0, L_0000028597a9c6b0, L_0000028597a9adb0, C4<>;
L_0000028597a9c7f0 .part L_0000028597a9cc50, 0, 12;
L_0000028597a9c930 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2a720;
L_0000028597a9af90 .part L_0000028597a9c7f0, 0, 1;
L_0000028597a9ced0 .part L_0000028597a9c7f0, 1, 11;
L_0000028597a9d010 .concat [ 11 1 0 0], L_0000028597a9ced0, L_0000028597a2a768;
L_0000028597a9d0b0 .arith/sum 12, L_0000028597a9d010, L_0000028597a2a7b0;
L_0000028597a9a950 .part L_0000028597a9c7f0, 1, 11;
L_0000028597a9b030 .concat [ 11 1 0 0], L_0000028597a9a950, L_0000028597a2a7f8;
L_0000028597a9b350 .functor MUXZ 12, L_0000028597a9b030, L_0000028597a9d0b0, L_0000028597a9af90, C4<>;
L_0000028597a9b490 .functor MUXZ 12, L_0000028597a9c7f0, L_0000028597a9b350, L_0000028597a9c930, C4<>;
S_00000285979e7ae0 .scope module, "multiply" "mult" 6 35, 8 3 0, S_00000285979e9570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0000028597a0b4b0_0 .net *"_ivl_0", 23 0, L_0000028597a9b210;  1 drivers
L_0000028597a2a330 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a0b690_0 .net *"_ivl_3", 11 0, L_0000028597a2a330;  1 drivers
v0000028597a0be10_0 .net *"_ivl_4", 23 0, L_0000028597a9bd50;  1 drivers
L_0000028597a2a378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a0b230_0 .net *"_ivl_7", 11 0, L_0000028597a2a378;  1 drivers
v0000028597a0a010_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a0aab0_0 .net "in1", 11 0, L_0000028597a9e0f0;  alias, 1 drivers
v0000028597a0bcd0_0 .net "in2", 11 0, L_0000028597a9e190;  alias, 1 drivers
v0000028597a0b870_0 .net "product", 23 0, L_0000028597a9b990;  1 drivers
v0000028597a0b730_0 .var "product_reg", 23 0;
v0000028597a0b9b0_0 .var "reg1", 11 0;
v0000028597a0afb0_0 .var "reg2", 11 0;
v0000028597a0b910_0 .net "res", 11 0, L_0000028597a9ae50;  alias, 1 drivers
v0000028597a0ab50_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a9b210 .concat [ 12 12 0 0], v0000028597a0b9b0_0, L_0000028597a2a330;
L_0000028597a9bd50 .concat [ 12 12 0 0], v0000028597a0afb0_0, L_0000028597a2a378;
L_0000028597a9b990 .arith/mult 24, L_0000028597a9b210, L_0000028597a9bd50;
S_00000285979e7f90 .scope module, "mod" "reduce" 8 31, 9 1 0, S_00000285979e7ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000002859797e760 .functor OR 1, L_0000028597a9b8f0, L_0000028597a9c750, C4<0>, C4<0>;
v00000285979facc0_0 .net "Q_1", 12 0, L_0000028597a9c890;  1 drivers
v00000285979fb8a0_0 .var "Q_1_reg", 12 0;
v00000285979fad60_0 .net "R", 13 0, L_0000028597a9c570;  1 drivers
v00000285979faf40_0 .var "R_reg", 13 0;
v00000285979fb940_0 .net *"_ivl_11", 10 0, L_0000028597a9c1b0;  1 drivers
v00000285979fbc60_0 .net *"_ivl_12", 13 0, L_0000028597a9c4d0;  1 drivers
L_0000028597a2a408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000285979fafe0_0 .net *"_ivl_15", 2 0, L_0000028597a2a408;  1 drivers
v00000285979fb080_0 .net *"_ivl_19", 7 0, L_0000028597a9c250;  1 drivers
v00000285979fbb20_0 .net *"_ivl_20", 13 0, L_0000028597a9bad0;  1 drivers
L_0000028597a2a450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000285979fbd00_0 .net *"_ivl_23", 5 0, L_0000028597a2a450;  1 drivers
v00000285979fb260_0 .net *"_ivl_31", 2 0, L_0000028597a9bf30;  1 drivers
v00000285979fd6a0_0 .net *"_ivl_33", 2 0, L_0000028597a9ab30;  1 drivers
v00000285979fd740_0 .net *"_ivl_34", 2 0, L_0000028597a9cb10;  1 drivers
v00000285979fd7e0_0 .net *"_ivl_40", 2 0, L_0000028597a9aa90;  1 drivers
v00000285979fd880_0 .net *"_ivl_44", 3 0, L_0000028597a9cd90;  1 drivers
v00000285979fd240_0 .net *"_ivl_46", 3 0, L_0000028597a9c2f0;  1 drivers
v00000285979fd600_0 .net *"_ivl_47", 3 0, L_0000028597a9bc10;  1 drivers
v00000285979fd1a0_0 .net *"_ivl_5", 12 0, L_0000028597a9ba30;  1 drivers
v00000285979fd2e0_0 .net *"_ivl_53", 1 0, L_0000028597a9b710;  1 drivers
v00000285979fd420_0 .net *"_ivl_58", 13 0, L_0000028597a9b0d0;  1 drivers
v00000285979fd380_0 .net *"_ivl_6", 13 0, L_0000028597a9c9d0;  1 drivers
L_0000028597a2a498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000285979fd4c0_0 .net *"_ivl_61", 0 0, L_0000028597a2a498;  1 drivers
v00000285979fd560_0 .net *"_ivl_65", 0 0, L_0000028597a9b8f0;  1 drivers
v0000028597a114f0_0 .net *"_ivl_67", 12 0, L_0000028597a9b170;  1 drivers
L_0000028597a2a4e0 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a11590_0 .net/2u *"_ivl_68", 12 0, L_0000028597a2a4e0;  1 drivers
v0000028597a113b0_0 .net *"_ivl_70", 0 0, L_0000028597a9c750;  1 drivers
v0000028597a116d0_0 .net *"_ivl_72", 0 0, L_000002859797e760;  1 drivers
v0000028597a11630_0 .net *"_ivl_75", 11 0, L_0000028597a9ac70;  1 drivers
v0000028597a11450_0 .net *"_ivl_77", 0 0, L_0000028597a9cbb0;  1 drivers
L_0000028597a2a528 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a11770_0 .net/2u *"_ivl_78", 11 0, L_0000028597a2a528;  1 drivers
L_0000028597a2a570 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v0000028597a118b0_0 .net/2u *"_ivl_80", 11 0, L_0000028597a2a570;  1 drivers
v0000028597a11810_0 .net *"_ivl_82", 11 0, L_0000028597a9ce30;  1 drivers
v0000028597a111d0_0 .net *"_ivl_84", 11 0, L_0000028597a9c610;  1 drivers
v0000028597a11270_0 .net *"_ivl_87", 11 0, L_0000028597a9b2b0;  1 drivers
L_0000028597a2a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a11310_0 .net *"_ivl_9", 0 0, L_0000028597a2a3c0;  1 drivers
v0000028597a0ae70_0 .net "c", 23 0, v0000028597a0b730_0;  1 drivers
v0000028597a0a290_0 .net "c0", 7 0, L_0000028597a9ccf0;  1 drivers
v0000028597a0af10_0 .var "c0_reg", 7 0;
v0000028597a0a830_0 .net "c1", 15 0, L_0000028597a9c430;  1 drivers
v0000028597a0ac90_0 .var "c1_reg", 5 0;
v0000028597a0bff0_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a0c130_0 .net "d1_sum", 13 0, L_0000028597a9ad10;  1 drivers
v0000028597a0ba50_0 .net "d_1", 13 0, L_0000028597a9bb70;  1 drivers
v0000028597a0bd70_0 .net "r", 11 0, L_0000028597a9ae50;  alias, 1 drivers
v0000028597a0a510_0 .net "r1c0", 13 0, L_0000028597a9c390;  1 drivers
v0000028597a0a790_0 .net "r_1", 5 0, L_0000028597a9abd0;  1 drivers
v0000028597a0baf0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v0000028597a0b370_0 .net "s_1", 5 0, L_0000028597a9ca70;  1 drivers
v0000028597a0a8d0_0 .net "s_2", 5 0, L_0000028597a9bfd0;  1 drivers
L_0000028597a9ccf0 .part v0000028597a0b730_0, 0, 8;
L_0000028597a9c430 .part v0000028597a0b730_0, 8, 16;
L_0000028597a9ba30 .part L_0000028597a9c430, 3, 13;
L_0000028597a9c9d0 .concat [ 13 1 0 0], L_0000028597a9ba30, L_0000028597a2a3c0;
L_0000028597a9c1b0 .part L_0000028597a9c430, 5, 11;
L_0000028597a9c4d0 .concat [ 11 3 0 0], L_0000028597a9c1b0, L_0000028597a2a408;
L_0000028597a9bb70 .arith/sum 14, L_0000028597a9c9d0, L_0000028597a9c4d0;
L_0000028597a9c250 .part L_0000028597a9bb70, 6, 8;
L_0000028597a9bad0 .concat [ 8 6 0 0], L_0000028597a9c250, L_0000028597a2a450;
L_0000028597a9ad10 .arith/sub 14, L_0000028597a9bb70, L_0000028597a9bad0;
L_0000028597a9c890 .part L_0000028597a9ad10, 1, 13;
L_0000028597a9bf30 .part v0000028597a0ac90_0, 3, 3;
L_0000028597a9ab30 .part v00000285979fb8a0_0, 0, 3;
L_0000028597a9cb10 .arith/sub 3, L_0000028597a9bf30, L_0000028597a9ab30;
L_0000028597a9ca70 .concat8 [ 3 3 0 0], L_0000028597a9aa90, L_0000028597a9cb10;
L_0000028597a9aa90 .part v0000028597a0ac90_0, 0, 3;
L_0000028597a9cd90 .part v00000285979fb8a0_0, 2, 4;
L_0000028597a9c2f0 .part v00000285979fb8a0_0, 0, 4;
L_0000028597a9bc10 .arith/sum 4, L_0000028597a9cd90, L_0000028597a9c2f0;
L_0000028597a9bfd0 .concat8 [ 2 4 0 0], L_0000028597a9b710, L_0000028597a9bc10;
L_0000028597a9b710 .part v00000285979fb8a0_0, 0, 2;
L_0000028597a9abd0 .arith/sub 6, L_0000028597a9ca70, L_0000028597a9bfd0;
L_0000028597a9c390 .concat [ 8 6 0 0], v0000028597a0af10_0, L_0000028597a9abd0;
L_0000028597a9b0d0 .concat [ 13 1 0 0], v00000285979fb8a0_0, L_0000028597a2a498;
L_0000028597a9c570 .arith/sub 14, L_0000028597a9c390, L_0000028597a9b0d0;
L_0000028597a9b8f0 .part v00000285979faf40_0, 13, 1;
L_0000028597a9b170 .part v00000285979faf40_0, 0, 13;
L_0000028597a9c750 .cmp/ge 13, L_0000028597a9b170, L_0000028597a2a4e0;
L_0000028597a9ac70 .part v00000285979faf40_0, 0, 12;
L_0000028597a9cbb0 .part v00000285979faf40_0, 13, 1;
L_0000028597a9ce30 .functor MUXZ 12, L_0000028597a2a570, L_0000028597a2a528, L_0000028597a9cbb0, C4<>;
L_0000028597a9c610 .arith/sum 12, L_0000028597a9ac70, L_0000028597a9ce30;
L_0000028597a9b2b0 .part v00000285979faf40_0, 0, 12;
L_0000028597a9ae50 .functor MUXZ 12, L_0000028597a9b2b0, L_0000028597a9c610, L_000002859797e760, C4<>;
S_00000285979e88f0 .scope module, "subtraction" "sub" 6 71, 10 1 0, S_00000285979e9570;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in1";
    .port_info 1 /INPUT 12 "in2";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 12 "res";
v0000028597a0add0_0 .net *"_ivl_0", 12 0, L_0000028597a9b3f0;  1 drivers
v0000028597a0a970_0 .net *"_ivl_11", 0 0, L_0000028597a9b670;  1 drivers
v0000028597a0b050_0 .net *"_ivl_12", 31 0, L_0000028597a9b850;  1 drivers
L_0000028597a2a8d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a0a1f0_0 .net *"_ivl_15", 30 0, L_0000028597a2a8d0;  1 drivers
L_0000028597a2a918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028597a099d0_0 .net/2u *"_ivl_16", 31 0, L_0000028597a2a918;  1 drivers
v0000028597a0beb0_0 .net *"_ivl_18", 0 0, L_0000028597a9f450;  1 drivers
L_0000028597a2a960 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a09e30_0 .net/2u *"_ivl_20", 12 0, L_0000028597a2a960;  1 drivers
v0000028597a0b190_0 .net *"_ivl_22", 12 0, L_0000028597a9eeb0;  1 drivers
v0000028597a0b0f0_0 .net *"_ivl_24", 12 0, L_0000028597a9d5b0;  1 drivers
L_0000028597a2a9a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028597a09b10_0 .net/2u *"_ivl_28", 1 0, L_0000028597a2a9a8;  1 drivers
L_0000028597a2a840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a0ad30_0 .net *"_ivl_3", 0 0, L_0000028597a2a840;  1 drivers
v0000028597a0b2d0_0 .net *"_ivl_30", 0 0, L_0000028597a9ef50;  1 drivers
v0000028597a0bf50_0 .net *"_ivl_33", 0 0, L_0000028597a9f270;  1 drivers
v0000028597a0b550_0 .net *"_ivl_35", 10 0, L_0000028597a9e550;  1 drivers
v0000028597a0b410_0 .net *"_ivl_36", 11 0, L_0000028597a9e910;  1 drivers
L_0000028597a2a9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a0b5f0_0 .net *"_ivl_39", 0 0, L_0000028597a2a9f0;  1 drivers
v0000028597a0c090_0 .net *"_ivl_4", 12 0, L_0000028597a9b530;  1 drivers
L_0000028597a2aa38 .functor BUFT 1, C4<011010000001>, C4<0>, C4<0>, C4<0>;
v0000028597a09d90_0 .net/2u *"_ivl_40", 11 0, L_0000028597a2aa38;  1 drivers
v0000028597a0b7d0_0 .net *"_ivl_42", 11 0, L_0000028597a9d3d0;  1 drivers
v0000028597a0bb90_0 .net *"_ivl_45", 10 0, L_0000028597a9d790;  1 drivers
v0000028597a0bc30_0 .net *"_ivl_46", 11 0, L_0000028597a9f810;  1 drivers
L_0000028597a2aa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a09a70_0 .net *"_ivl_49", 0 0, L_0000028597a2aa80;  1 drivers
v0000028597a0abf0_0 .net *"_ivl_50", 11 0, L_0000028597a9d6f0;  1 drivers
L_0000028597a2a888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a09bb0_0 .net *"_ivl_7", 0 0, L_0000028597a2a888;  1 drivers
v0000028597a0a0b0_0 .net "diff", 12 0, L_0000028597a9b5d0;  1 drivers
v0000028597a0a3d0_0 .net "in1", 11 0, v0000028597a0d670_0;  alias, 1 drivers
v0000028597a09c50_0 .net "in2", 11 0, v0000028597a0e890_0;  alias, 1 drivers
v0000028597a09cf0_0 .net "mode", 1 0, L_0000028597aa0ad0;  alias, 1 drivers
v0000028597a09ed0_0 .net "reduce_diff", 11 0, L_0000028597a9df10;  1 drivers
v0000028597a09f70_0 .net "res", 11 0, L_0000028597a9f3b0;  alias, 1 drivers
L_0000028597a9b3f0 .concat [ 12 1 0 0], v0000028597a0d670_0, L_0000028597a2a840;
L_0000028597a9b530 .concat [ 12 1 0 0], v0000028597a0e890_0, L_0000028597a2a888;
L_0000028597a9b5d0 .arith/sub 13, L_0000028597a9b3f0, L_0000028597a9b530;
L_0000028597a9b670 .part L_0000028597a9b5d0, 12, 1;
L_0000028597a9b850 .concat [ 1 31 0 0], L_0000028597a9b670, L_0000028597a2a8d0;
L_0000028597a9f450 .cmp/eq 32, L_0000028597a9b850, L_0000028597a2a918;
L_0000028597a9eeb0 .arith/sum 13, L_0000028597a9b5d0, L_0000028597a2a960;
L_0000028597a9d5b0 .functor MUXZ 13, L_0000028597a9b5d0, L_0000028597a9eeb0, L_0000028597a9f450, C4<>;
L_0000028597a9df10 .part L_0000028597a9d5b0, 0, 12;
L_0000028597a9ef50 .cmp/eq 2, L_0000028597aa0ad0, L_0000028597a2a9a8;
L_0000028597a9f270 .part L_0000028597a9df10, 0, 1;
L_0000028597a9e550 .part L_0000028597a9df10, 1, 11;
L_0000028597a9e910 .concat [ 11 1 0 0], L_0000028597a9e550, L_0000028597a2a9f0;
L_0000028597a9d3d0 .arith/sum 12, L_0000028597a9e910, L_0000028597a2aa38;
L_0000028597a9d790 .part L_0000028597a9df10, 1, 11;
L_0000028597a9f810 .concat [ 11 1 0 0], L_0000028597a9d790, L_0000028597a2aa80;
L_0000028597a9d6f0 .functor MUXZ 12, L_0000028597a9f810, L_0000028597a9d3d0, L_0000028597a9f270, C4<>;
L_0000028597a9f3b0 .functor MUXZ 12, L_0000028597a9df10, L_0000028597a9d6f0, L_0000028597a9ef50, C4<>;
S_00000285979e8120 .scope module, "MULT_COEF" "mult" 5 119, 8 3 0, S_0000028597991d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12 "res";
    .port_info 1 /INPUT 12 "in1";
    .port_info 2 /INPUT 12 "in2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0000028597a10ff0_0 .net *"_ivl_0", 23 0, L_0000028597a9f630;  1 drivers
L_0000028597a2aeb8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a10410_0 .net *"_ivl_3", 11 0, L_0000028597a2aeb8;  1 drivers
v0000028597a10690_0 .net *"_ivl_4", 23 0, L_0000028597a9e230;  1 drivers
L_0000028597a2af00 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a0f650_0 .net *"_ivl_7", 11 0, L_0000028597a2af00;  1 drivers
v0000028597a10050_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a10c30_0 .net "in1", 11 0, L_000002859797d9d0;  alias, 1 drivers
v0000028597a10d70_0 .net "in2", 11 0, L_000002859797dc00;  alias, 1 drivers
v0000028597a11130_0 .net "product", 23 0, L_0000028597a9f1d0;  1 drivers
v0000028597a0e9d0_0 .var "product_reg", 23 0;
v0000028597a10910_0 .var "reg1", 11 0;
v0000028597a0eb10_0 .var "reg2", 11 0;
v0000028597a109b0_0 .net "res", 11 0, L_0000028597aa1f70;  alias, 1 drivers
v0000028597a0fdd0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
L_0000028597a9f630 .concat [ 12 12 0 0], v0000028597a10910_0, L_0000028597a2aeb8;
L_0000028597a9e230 .concat [ 12 12 0 0], v0000028597a0eb10_0, L_0000028597a2af00;
L_0000028597a9f1d0 .arith/mult 24, L_0000028597a9f630, L_0000028597a9e230;
S_00000285979e82b0 .scope module, "mod" "reduce" 8 31, 9 1 0, S_00000285979e8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 24 "c";
    .port_info 3 /OUTPUT 12 "r";
L_000002859797d650 .functor OR 1, L_0000028597a9dfb0, L_0000028597a9ff90, C4<0>, C4<0>;
v0000028597a0e570_0 .net "Q_1", 12 0, L_0000028597a9e730;  1 drivers
v0000028597a0d0d0_0 .var "Q_1_reg", 12 0;
v0000028597a0e750_0 .net "R", 13 0, L_0000028597a9de70;  1 drivers
v0000028597a0c4f0_0 .var "R_reg", 13 0;
v0000028597a0d2b0_0 .net *"_ivl_11", 10 0, L_0000028597a9d150;  1 drivers
v0000028597a0cf90_0 .net *"_ivl_12", 13 0, L_0000028597a9d650;  1 drivers
L_0000028597a2af90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028597a0c630_0 .net *"_ivl_15", 2 0, L_0000028597a2af90;  1 drivers
v0000028597a0db70_0 .net *"_ivl_19", 7 0, L_0000028597a9e2d0;  1 drivers
v0000028597a0c6d0_0 .net *"_ivl_20", 13 0, L_0000028597a9e370;  1 drivers
L_0000028597a2afd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028597a0d7b0_0 .net *"_ivl_23", 5 0, L_0000028597a2afd8;  1 drivers
v0000028597a0d850_0 .net *"_ivl_31", 2 0, L_0000028597a9e7d0;  1 drivers
v0000028597a0d990_0 .net *"_ivl_33", 2 0, L_0000028597a9ed70;  1 drivers
v0000028597a0da30_0 .net *"_ivl_34", 2 0, L_0000028597a9e870;  1 drivers
v0000028597a0dc10_0 .net *"_ivl_40", 2 0, L_0000028597a9da10;  1 drivers
v0000028597a0fd30_0 .net *"_ivl_44", 3 0, L_0000028597a9dab0;  1 drivers
v0000028597a10730_0 .net *"_ivl_46", 3 0, L_0000028597a9eb90;  1 drivers
v0000028597a10f50_0 .net *"_ivl_47", 3 0, L_0000028597a9dbf0;  1 drivers
v0000028597a0f970_0 .net *"_ivl_5", 12 0, L_0000028597a9f6d0;  1 drivers
v0000028597a0ee30_0 .net *"_ivl_53", 1 0, L_0000028597a9ecd0;  1 drivers
v0000028597a10190_0 .net *"_ivl_58", 13 0, L_0000028597a9ddd0;  1 drivers
v0000028597a0ffb0_0 .net *"_ivl_6", 13 0, L_0000028597a9eaf0;  1 drivers
L_0000028597a2b020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a0eed0_0 .net *"_ivl_61", 0 0, L_0000028597a2b020;  1 drivers
v0000028597a0f5b0_0 .net *"_ivl_65", 0 0, L_0000028597a9dfb0;  1 drivers
v0000028597a11090_0 .net *"_ivl_67", 12 0, L_0000028597aa11b0;  1 drivers
L_0000028597a2b068 .functor BUFT 1, C4<0110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a10eb0_0 .net/2u *"_ivl_68", 12 0, L_0000028597a2b068;  1 drivers
v0000028597a104b0_0 .net *"_ivl_70", 0 0, L_0000028597a9ff90;  1 drivers
v0000028597a10550_0 .net *"_ivl_72", 0 0, L_000002859797d650;  1 drivers
v0000028597a0ea70_0 .net *"_ivl_75", 11 0, L_0000028597aa1610;  1 drivers
v0000028597a100f0_0 .net *"_ivl_77", 0 0, L_0000028597aa0e90;  1 drivers
L_0000028597a2b0b0 .functor BUFT 1, C4<110100000001>, C4<0>, C4<0>, C4<0>;
v0000028597a0fab0_0 .net/2u *"_ivl_78", 11 0, L_0000028597a2b0b0;  1 drivers
L_0000028597a2b0f8 .functor BUFT 1, C4<001011111111>, C4<0>, C4<0>, C4<0>;
v0000028597a107d0_0 .net/2u *"_ivl_80", 11 0, L_0000028597a2b0f8;  1 drivers
v0000028597a0fe70_0 .net *"_ivl_82", 11 0, L_0000028597aa1d90;  1 drivers
v0000028597a105f0_0 .net *"_ivl_84", 11 0, L_0000028597aa0350;  1 drivers
v0000028597a0f330_0 .net *"_ivl_87", 11 0, L_0000028597aa0df0;  1 drivers
L_0000028597a2af48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028597a10af0_0 .net *"_ivl_9", 0 0, L_0000028597a2af48;  1 drivers
v0000028597a10b90_0 .net "c", 23 0, v0000028597a0e9d0_0;  1 drivers
v0000028597a10230_0 .net "c0", 7 0, L_0000028597a9d330;  1 drivers
v0000028597a10cd0_0 .var "c0_reg", 7 0;
v0000028597a0f8d0_0 .net "c1", 15 0, L_0000028597a9e410;  1 drivers
v0000028597a102d0_0 .var "c1_reg", 5 0;
v0000028597a0ef70_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a10870_0 .net "d1_sum", 13 0, L_0000028597a9d8d0;  1 drivers
v0000028597a0ed90_0 .net "d_1", 13 0, L_0000028597a9d510;  1 drivers
v0000028597a0fb50_0 .net "r", 11 0, L_0000028597aa1f70;  alias, 1 drivers
v0000028597a0fc90_0 .net "r1c0", 13 0, L_0000028597a9dd30;  1 drivers
v0000028597a10e10_0 .net "r_1", 5 0, L_0000028597a9db50;  1 drivers
v0000028597a0f830_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v0000028597a10370_0 .net "s_1", 5 0, L_0000028597a9dc90;  1 drivers
v0000028597a0fbf0_0 .net "s_2", 5 0, L_0000028597a9ee10;  1 drivers
L_0000028597a9d330 .part v0000028597a0e9d0_0, 0, 8;
L_0000028597a9e410 .part v0000028597a0e9d0_0, 8, 16;
L_0000028597a9f6d0 .part L_0000028597a9e410, 3, 13;
L_0000028597a9eaf0 .concat [ 13 1 0 0], L_0000028597a9f6d0, L_0000028597a2af48;
L_0000028597a9d150 .part L_0000028597a9e410, 5, 11;
L_0000028597a9d650 .concat [ 11 3 0 0], L_0000028597a9d150, L_0000028597a2af90;
L_0000028597a9d510 .arith/sum 14, L_0000028597a9eaf0, L_0000028597a9d650;
L_0000028597a9e2d0 .part L_0000028597a9d510, 6, 8;
L_0000028597a9e370 .concat [ 8 6 0 0], L_0000028597a9e2d0, L_0000028597a2afd8;
L_0000028597a9d8d0 .arith/sub 14, L_0000028597a9d510, L_0000028597a9e370;
L_0000028597a9e730 .part L_0000028597a9d8d0, 1, 13;
L_0000028597a9e7d0 .part v0000028597a102d0_0, 3, 3;
L_0000028597a9ed70 .part v0000028597a0d0d0_0, 0, 3;
L_0000028597a9e870 .arith/sub 3, L_0000028597a9e7d0, L_0000028597a9ed70;
L_0000028597a9dc90 .concat8 [ 3 3 0 0], L_0000028597a9da10, L_0000028597a9e870;
L_0000028597a9da10 .part v0000028597a102d0_0, 0, 3;
L_0000028597a9dab0 .part v0000028597a0d0d0_0, 2, 4;
L_0000028597a9eb90 .part v0000028597a0d0d0_0, 0, 4;
L_0000028597a9dbf0 .arith/sum 4, L_0000028597a9dab0, L_0000028597a9eb90;
L_0000028597a9ee10 .concat8 [ 2 4 0 0], L_0000028597a9ecd0, L_0000028597a9dbf0;
L_0000028597a9ecd0 .part v0000028597a0d0d0_0, 0, 2;
L_0000028597a9db50 .arith/sub 6, L_0000028597a9dc90, L_0000028597a9ee10;
L_0000028597a9dd30 .concat [ 8 6 0 0], v0000028597a10cd0_0, L_0000028597a9db50;
L_0000028597a9ddd0 .concat [ 13 1 0 0], v0000028597a0d0d0_0, L_0000028597a2b020;
L_0000028597a9de70 .arith/sub 14, L_0000028597a9dd30, L_0000028597a9ddd0;
L_0000028597a9dfb0 .part v0000028597a0c4f0_0, 13, 1;
L_0000028597aa11b0 .part v0000028597a0c4f0_0, 0, 13;
L_0000028597a9ff90 .cmp/ge 13, L_0000028597aa11b0, L_0000028597a2b068;
L_0000028597aa1610 .part v0000028597a0c4f0_0, 0, 12;
L_0000028597aa0e90 .part v0000028597a0c4f0_0, 13, 1;
L_0000028597aa1d90 .functor MUXZ 12, L_0000028597a2b0f8, L_0000028597a2b0b0, L_0000028597aa0e90, C4<>;
L_0000028597aa0350 .arith/sum 12, L_0000028597aa1610, L_0000028597aa1d90;
L_0000028597aa0df0 .part v0000028597a0c4f0_0, 0, 12;
L_0000028597aa1f70 .functor MUXZ 12, L_0000028597aa0df0, L_0000028597aa0350, L_000002859797d650, C4<>;
S_00000285979e8440 .scope module, "FACTOR" "twiddle_factor" 3 62, 11 2 0, S_0000028597992550;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addr";
    .port_info 1 /OUTPUT 24 "dout";
v0000028597a26e40_0 .net *"_ivl_0", 11 0, L_0000028597aa1bb0;  1 drivers
v0000028597a272a0_0 .net *"_ivl_10", 11 0, L_0000028597aa0210;  1 drivers
v0000028597a26bc0_0 .net *"_ivl_12", 8 0, L_0000028597aa17f0;  1 drivers
L_0000028597a2b3c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a26d00_0 .net *"_ivl_15", 1 0, L_0000028597a2b3c8;  1 drivers
v0000028597a27340_0 .net *"_ivl_2", 31 0, L_0000028597aa00d0;  1 drivers
L_0000028597a2b338 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028597a25360_0 .net *"_ivl_5", 24 0, L_0000028597a2b338;  1 drivers
L_0000028597a2b380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028597a277a0_0 .net/2u *"_ivl_6", 31 0, L_0000028597a2b380;  1 drivers
v0000028597a25a40_0 .net *"_ivl_8", 31 0, L_0000028597aa0850;  1 drivers
v0000028597a25e00_0 .net "addr", 6 0, v0000028597931a20_0;  alias, 1 drivers
v0000028597a27480 .array "data", 127 0, 11 0;
v0000028597a275c0_0 .net "dout", 23 0, L_0000028597aa07b0;  alias, 1 drivers
L_0000028597aa1bb0 .array/port v0000028597a27480, L_0000028597aa0850;
L_0000028597aa00d0 .concat [ 7 25 0 0], v0000028597931a20_0, L_0000028597a2b338;
L_0000028597aa0850 .arith/sum 32, L_0000028597aa00d0, L_0000028597a2b380;
L_0000028597aa0210 .array/port v0000028597a27480, L_0000028597aa17f0;
L_0000028597aa17f0 .concat [ 7 2 0 0], v0000028597931a20_0, L_0000028597a2b3c8;
L_0000028597aa07b0 .concat [ 12 12 0 0], L_0000028597aa0210, L_0000028597aa1bb0;
S_0000028597a11e80 .scope module, "ROM" "rom" 3 68, 12 1 0, S_0000028597992550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "wdata";
    .port_info 3 /INPUT 5 "wdata_addr";
    .port_info 4 /INPUT 5 "rdata_addr";
    .port_info 5 /OUTPUT 96 "rdata";
L_000002859797e300 .functor BUFZ 96, L_0000028597aa1b10, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000028597a27660 .array "ROM", 31 0, 95 0;
v0000028597a27840_0 .net *"_ivl_0", 95 0, L_0000028597aa1b10;  1 drivers
v0000028597a25180_0 .net *"_ivl_2", 6 0, L_0000028597aa14d0;  1 drivers
L_0000028597a2b410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028597a25220_0 .net *"_ivl_5", 1 0, L_0000028597a2b410;  1 drivers
v0000028597a254a0_0 .net "clk", 0 0, v0000028597a21760_0;  alias, 1 drivers
v0000028597a27c00_0 .var/i "i", 31 0;
v0000028597a27e80_0 .net "rdata", 95 0, L_000002859797e300;  alias, 1 drivers
v0000028597a27ca0_0 .net "rdata_addr", 4 0, L_0000028597a9f9f0;  alias, 1 drivers
v0000028597a27de0_0 .net "rst", 0 0, v0000028597a20e00_0;  alias, 1 drivers
v0000028597a27a20_0 .net "wdata", 95 0, L_0000028597aa08f0;  alias, 1 drivers
v0000028597a27d40_0 .net "wdata_addr", 4 0, v0000028597931fc0_0;  alias, 1 drivers
L_0000028597aa1b10 .array/port v0000028597a27660, L_0000028597aa14d0;
L_0000028597aa14d0 .concat [ 5 2 0 0], L_0000028597a9f9f0, L_0000028597a2b410;
    .scope S_00000285979e9700;
T_0 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285978db080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000028597899c30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000285978e2b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000285978e2390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028597899b90_0;
    %assign/vec4 v0000028597899c30_0, 0;
    %load/vec4 v00000285978e2750_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000285978e2b10_0, 0;
    %load/vec4 v00000285978e26b0_0;
    %assign/vec4 v00000285978e2390_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000285979e9700;
T_1 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285978db080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000028597899d70_0, 0, 14;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002859789a8b0_0;
    %assign/vec4 v0000028597899d70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000285979908c0;
T_2 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979ec990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979ec8f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979ed1b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000285979ecf30_0;
    %assign/vec4 v00000285979ec8f0_0, 0;
    %load/vec4 v00000285979ecdf0_0;
    %assign/vec4 v00000285979ed1b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000285979908c0;
T_3 ;
    %wait E_000002859796c830;
    %load/vec4 v00000285979ec490_0;
    %assign/vec4 v00000285979ed430_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028597991f10;
T_4 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979ea190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285979ebef0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000285979ebef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v00000285979ebef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979e9c90, 0, 4;
    %load/vec4 v00000285979ebef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979ebef0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000285979ea730_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979e9c90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000285979ebef0_0, 0, 32;
T_4.4 ;
    %load/vec4 v00000285979ebef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v00000285979ebef0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000285979e9c90, 4;
    %ix/getv/s 3, v00000285979ebef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979e9c90, 0, 4;
    %load/vec4 v00000285979ebef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979ebef0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028597991f10;
T_5 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979ea190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979e9fb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979ea690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000285979eb950_0;
    %assign/vec4 v00000285979e9fb0_0, 0;
    %load/vec4 v00000285979eba90_0;
    %assign/vec4 v00000285979ea690_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028597991f10;
T_6 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979ea190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979eb4f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000285979eacd0_0;
    %assign/vec4 v00000285979eb4f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000285979e8f30;
T_7 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000285979ee100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000285979f1260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000285979f0ea0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000285979eff00_0;
    %assign/vec4 v00000285979ee100_0, 0;
    %load/vec4 v00000285979f0360_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000285979f1260_0, 0;
    %load/vec4 v00000285979ef3c0_0;
    %assign/vec4 v00000285979f0ea0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000285979e8f30;
T_8 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000285979ee9c0_0, 0, 14;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000285979edf20_0;
    %assign/vec4 v00000285979ee9c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000285979e8da0;
T_9 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f09a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f1440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f1120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000285979f1300_0;
    %assign/vec4 v00000285979f1440_0, 0;
    %load/vec4 v00000285979f0900_0;
    %assign/vec4 v00000285979f1120_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000285979e8da0;
T_10 ;
    %wait E_000002859796c830;
    %load/vec4 v00000285979f0180_0;
    %assign/vec4 v00000285979f13a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000285979e8c10;
T_11 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f4af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285979f2a70_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000285979f2a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v00000285979f2a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979f4370, 0, 4;
    %load/vec4 v00000285979f2a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979f2a70_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000285979f51d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979f4370, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000285979f2a70_0, 0, 32;
T_11.4 ;
    %load/vec4 v00000285979f2a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.5, 5;
    %load/vec4 v00000285979f2a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000285979f4370, 4;
    %ix/getv/s 3, v00000285979f2a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979f4370, 0, 4;
    %load/vec4 v00000285979f2a70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979f2a70_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000285979e8c10;
T_12 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f4af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f1df0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f1e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000285979f29d0_0;
    %assign/vec4 v00000285979f1df0_0, 0;
    %load/vec4 v00000285979f2750_0;
    %assign/vec4 v00000285979f1e90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000285979e8c10;
T_13 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f4af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f4e10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000285979f22f0_0;
    %assign/vec4 v00000285979f4e10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000285979e93e0;
T_14 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000285979f72a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000285979f7340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000285979f6580_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000285979f7480_0;
    %assign/vec4 v00000285979f72a0_0, 0;
    %load/vec4 v00000285979f7200_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000285979f7340_0, 0;
    %load/vec4 v00000285979f7700_0;
    %assign/vec4 v00000285979f6580_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000285979e93e0;
T_15 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979f61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000285979f7980_0, 0, 14;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000285979f78e0_0;
    %assign/vec4 v00000285979f7980_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000285979e8760;
T_16 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979fa180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f6a80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979f68a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000285979f66c0_0;
    %assign/vec4 v00000285979f6a80_0, 0;
    %load/vec4 v00000285979f7e80_0;
    %assign/vec4 v00000285979f68a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000285979e8760;
T_17 ;
    %wait E_000002859796c830;
    %load/vec4 v00000285979f6760_0;
    %assign/vec4 v00000285979f6800_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000285979e90c0;
T_18 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979fc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000285979fb4e0_0, 0, 32;
T_18.2 ;
    %load/vec4 v00000285979fb4e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v00000285979fb4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979fcac0, 0, 4;
    %load/vec4 v00000285979fb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979fb4e0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000285979fa9a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979fcac0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000285979fb4e0_0, 0, 32;
T_18.4 ;
    %load/vec4 v00000285979fb4e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v00000285979fb4e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000285979fcac0, 4;
    %ix/getv/s 3, v00000285979fb4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000285979fcac0, 0, 4;
    %load/vec4 v00000285979fb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000285979fb4e0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000285979e90c0;
T_19 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979fc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979fb440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979fd100_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000285979fc160_0;
    %assign/vec4 v00000285979fb440_0, 0;
    %load/vec4 v00000285979fc0c0_0;
    %assign/vec4 v00000285979fd100_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000285979e90c0;
T_20 ;
    %wait E_000002859796c770;
    %load/vec4 v00000285979fc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000285979fbee0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000285979fb3a0_0;
    %assign/vec4 v00000285979fbee0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000285979e7f90;
T_21 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000285979fb8a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000028597a0ac90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028597a0af10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000285979facc0_0;
    %assign/vec4 v00000285979fb8a0_0, 0;
    %load/vec4 v0000028597a0a830_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000028597a0ac90_0, 0;
    %load/vec4 v0000028597a0a290_0;
    %assign/vec4 v0000028597a0af10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000285979e7f90;
T_22 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000285979faf40_0, 0, 14;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000285979fad60_0;
    %assign/vec4 v00000285979faf40_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000285979e7ae0;
T_23 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0b9b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0afb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000028597a0aab0_0;
    %assign/vec4 v0000028597a0b9b0_0, 0;
    %load/vec4 v0000028597a0bcd0_0;
    %assign/vec4 v0000028597a0afb0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000285979e7ae0;
T_24 ;
    %wait E_000002859796c830;
    %load/vec4 v0000028597a0b870_0;
    %assign/vec4 v0000028597a0b730_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_00000285979e9570;
T_25 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a0d3f0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0000028597a0d3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028597a0d3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a0e6b0, 0, 4;
    %load/vec4 v0000028597a0d3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a0d3f0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000028597a0ce50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a0e6b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028597a0d3f0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0000028597a0d3f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.5, 5;
    %load/vec4 v0000028597a0d3f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597a0e6b0, 4;
    %ix/getv/s 3, v0000028597a0d3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a0e6b0, 0, 4;
    %load/vec4 v0000028597a0d3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a0d3f0_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000285979e9570;
T_26 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0d670_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0e890_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000028597a0e250_0;
    %assign/vec4 v0000028597a0d670_0, 0;
    %load/vec4 v0000028597a0e7f0_0;
    %assign/vec4 v0000028597a0e890_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000285979e9570;
T_27 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0ca90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000028597a0d210_0;
    %assign/vec4 v0000028597a0ca90_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000285979e82b0;
T_28 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000028597a0d0d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000028597a102d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028597a10cd0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000028597a0e570_0;
    %assign/vec4 v0000028597a0d0d0_0, 0;
    %load/vec4 v0000028597a0f8d0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000028597a102d0_0, 0;
    %load/vec4 v0000028597a10230_0;
    %assign/vec4 v0000028597a10cd0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000285979e82b0;
T_29 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000028597a0c4f0_0, 0, 14;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000028597a0e750_0;
    %assign/vec4 v0000028597a0c4f0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000285979e8120;
T_30 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a0fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a10910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028597a0eb10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000028597a10c30_0;
    %assign/vec4 v0000028597a10910_0, 0;
    %load/vec4 v0000028597a10d70_0;
    %assign/vec4 v0000028597a0eb10_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000285979e8120;
T_31 ;
    %wait E_000002859796c830;
    %load/vec4 v0000028597a11130_0;
    %assign/vec4 v0000028597a0e9d0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000028597991d80;
T_32 ;
    %wait E_000002859796c330;
    %load/vec4 v0000028597a25720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v0000028597a26760_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.5, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a0f150_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a0f1f0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26940_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25400_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26120_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25540_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a252c0_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a26300_0, 0, 12;
    %jmp T_32.6;
T_32.5 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a0f150_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a0f1f0_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26940_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25400_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26120_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25540_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a252c0_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a26300_0, 0, 12;
T_32.6 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a0f0b0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a26080_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a26da0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a25ea0_0, 0, 12;
    %jmp T_32.4;
T_32.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a0f150_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a0f1f0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a26940_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a25400_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a26120_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a25540_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a252c0_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a26300_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %store/vec4 v0000028597a0f0b0_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %store/vec4 v0000028597a26080_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.7, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %jmp/1 T_32.8, 8;
T_32.7 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %jmp/0 T_32.8, 8;
 ; End of false expr.
    %blend;
T_32.8;
    %store/vec4 v0000028597a26da0_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.9, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %jmp/1 T_32.10, 8;
T_32.9 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %jmp/0 T_32.10, 8;
 ; End of false expr.
    %blend;
T_32.10;
    %store/vec4 v0000028597a25ea0_0, 0, 12;
    %jmp T_32.4;
T_32.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a0f150_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.11, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/1 T_32.12, 8;
T_32.11 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/0 T_32.12, 8;
 ; End of false expr.
    %blend;
T_32.12;
    %store/vec4 v0000028597a0f1f0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a26940_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.13, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/1 T_32.14, 8;
T_32.13 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/0 T_32.14, 8;
 ; End of false expr.
    %blend;
T_32.14;
    %store/vec4 v0000028597a25400_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.15, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/1 T_32.16, 8;
T_32.15 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/0 T_32.16, 8;
 ; End of false expr.
    %blend;
T_32.16;
    %store/vec4 v0000028597a26120_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a25540_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.17, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/1 T_32.18, 8;
T_32.17 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %jmp/0 T_32.18, 8;
 ; End of false expr.
    %blend;
T_32.18;
    %store/vec4 v0000028597a252c0_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26a80, 4;
    %store/vec4 v0000028597a26300_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.19, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %jmp/1 T_32.20, 8;
T_32.19 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %jmp/0 T_32.20, 8;
 ; End of false expr.
    %blend;
T_32.20;
    %store/vec4 v0000028597a0f0b0_0, 0, 12;
    %load/vec4 v0000028597a26760_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_32.21, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %jmp/1 T_32.22, 8;
T_32.21 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %jmp/0 T_32.22, 8;
 ; End of false expr.
    %blend;
T_32.22;
    %store/vec4 v0000028597a26080_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %store/vec4 v0000028597a26da0_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %store/vec4 v0000028597a25ea0_0, 0, 12;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000028597a27520_0;
    %store/vec4 v0000028597a0f150_0, 0, 12;
    %load/vec4 v0000028597a25ae0_0;
    %store/vec4 v0000028597a0f1f0_0, 0, 12;
    %load/vec4 v0000028597a27520_0;
    %store/vec4 v0000028597a0f0b0_0, 0, 12;
    %load/vec4 v0000028597a25d60_0;
    %store/vec4 v0000028597a26940_0, 0, 12;
    %load/vec4 v0000028597a25ae0_0;
    %store/vec4 v0000028597a25400_0, 0, 12;
    %load/vec4 v0000028597a26580_0;
    %store/vec4 v0000028597a26080_0, 0, 12;
    %load/vec4 v0000028597a0f470_0;
    %store/vec4 v0000028597a26120_0, 0, 12;
    %load/vec4 v0000028597a257c0_0;
    %store/vec4 v0000028597a25540_0, 0, 12;
    %load/vec4 v0000028597a25c20_0;
    %store/vec4 v0000028597a26da0_0, 0, 12;
    %load/vec4 v0000028597a250e0_0;
    %store/vec4 v0000028597a252c0_0, 0, 12;
    %load/vec4 v0000028597a0f3d0_0;
    %store/vec4 v0000028597a26300_0, 0, 12;
    %load/vec4 v0000028597a25c20_0;
    %store/vec4 v0000028597a25ea0_0, 0, 12;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000028597991d80;
T_33 ;
    %wait E_000002859796c7f0;
    %load/vec4 v0000028597a25720_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0000028597a26760_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a27520_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25ae0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26580_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25d60_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %store/vec4 v0000028597a27160_0, 0, 12;
    %jmp T_33.6;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a27520_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25ae0_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26580_0, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25d60_0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %store/vec4 v0000028597a27160_0, 0, 12;
    %jmp T_33.6;
T_33.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a27520_0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25ae0_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26580_0, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25d60_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a27200, 4;
    %store/vec4 v0000028597a27160_0, 0, 12;
    %jmp T_33.6;
T_33.5 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a27520_0, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25ae0_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25860, 4;
    %store/vec4 v0000028597a26580_0, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26ee0, 4;
    %store/vec4 v0000028597a25d60_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25680, 4;
    %store/vec4 v0000028597a27160_0, 0, 12;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a26580_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a25d60_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a27520_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a25ae0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028597a27160_0, 0, 12;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000028597991d80;
T_34 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a264e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_34.2 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25b80, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_34.4 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a26b20, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000028597a26760_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25b80, 0, 4;
    %load/vec4 v0000028597a269e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a26b20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_34.6 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0000028597a26440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597a25b80, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25b80, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597a26b20, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a26b20, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_34.8 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_34.9, 5;
    %load/vec4 v0000028597a26440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597a25b80, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25b80, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000028597991d80;
T_35 ;
    %wait E_000002859796c830;
    %load/vec4 v0000028597a264e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_35.2 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000028597a25720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26b20, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_35.11, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
T_35.12 ;
    %jmp T_35.10;
T_35.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_35.13, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
T_35.14 ;
T_35.10 ;
    %jmp T_35.8;
T_35.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_35.15, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.16;
T_35.15 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_35.17, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.18;
T_35.17 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26b20, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.19, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
T_35.20 ;
T_35.18 ;
T_35.16 ;
    %jmp T_35.8;
T_35.5 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_35.23, 4;
    %flag_mov 8, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_35.23;
    %jmp/0xz  T_35.21, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.22;
T_35.21 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26b20, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.24, 4;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a26260_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a273e0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
T_35.25 ;
T_35.22 ;
    %jmp T_35.8;
T_35.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %jmp T_35.30;
T_35.26 ;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.30;
T_35.27 ;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.30;
T_35.28 ;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.30;
T_35.29 ;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25900, 0, 4;
    %jmp T_35.30;
T_35.30 ;
    %pop/vec4 1;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000028597991d80;
T_36 ;
    %wait E_000002859796c7b0;
    %load/vec4 v0000028597a25720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_36.4 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.5, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25900, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_36.4;
T_36.5 ;
    %jmp T_36.3;
T_36.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_36.8, 4;
    %flag_mov 8, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_36.8;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_36.9 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.10, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25900, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_36.9;
T_36.10 ;
    %jmp T_36.7;
T_36.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26b20, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.11, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26f80_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a268a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %jmp T_36.12;
T_36.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_36.13 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.14, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25900, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_36.13;
T_36.14 ;
T_36.12 ;
T_36.7 ;
    %jmp T_36.3;
T_36.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_36.17, 4;
    %flag_mov 8, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25b80, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_36.17;
    %jmp/0xz  T_36.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_36.18 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.19, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25900, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_36.18;
T_36.19 ;
    %jmp T_36.16;
T_36.15 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a26b20, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.20, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597a25900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a0f3d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a25c20_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a0f470_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a250e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %jmp T_36.21;
T_36.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_36.22 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_36.23, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25900, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %store/vec4a v0000028597a266c0, 4, 0;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_36.22;
T_36.23 ;
T_36.21 ;
T_36.16 ;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000028597991d80;
T_37 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a264e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_37.2 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25cc0, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000028597a270c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_37.6 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.7, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a26a80, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25cc0, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_37.6;
T_37.7 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000028597991d80;
T_38 ;
    %wait E_000002859796c830;
    %load/vec4 v0000028597a264e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_38.2 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25860, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_38.4 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.5, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a26ee0, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_38.4;
T_38.5 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000028597a27020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
T_38.8 ;
    %load/vec4 v0000028597a26440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.9, 5;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a25cc0, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a25860, 0, 4;
    %ix/getv/s 4, v0000028597a26440_0;
    %load/vec4a v0000028597a26a80, 4;
    %ix/getv/s 3, v0000028597a26440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a26ee0, 0, 4;
    %load/vec4 v0000028597a26440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a26440_0, 0, 32;
    %jmp T_38.8;
T_38.9 ;
T_38.6 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000028597992870;
T_39 ;
    %wait E_000002859796cb70;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.9;
T_39.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.9;
T_39.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.9;
T_39.7 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.15;
T_39.10 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.15;
T_39.11 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.15;
T_39.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.15;
T_39.13 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000028597933e60_0, 0, 5;
    %jmp T_39.15;
T_39.15 ;
    %pop/vec4 1;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000028597992870;
T_40 ;
    %wait E_000002859796c730;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028597932420_0, 0, 7;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_40.5, 8;
    %load/vec4 v00000285979333c0_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %jmp/1 T_40.6, 8;
T_40.5 ; End of true expr.
    %load/vec4 v00000285979333c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %pushi/vec4 5, 0, 3;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_40.6, 8;
 ; End of false expr.
    %blend;
T_40.6;
    %store/vec4 v0000028597932920_0, 0, 7;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 1, 0, 7;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028597932420_0, 0, 7;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_40.7, 8;
    %load/vec4 v00000285979333c0_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %addi 2, 0, 7;
    %jmp/1 T_40.8, 8;
T_40.7 ; End of true expr.
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_40.11, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_40.11;
    %flag_mov 9, 4;
    %jmp/0 T_40.9, 9;
    %load/vec4 v00000285979333c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %addi 1, 0, 7;
    %jmp/1 T_40.10, 9;
T_40.9 ; End of true expr.
    %load/vec4 v00000285979333c0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %ix/vec4 4;
    %shiftr 4;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %load/vec4 v00000285979333c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %jmp/0 T_40.12, 10;
    %pushi/vec4 2, 0, 7;
    %jmp/1 T_40.13, 10;
T_40.12 ; End of true expr.
    %pushi/vec4 1, 0, 7;
    %jmp/0 T_40.13, 10;
 ; End of false expr.
    %blend;
T_40.13;
    %add;
    %jmp/0 T_40.10, 9;
 ; End of false expr.
    %blend;
T_40.10;
    %jmp/0 T_40.8, 8;
 ; End of false expr.
    %blend;
T_40.8;
    %store/vec4 v0000028597932920_0, 0, 7;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000028597932420_0, 0, 7;
    %load/vec4 v0000028597933a00_0;
    %parti/s 6, 2, 3;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028597932920_0, 0, 7;
    %jmp T_40.4;
T_40.3 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028597932420_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028597932920_0, 0, 7;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000028597992870;
T_41 ;
    %wait E_000002859796cb70;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.10;
T_41.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.10;
T_41.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.10;
T_41.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.10;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 2, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.10;
T_41.10 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.16;
T_41.11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.16;
T_41.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.16;
T_41.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.16;
T_41.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000285979333c0_0;
    %parti/s 3, 2, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 6, 2, 3;
    %pad/u 5;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 6, 1, 2;
    %pad/u 5;
    %store/vec4 v0000028597933500_0, 0, 5;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000028597992870;
T_42 ;
    %wait E_000002859796c0f0;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %load/vec4 v0000028597933500_0;
    %store/vec4 v0000028597933dc0_0, 0, 5;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v0000028597933500_0;
    %load/vec4 v00000285979333c0_0;
    %parti/s 4, 1, 2;
    %pad/u 5;
    %add;
    %load/vec4 v00000285979333c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_42.4, 8;
    %load/vec4 v0000028597933e60_0;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %add;
    %store/vec4 v0000028597933dc0_0, 0, 5;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v0000028597933500_0;
    %load/vec4 v00000285979333c0_0;
    %parti/s 4, 1, 2;
    %pad/u 5;
    %add;
    %load/vec4 v00000285979333c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_42.6, 8;
    %load/vec4 v0000028597933e60_0;
    %jmp/1 T_42.7, 8;
T_42.6 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_42.7, 8;
 ; End of false expr.
    %blend;
T_42.7;
    %add;
    %store/vec4 v0000028597933dc0_0, 0, 5;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000028597992870;
T_43 ;
    %wait E_000002859796c870;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v0000028597932420_0;
    %load/vec4 v0000028597932920_0;
    %add;
    %store/vec4 v0000028597931a20_0, 0, 7;
    %jmp T_43.4;
T_43.1 ;
    %load/vec4 v0000028597932420_0;
    %load/vec4 v0000028597932920_0;
    %sub;
    %store/vec4 v0000028597931a20_0, 0, 7;
    %jmp T_43.4;
T_43.2 ;
    %load/vec4 v0000028597932420_0;
    %load/vec4 v0000028597932920_0;
    %add;
    %store/vec4 v0000028597931a20_0, 0, 7;
    %jmp T_43.4;
T_43.3 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028597931a20_0, 0, 7;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000028597992870;
T_44 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597933aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
T_44.2 ;
    %load/vec4 v0000028597933460_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0000028597933460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597932060, 0, 4;
    %load/vec4 v0000028597933460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %jmp T_44.6;
T_44.4 ;
    %load/vec4 v0000028597933dc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597932060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
T_44.7 ;
    %load/vec4 v0000028597933460_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.8, 5;
    %load/vec4 v0000028597933460_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597932060, 4;
    %ix/getv/s 3, v0000028597933460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597932060, 0, 4;
    %load/vec4 v0000028597933460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
    %jmp T_44.7;
T_44.8 ;
    %jmp T_44.6;
T_44.5 ;
    %load/vec4 v0000028597933dc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597932060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
T_44.9 ;
    %load/vec4 v0000028597933460_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_44.10, 5;
    %load/vec4 v0000028597933460_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000028597932060, 4;
    %ix/getv/s 3, v0000028597933460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597932060, 0, 4;
    %load/vec4 v0000028597933460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597933460_0, 0, 32;
    %jmp T_44.9;
T_44.10 ;
    %jmp T_44.6;
T_44.6 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000028597992870;
T_45 ;
    %wait E_000002859796c130;
    %load/vec4 v00000285979318e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597932060, 4;
    %store/vec4 v0000028597931fc0_0, 0, 5;
    %jmp T_45.4;
T_45.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028597932060, 4;
    %store/vec4 v0000028597931fc0_0, 0, 5;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 6, 2, 3;
    %subi 3, 0, 6;
    %pad/u 5;
    %store/vec4 v0000028597931fc0_0, 0, 5;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v00000285979333c0_0;
    %parti/s 7, 1, 2;
    %subi 2, 0, 7;
    %pad/u 5;
    %store/vec4 v0000028597931fc0_0, 0, 5;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000285979e8440;
T_46 ;
    %pushi/vec4 1, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1729, 0, 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2580, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3289, 0, 12;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2642, 0, 12;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 630, 0, 12;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1897, 0, 12;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 848, 0, 12;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1062, 0, 12;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1919, 0, 12;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 193, 0, 12;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 797, 0, 12;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2786, 0, 12;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3260, 0, 12;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 569, 0, 12;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1746, 0, 12;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 296, 0, 12;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2447, 0, 12;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1339, 0, 12;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1476, 0, 12;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3046, 0, 12;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 56, 0, 12;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2240, 0, 12;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1333, 0, 12;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1426, 0, 12;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2094, 0, 12;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 535, 0, 12;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2882, 0, 12;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2393, 0, 12;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2879, 0, 12;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1974, 0, 12;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 821, 0, 12;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 289, 0, 12;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 331, 0, 12;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3253, 0, 12;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1756, 0, 12;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1197, 0, 12;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2304, 0, 12;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2277, 0, 12;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2055, 0, 12;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 650, 0, 12;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1977, 0, 12;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2513, 0, 12;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 632, 0, 12;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2865, 0, 12;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 33, 0, 12;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1320, 0, 12;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1915, 0, 12;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2319, 0, 12;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1435, 0, 12;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 807, 0, 12;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 452, 0, 12;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1438, 0, 12;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2868, 0, 12;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1534, 0, 12;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2402, 0, 12;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2647, 0, 12;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2617, 0, 12;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1481, 0, 12;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 648, 0, 12;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2474, 0, 12;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3110, 0, 12;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1227, 0, 12;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 910, 0, 12;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 17, 0, 12;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2761, 0, 12;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 583, 0, 12;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2649, 0, 12;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1637, 0, 12;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 723, 0, 12;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2288, 0, 12;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1100, 0, 12;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1409, 0, 12;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2662, 0, 12;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3281, 0, 12;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 233, 0, 12;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 756, 0, 12;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2156, 0, 12;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3015, 0, 12;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3050, 0, 12;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1703, 0, 12;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1651, 0, 12;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2789, 0, 12;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1789, 0, 12;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1847, 0, 12;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 952, 0, 12;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1461, 0, 12;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2687, 0, 12;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 939, 0, 12;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2308, 0, 12;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2437, 0, 12;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2388, 0, 12;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 733, 0, 12;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2337, 0, 12;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 268, 0, 12;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 641, 0, 12;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1584, 0, 12;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2298, 0, 12;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2037, 0, 12;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 3220, 0, 12;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 375, 0, 12;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2549, 0, 12;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2090, 0, 12;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1645, 0, 12;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1063, 0, 12;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 319, 0, 12;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2773, 0, 12;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 757, 0, 12;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2099, 0, 12;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 561, 0, 12;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2466, 0, 12;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2594, 0, 12;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2804, 0, 12;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1092, 0, 12;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 403, 0, 12;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1026, 0, 12;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1143, 0, 12;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2150, 0, 12;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2775, 0, 12;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 886, 0, 12;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1722, 0, 12;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1212, 0, 12;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1874, 0, 12;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 1029, 0, 12;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2110, 0, 12;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2935, 0, 12;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 885, 0, 12;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %pushi/vec4 2154, 0, 12;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27480, 0, 4;
    %end;
    .thread T_46;
    .scope S_0000028597a11e80;
T_47 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a27de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028597a27c00_0, 0, 32;
T_47.2 ;
    %load/vec4 v0000028597a27c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 96;
    %ix/getv/s 3, v0000028597a27c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27660, 0, 4;
    %load/vec4 v0000028597a27c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028597a27c00_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000028597a27a20_0;
    %load/vec4 v0000028597a27d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028597a27660, 0, 4;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000028597992550;
T_48 ;
    %wait E_000002859796c770;
    %load/vec4 v0000028597a21c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028597a22660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028597a204a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000028597a20fe0_0;
    %assign/vec4 v0000028597a22660_0, 0;
    %load/vec4 v0000028597a20c20_0;
    %assign/vec4 v0000028597a204a0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000028597992550;
T_49 ;
    %wait E_00000285979698b0;
    %load/vec4 v0000028597a21940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0000028597a20ea0_0, 0, 3;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000028597a202c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a20900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a21800_0, 0, 1;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0000028597a20ea0_0, 0, 3;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000028597a202c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a20900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a21800_0, 0, 1;
    %jmp T_49.4;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028597a22660_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028597a20ea0_0, 0, 3;
    %load/vec4 v0000028597a22660_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_49.5, 4;
    %load/vec4 v0000028597a204a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.5;
    %store/vec4 v0000028597a20900_0, 0, 1;
    %load/vec4 v0000028597a22660_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028597a21800_0, 0, 1;
    %load/vec4 v0000028597a21940_0;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028597a202c0_0, 0, 1;
    %jmp T_49.4;
T_49.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028597a20ea0_0, 0, 3;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028597a20900_0, 0, 1;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028597a21800_0, 0, 1;
    %load/vec4 v0000028597a22200_0;
    %store/vec4 v0000028597a202c0_0, 0, 1;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000028597992550;
T_50 ;
    %wait E_0000028597968f30;
    %load/vec4 v0000028597a204a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a20fe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %jmp T_50.4;
T_50.0 ;
    %load/vec4 v0000028597a21260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %load/vec4 v0000028597a22480_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %load/vec4 v0000028597a22660_0;
    %store/vec4 v0000028597a20fe0_0, 0, 8;
    %jmp T_50.6;
T_50.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a20fe0_0, 0, 8;
T_50.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %load/vec4 v0000028597a220c0_0;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %load/vec4 v0000028597a21b20_0;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %jmp T_50.4;
T_50.1 ;
    %load/vec4 v0000028597a22660_0;
    %addi 1, 0, 8;
    %store/vec4 v0000028597a20fe0_0, 0, 8;
    %load/vec4 v0000028597a21940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %jmp T_50.11;
T_50.7 ;
    %load/vec4 v0000028597a22660_0;
    %cmpi/e 228, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.12, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.13, 8;
T_50.12 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.13, 8;
 ; End of false expr.
    %blend;
T_50.13;
    %pad/s 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 197, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %load/vec4 v0000028597a220c0_0;
    %load/vec4 v0000028597a214e0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_50.14, 4;
    %load/vec4 v0000028597a22480_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %jmp T_50.15;
T_50.14 ;
    %load/vec4 v0000028597a27b60_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
T_50.15 ;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_50.16, 8;
    %load/vec4 v0000028597a21b20_0;
    %load/vec4 v0000028597a222a0_0;
    %pad/u 8;
    %add;
    %jmp/1 T_50.17, 8;
T_50.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_50.17, 8;
 ; End of false expr.
    %blend;
T_50.17;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %jmp T_50.11;
T_50.8 ;
    %load/vec4 v0000028597a22660_0;
    %cmpi/e 228, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.19, 8;
T_50.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.19, 8;
 ; End of false expr.
    %blend;
T_50.19;
    %pad/s 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 197, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %load/vec4 v0000028597a220c0_0;
    %load/vec4 v0000028597a214e0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_50.20, 4;
    %load/vec4 v0000028597a22480_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v0000028597a27b60_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
T_50.21 ;
    %load/vec4 v0000028597a22660_0;
    %parti/s 3, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_50.22, 8;
    %load/vec4 v0000028597a21b20_0;
    %load/vec4 v0000028597a222a0_0;
    %pad/u 8;
    %add;
    %jmp/1 T_50.23, 8;
T_50.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_50.23, 8;
 ; End of false expr.
    %blend;
T_50.23;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %jmp T_50.11;
T_50.9 ;
    %load/vec4 v0000028597a22660_0;
    %cmpi/e 138, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.24, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.25, 8;
T_50.24 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.25, 8;
 ; End of false expr.
    %blend;
T_50.25;
    %pad/s 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 107, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %load/vec4 v0000028597a22480_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %load/vec4 v0000028597a220c0_0;
    %load/vec4 v0000028597a22660_0;
    %subi 108, 0, 8;
    %add;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.26, 4;
    %load/vec4 v0000028597a21b20_0;
    %load/vec4 v0000028597a22660_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %jmp T_50.27;
T_50.26 ;
    %load/vec4 v0000028597a20680_0;
    %load/vec4 v0000028597a22660_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a223e0_0, 0, 8;
T_50.27 ;
    %jmp T_50.11;
T_50.10 ;
    %load/vec4 v0000028597a22660_0;
    %cmpi/e 66, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_50.28, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_50.29, 8;
T_50.28 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_50.29, 8;
 ; End of false expr.
    %blend;
T_50.29;
    %pad/s 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %pushi/vec4 35, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %load/vec4 v0000028597a22480_0;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %load/vec4 v0000028597a220c0_0;
    %load/vec4 v0000028597a22660_0;
    %subi 36, 0, 8;
    %add;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %load/vec4 v0000028597a22660_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.30, 4;
    %load/vec4 v0000028597a21b20_0;
    %load/vec4 v0000028597a22660_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %jmp T_50.31;
T_50.30 ;
    %load/vec4 v0000028597a20680_0;
    %load/vec4 v0000028597a22660_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a223e0_0, 0, 8;
T_50.31 ;
    %jmp T_50.11;
T_50.11 ;
    %pop/vec4 1;
    %jmp T_50.4;
T_50.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028597a207c0_0, 0, 1;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0000028597a20a40_0, 0, 96;
    %load/vec4 v0000028597a220c0_0;
    %load/vec4 v0000028597a214e0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000028597a22840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a223e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a20fe0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028597a20c20_0, 0, 2;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000028597991a60;
T_51 ;
    %vpi_call 2 34 "$dumpfile", "ntt_tb_1.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028597992550 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028597a20e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a20f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028597a225c0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a200e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028597a20860_0, 0, 8;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a20e00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028597a20f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028597a225c0_0, 0, 2;
    %pushi/vec4 3238789185, 0, 36;
    %concati/vec4 2148540672, 0, 37;
    %concati/vec4 4096, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 4000, 0;
    %pushi/vec4 3775791201, 0, 36;
    %concati/vec4 3222544704, 0, 37;
    %concati/vec4 135200, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028597a20f40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3507290193, 0, 36;
    %concati/vec4 2685542688, 0, 37;
    %concati/vec4 69648, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4044292209, 0, 36;
    %concati/vec4 3759546720, 0, 37;
    %concati/vec4 200752, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3373039689, 0, 36;
    %concati/vec4 2417041680, 0, 37;
    %concati/vec4 36872, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3910041705, 0, 36;
    %concati/vec4 3491045712, 0, 37;
    %concati/vec4 167976, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3641540697, 0, 36;
    %concati/vec4 2954043696, 0, 37;
    %concati/vec4 102424, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4178542713, 0, 36;
    %concati/vec4 4028047728, 0, 37;
    %concati/vec4 233528, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3305914437, 0, 36;
    %concati/vec4 2282791176, 0, 37;
    %concati/vec4 20484, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3842916453, 0, 36;
    %concati/vec4 3356795208, 0, 37;
    %concati/vec4 151588, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3574415445, 0, 36;
    %concati/vec4 2819793192, 0, 37;
    %concati/vec4 86036, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4111417461, 0, 36;
    %concati/vec4 3893797224, 0, 37;
    %concati/vec4 217140, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3440164941, 0, 36;
    %concati/vec4 2551292184, 0, 37;
    %concati/vec4 53260, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3977166957, 0, 36;
    %concati/vec4 3625296216, 0, 37;
    %concati/vec4 184364, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3708665949, 0, 36;
    %concati/vec4 3088294200, 0, 37;
    %concati/vec4 118812, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4245667965, 0, 36;
    %concati/vec4 4162298232, 0, 37;
    %concati/vec4 249916, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3272351811, 0, 36;
    %concati/vec4 2215665924, 0, 37;
    %concati/vec4 12290, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3809353827, 0, 36;
    %concati/vec4 3289669956, 0, 37;
    %concati/vec4 143394, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3540852819, 0, 36;
    %concati/vec4 2752667940, 0, 37;
    %concati/vec4 77842, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4077854835, 0, 36;
    %concati/vec4 3826671972, 0, 37;
    %concati/vec4 208946, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3406602315, 0, 36;
    %concati/vec4 2484166932, 0, 37;
    %concati/vec4 45066, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3943604331, 0, 36;
    %concati/vec4 3558170964, 0, 37;
    %concati/vec4 176170, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3675103323, 0, 36;
    %concati/vec4 3021168948, 0, 37;
    %concati/vec4 110618, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4212105339, 0, 36;
    %concati/vec4 4095172980, 0, 37;
    %concati/vec4 241722, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3339477063, 0, 36;
    %concati/vec4 2349916428, 0, 37;
    %concati/vec4 28678, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3876479079, 0, 36;
    %concati/vec4 3423920460, 0, 37;
    %concati/vec4 159782, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3607978071, 0, 36;
    %concati/vec4 2886918444, 0, 37;
    %concati/vec4 94230, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4144980087, 0, 36;
    %concati/vec4 3960922476, 0, 37;
    %concati/vec4 225334, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3473727567, 0, 36;
    %concati/vec4 2618417436, 0, 37;
    %concati/vec4 61454, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4010729583, 0, 36;
    %concati/vec4 3692421468, 0, 37;
    %concati/vec4 192558, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 3742228575, 0, 36;
    %concati/vec4 3155419452, 0, 37;
    %concati/vec4 127006, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 2000, 0;
    %pushi/vec4 4279230591, 0, 36;
    %concati/vec4 4229423484, 0, 37;
    %concati/vec4 258110, 0, 23;
    %store/vec4 v0000028597a209a0_0, 0, 96;
    %delay 600000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_51;
    .scope S_0000028597991a60;
T_52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028597a21760_0, 0, 1;
T_52.0 ;
    %delay 1000, 0;
    %load/vec4 v0000028597a21760_0;
    %inv;
    %store/vec4 v0000028597a21760_0, 0, 1;
    %jmp T_52.0;
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "ntt_tb.v";
    "./ntt_core.v";
    "./addr_gen.v";
    "./butterfly.v";
    "./butterfly_core.v";
    "./add.v";
    "./mult.v";
    "./reduce.v";
    "./sub.v";
    "./twiddle_factor.v";
    "./ntt_rom.v";
