5 18 1fda1 103 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always_latch1.vcd) 2 -o (always_latch1.cdd) 2 -v (always_latch1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always_latch1.verilator.v 1 27 1 
2 1 0 0 0 0 2 1 100c 0 0 1 1 e
2 2 0 0 0 0 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 2 1 100c 0 0 1 1 f
2 4 0 0 0 0 2 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 1 1 1004 0 0 1 1 b
2 6 0 0 0 0 1 29 1008 5 0 1 18 0 1 0 0 0 0
2 7 0 0 0 0 3 1 100c 0 0 1 1 c
2 8 0 0 0 0 3 29 1008 7 0 1 18 0 1 0 0 0 0
2 9 0 0 0 0 3 2b 1008 6 8 1 18 0 1 0 0 0 0
2 10 0 0 0 0 4 2b 1008 4 9 1 18 0 1 0 0 0 0
2 11 0 0 0 0 4 2b 1008 2 10 1 18 0 1 0 0 0 0
2 12 5 5 5 b a 50 100a 11 0 1 18 0 1 0 0 0 0
2 13 6 6 6 20006 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 14 12 12 12 11001e 66 1 300c 0 0 1 1 verilatorclock
2 15 12 12 12 9001e 99 27 300a 14 0 1 18 0 1 0 0 0 0
2 16 13 13 13 f0011 33 0 3008 0 0 32 48 65 0
2 17 13 13 13 6000a 33 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 18 13 13 13 60011 33 11 10303c 16 17 1 18 0 1 1 1 0 0
2 19 13 13 13 20013 33 39 10002e 18 0
2 20 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
2 21 16 16 16 11001e 65 1 101c 0 0 1 1 verilatorclock
2 22 16 16 16 9001e 98 27 102a 21 0 1 18 0 1 0 0 0 0
2 23 16 16 16 210025 32 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 verilatorclock 1 1 18 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 3 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 3 7000a 1 0 0 0 1 17 0 1 0 1 1 0
1 d 5 3 7000d 1 0 0 0 1 17 0 1 0 1 0 0
1 e 6 3 70010 1 0 0 0 1 17 0 1 0 1 0 0
1 f 7 3 70013 1 0 0 0 1 17 0 1 0 1 0 0
4 20 26 15 15 15
4 12 1 13 0 12
4 13 6 12 0 12
4 15 1 19 0 15
4 19 4 20 15 15
4 22 1 23 0 22
4 23 6 22 0 22
3 1 main.u$0 "TOP.v.u$0" 0 always_latch1.verilator.v 6 9 1 
2 24 7 7 7 d000d 3 1 100c 0 0 1 1 c
2 25 7 7 7 90009 1 1 1004 0 0 1 1 b
2 26 7 7 7 9000d 3 9 10cc 24 25 1 18 0 1 0 1 1 0
2 27 7 7 7 40004 0 1 1410 0 0 1 1 a
2 28 7 7 7 4000d 5 38 e 26 27
2 29 8 8 8 d000d 2 1 100c 0 0 1 1 f
2 30 8 8 8 90009 2 1 100c 0 0 1 1 e
2 31 8 8 8 9000d 3 8 138c 29 30 1 18 0 1 1 1 1 0
2 32 8 8 8 40004 0 1 1410 0 0 1 1 d
2 33 8 8 8 4000d 5 38 e 31 32
4 28 11 33 33 28
4 33 0 0 0 28
3 1 main.u$1 "TOP.v.u$1" 0 always_latch1.verilator.v 16 25 1 
2 34 17 17 17 f0010 32 0 1008 0 0 32 48 b 0
2 35 17 17 17 6000a 32 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 36 17 17 17 60010 32 11 10103c 34 35 1 18 0 1 1 1 0 0
2 37 17 17 17 20012 32 39 10002e 36 0
2 38 23 23 23 f0010 32 0 1008 0 0 32 48 15 0
2 39 23 23 23 6000a 32 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 40 23 23 23 60010 32 11 10103c 38 39 1 18 0 1 1 1 0 0
2 41 23 23 23 20012 32 39 10002e 40 0
2 42 24 24 24 f0010 32 0 1008 0 0 32 48 1f 0
2 43 24 24 24 6000a 32 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 44 24 24 24 60010 32 11 10103c 42 43 1 18 0 1 1 1 0 0
2 45 24 24 24 20012 32 39 10002e 44 0
2 46 24 24 24 19001c 1 0 21008 0 0 1 16 1 0
2 47 24 24 24 140014 0 1 1410 0 0 1 1 f
2 48 24 24 24 14001c 1 38 a 46 47
2 49 23 23 23 19001c 1 0 21004 0 0 1 16 0 0
2 50 23 23 23 140014 0 1 1410 0 0 1 1 c
2 51 23 23 23 14001c 1 38 6 49 50
2 52 17 17 17 140018 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
4 37 11 52 41 37
4 52 6 41 0 37
4 41 0 51 45 37
4 51 6 45 45 37
4 45 0 48 0 37
4 48 0 0 0 37
3 1 main.u$1.u$2 "TOP.v.u$1.u$2" 0 always_latch1.verilator.v 17 22 1 
2 53 18 18 18 9000c 1 0 21004 0 0 1 16 0 0
2 54 18 18 18 40004 0 1 1410 0 0 1 1 b
2 55 18 18 18 4000c 1 38 6 53 54
2 56 19 19 19 9000c 1 0 21008 0 0 1 16 1 0
2 57 19 19 19 40004 0 1 1410 0 0 1 1 c
2 58 19 19 19 4000c 1 38 1a 56 57
2 59 20 20 20 9000c 1 0 21008 0 0 1 16 1 0
2 60 20 20 20 40004 0 1 1410 0 0 1 1 e
2 61 20 20 20 4000c 1 38 a 59 60
2 62 21 21 21 9000c 1 0 21004 0 0 1 16 0 0
2 63 21 21 21 40004 0 1 1410 0 0 1 1 f
2 64 21 21 21 4000c 1 38 16 62 63
4 55 11 58 58 55
4 58 0 61 61 55
4 61 0 64 64 55
4 64 0 0 0 55
