// Seed: 1470198283
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  assign id_1 = 0;
  reg id_2;
  generate
    always @(posedge id_2) id_2 <= id_1;
  endgenerate
  always @(1, posedge id_1) begin
    id_1 <= 1;
  end
  logic id_3;
  wire  id_4;
  logic id_5;
  logic id_6;
  always #1 begin
    if (id_2) begin
      if (id_4[1]) begin
        id_6 = 1'h0;
      end
    end
  end
  logic id_7;
  assign id_3 = id_6;
  logic id_8;
  logic id_9, id_10;
endmodule
