;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; V_t
V_t__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
V_t__0__MASK EQU 0x02
V_t__0__PC EQU CYREG_PRT4_PC1
V_t__0__PORT EQU 4
V_t__0__SHIFT EQU 1
V_t__AG EQU CYREG_PRT4_AG
V_t__AMUX EQU CYREG_PRT4_AMUX
V_t__BIE EQU CYREG_PRT4_BIE
V_t__BIT_MASK EQU CYREG_PRT4_BIT_MASK
V_t__BYP EQU CYREG_PRT4_BYP
V_t__CTL EQU CYREG_PRT4_CTL
V_t__DM0 EQU CYREG_PRT4_DM0
V_t__DM1 EQU CYREG_PRT4_DM1
V_t__DM2 EQU CYREG_PRT4_DM2
V_t__DR EQU CYREG_PRT4_DR
V_t__INP_DIS EQU CYREG_PRT4_INP_DIS
V_t__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
V_t__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
V_t__LCD_EN EQU CYREG_PRT4_LCD_EN
V_t__MASK EQU 0x02
V_t__PORT EQU 4
V_t__PRT EQU CYREG_PRT4_PRT
V_t__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
V_t__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
V_t__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
V_t__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
V_t__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
V_t__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
V_t__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
V_t__PS EQU CYREG_PRT4_PS
V_t__SHIFT EQU 1
V_t__SLW EQU CYREG_PRT4_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Tx_1__0__MASK EQU 0x04
Tx_1__0__PC EQU CYREG_PRT1_PC2
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 2
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x04
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 2
Tx_1__SLW EQU CYREG_PRT1_SLW

; LCD_1
LCD_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_1_LCDPort__0__MASK EQU 0x01
LCD_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_1_LCDPort__0__PORT EQU 2
LCD_1_LCDPort__0__SHIFT EQU 0
LCD_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_1_LCDPort__1__MASK EQU 0x02
LCD_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_1_LCDPort__1__PORT EQU 2
LCD_1_LCDPort__1__SHIFT EQU 1
LCD_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_1_LCDPort__2__MASK EQU 0x04
LCD_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_1_LCDPort__2__PORT EQU 2
LCD_1_LCDPort__2__SHIFT EQU 2
LCD_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_1_LCDPort__3__MASK EQU 0x08
LCD_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_1_LCDPort__3__PORT EQU 2
LCD_1_LCDPort__3__SHIFT EQU 3
LCD_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_1_LCDPort__4__MASK EQU 0x10
LCD_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_1_LCDPort__4__PORT EQU 2
LCD_1_LCDPort__4__SHIFT EQU 4
LCD_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_1_LCDPort__5__MASK EQU 0x20
LCD_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_1_LCDPort__5__PORT EQU 2
LCD_1_LCDPort__5__SHIFT EQU 5
LCD_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_1_LCDPort__6__MASK EQU 0x40
LCD_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_1_LCDPort__6__PORT EQU 2
LCD_1_LCDPort__6__SHIFT EQU 6
LCD_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_1_LCDPort__MASK EQU 0x7F
LCD_1_LCDPort__PORT EQU 2
LCD_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_1_LCDPort__SHIFT EQU 0
LCD_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT4_PC2
LED_1__0__PORT EQU 4
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT4_AG
LED_1__AMUX EQU CYREG_PRT4_AMUX
LED_1__BIE EQU CYREG_PRT4_BIE
LED_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_1__BYP EQU CYREG_PRT4_BYP
LED_1__CTL EQU CYREG_PRT4_CTL
LED_1__DM0 EQU CYREG_PRT4_DM0
LED_1__DM1 EQU CYREG_PRT4_DM1
LED_1__DM2 EQU CYREG_PRT4_DM2
LED_1__DR EQU CYREG_PRT4_DR
LED_1__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 4
LED_1__PRT EQU CYREG_PRT4_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_1__PS EQU CYREG_PRT4_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT4_SLW

; PGA_1
PGA_1_SC__BST EQU CYREG_SC0_BST
PGA_1_SC__CLK EQU CYREG_SC0_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x01
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x01
PGA_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x01
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x01
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x01
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x01
PGA_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x01

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x04
isr_1__INTC_NUMBER EQU 2
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

; Comp_2
Comp_2_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_2_ctComp__CMP_MASK EQU 0x04
Comp_2_ctComp__CMP_NUMBER EQU 2
Comp_2_ctComp__CR EQU CYREG_CMP2_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x04
Comp_2_ctComp__LUT__MSK_SHIFT EQU 2
Comp_2_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x04
Comp_2_ctComp__LUT__SR_SHIFT EQU 2
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x04
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x04
Comp_2_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x04
Comp_2_ctComp__WRK_SHIFT EQU 2

; UART_1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; VDAC8_2
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC0_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC0_TST

; ADC_Druck
ADC_Druck_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_Druck_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_Druck_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_Druck_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_Druck_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_Druck_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_Druck_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_Druck_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_Druck_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_Druck_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_Druck_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_Druck_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_Druck_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_Druck_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_Druck_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_Druck_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_Druck_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_Druck_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_Druck_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_Druck_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Druck_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Druck_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Druck_IRQ__INTC_MASK EQU 0x01
ADC_Druck_IRQ__INTC_NUMBER EQU 0
ADC_Druck_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Druck_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_Druck_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Druck_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_Druck_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Druck_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Druck_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Druck_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Druck_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Druck_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Druck_theACLK__INDEX EQU 0x00
ADC_Druck_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Druck_theACLK__PM_ACT_MSK EQU 0x01
ADC_Druck_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Druck_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; Counter_1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; PGA_Druck
PGA_Druck_SC__BST EQU CYREG_SC1_BST
PGA_Druck_SC__CLK EQU CYREG_SC1_CLK
PGA_Druck_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_Druck_SC__CMPINV_MASK EQU 0x02
PGA_Druck_SC__CPTR EQU CYREG_SC_CPTR
PGA_Druck_SC__CPTR_MASK EQU 0x02
PGA_Druck_SC__CR0 EQU CYREG_SC1_CR0
PGA_Druck_SC__CR1 EQU CYREG_SC1_CR1
PGA_Druck_SC__CR2 EQU CYREG_SC1_CR2
PGA_Druck_SC__MSK EQU CYREG_SC_MSK
PGA_Druck_SC__MSK_MASK EQU 0x02
PGA_Druck_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Druck_SC__PM_ACT_MSK EQU 0x02
PGA_Druck_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Druck_SC__PM_STBY_MSK EQU 0x02
PGA_Druck_SC__SR EQU CYREG_SC_SR
PGA_Druck_SC__SR_MASK EQU 0x02
PGA_Druck_SC__SW0 EQU CYREG_SC1_SW0
PGA_Druck_SC__SW10 EQU CYREG_SC1_SW10
PGA_Druck_SC__SW2 EQU CYREG_SC1_SW2
PGA_Druck_SC__SW3 EQU CYREG_SC1_SW3
PGA_Druck_SC__SW4 EQU CYREG_SC1_SW4
PGA_Druck_SC__SW6 EQU CYREG_SC1_SW6
PGA_Druck_SC__SW7 EQU CYREG_SC1_SW7
PGA_Druck_SC__SW8 EQU CYREG_SC1_SW8
PGA_Druck_SC__WRK1 EQU CYREG_SC_WRK1
PGA_Druck_SC__WRK1_MASK EQU 0x02

; SensorPin
SensorPin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
SensorPin__0__MASK EQU 0x01
SensorPin__0__PC EQU CYREG_PRT3_PC0
SensorPin__0__PORT EQU 3
SensorPin__0__SHIFT EQU 0
SensorPin__AG EQU CYREG_PRT3_AG
SensorPin__AMUX EQU CYREG_PRT3_AMUX
SensorPin__BIE EQU CYREG_PRT3_BIE
SensorPin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SensorPin__BYP EQU CYREG_PRT3_BYP
SensorPin__CTL EQU CYREG_PRT3_CTL
SensorPin__DM0 EQU CYREG_PRT3_DM0
SensorPin__DM1 EQU CYREG_PRT3_DM1
SensorPin__DM2 EQU CYREG_PRT3_DM2
SensorPin__DR EQU CYREG_PRT3_DR
SensorPin__INP_DIS EQU CYREG_PRT3_INP_DIS
SensorPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SensorPin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SensorPin__LCD_EN EQU CYREG_PRT3_LCD_EN
SensorPin__MASK EQU 0x01
SensorPin__PORT EQU 3
SensorPin__PRT EQU CYREG_PRT3_PRT
SensorPin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SensorPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SensorPin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SensorPin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SensorPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SensorPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SensorPin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SensorPin__PS EQU CYREG_PRT3_PS
SensorPin__SHIFT EQU 0
SensorPin__SLW EQU CYREG_PRT3_SLW

; Compare_Pin
Compare_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Compare_Pin__0__MASK EQU 0x20
Compare_Pin__0__PC EQU CYREG_PRT3_PC5
Compare_Pin__0__PORT EQU 3
Compare_Pin__0__SHIFT EQU 5
Compare_Pin__AG EQU CYREG_PRT3_AG
Compare_Pin__AMUX EQU CYREG_PRT3_AMUX
Compare_Pin__BIE EQU CYREG_PRT3_BIE
Compare_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Compare_Pin__BYP EQU CYREG_PRT3_BYP
Compare_Pin__CTL EQU CYREG_PRT3_CTL
Compare_Pin__DM0 EQU CYREG_PRT3_DM0
Compare_Pin__DM1 EQU CYREG_PRT3_DM1
Compare_Pin__DM2 EQU CYREG_PRT3_DM2
Compare_Pin__DR EQU CYREG_PRT3_DR
Compare_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
Compare_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Compare_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Compare_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
Compare_Pin__MASK EQU 0x20
Compare_Pin__PORT EQU 3
Compare_Pin__PRT EQU CYREG_PRT3_PRT
Compare_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Compare_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Compare_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Compare_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Compare_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Compare_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Compare_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Compare_Pin__PS EQU CYREG_PRT3_PS
Compare_Pin__SHIFT EQU 5
Compare_Pin__SLW EQU CYREG_PRT3_SLW

; VDAC8_Druck
VDAC8_Druck_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_Druck_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_Druck_viDAC8__D EQU CYREG_DAC3_D
VDAC8_Druck_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_Druck_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_Druck_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_Druck_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_Druck_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_Druck_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_Druck_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_Druck_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_Druck_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_Druck_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_Druck_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_Druck_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_Druck_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_Druck_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_Druck_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_Druck_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_Druck_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_Druck_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_Druck_viDAC8__TST EQU CYREG_DAC3_TST

; OutputDischarge_Pin
OutputDischarge_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
OutputDischarge_Pin__0__MASK EQU 0x10
OutputDischarge_Pin__0__PC EQU CYREG_PRT3_PC4
OutputDischarge_Pin__0__PORT EQU 3
OutputDischarge_Pin__0__SHIFT EQU 4
OutputDischarge_Pin__AG EQU CYREG_PRT3_AG
OutputDischarge_Pin__AMUX EQU CYREG_PRT3_AMUX
OutputDischarge_Pin__BIE EQU CYREG_PRT3_BIE
OutputDischarge_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OutputDischarge_Pin__BYP EQU CYREG_PRT3_BYP
OutputDischarge_Pin__CTL EQU CYREG_PRT3_CTL
OutputDischarge_Pin__DM0 EQU CYREG_PRT3_DM0
OutputDischarge_Pin__DM1 EQU CYREG_PRT3_DM1
OutputDischarge_Pin__DM2 EQU CYREG_PRT3_DM2
OutputDischarge_Pin__DR EQU CYREG_PRT3_DR
OutputDischarge_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
OutputDischarge_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OutputDischarge_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OutputDischarge_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
OutputDischarge_Pin__MASK EQU 0x10
OutputDischarge_Pin__PORT EQU 3
OutputDischarge_Pin__PRT EQU CYREG_PRT3_PRT
OutputDischarge_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OutputDischarge_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OutputDischarge_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OutputDischarge_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OutputDischarge_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OutputDischarge_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OutputDischarge_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OutputDischarge_Pin__PS EQU CYREG_PRT3_PS
OutputDischarge_Pin__SHIFT EQU 4
OutputDischarge_Pin__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
