
AQS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006040  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  080061e0  080061e0  000071e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065c4  080065c4  000081dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080065c4  080065c4  000075c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065cc  080065cc  000081dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065cc  080065cc  000075cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080065d0  080065d0  000075d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080065d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  200001dc  080067b0  000081dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  080067b0  00008440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000513a  00000000  00000000  0000820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012db  00000000  00000000  0000d346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000538  00000000  00000000  0000e628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003cd  00000000  00000000  0000eb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001685c  00000000  00000000  0000ef2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000063ee  00000000  00000000  00025789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008faf9  00000000  00000000  0002bb77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb670  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002974  00000000  00000000  000bb6b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000be028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080061c8 	.word	0x080061c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080061c8 	.word	0x080061c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <Read_MQ135>:
extern void initialise_monitor_handles(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_MQ135() {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8000eee:	480b      	ldr	r0, [pc, #44]	@ (8000f1c <Read_MQ135+0x38>)
 8000ef0:	f000 fbd2 	bl	8001698 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000ef4:	210a      	movs	r1, #10
 8000ef6:	4809      	ldr	r0, [pc, #36]	@ (8000f1c <Read_MQ135+0x38>)
 8000ef8:	f000 fcb5 	bl	8001866 <HAL_ADC_PollForConversion>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d103      	bne.n	8000f0a <Read_MQ135+0x26>
        adc_value = HAL_ADC_GetValue(&hadc1);
 8000f02:	4806      	ldr	r0, [pc, #24]	@ (8000f1c <Read_MQ135+0x38>)
 8000f04:	f000 fd3a 	bl	800197c <HAL_ADC_GetValue>
 8000f08:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 8000f0a:	4804      	ldr	r0, [pc, #16]	@ (8000f1c <Read_MQ135+0x38>)
 8000f0c:	f000 fc78 	bl	8001800 <HAL_ADC_Stop>
    return adc_value;
 8000f10:	687b      	ldr	r3, [r7, #4]
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200001f8 	.word	0x200001f8

08000f20 <update_measurement>:

void update_measurement(MQ135_Data *data) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
    data->voltage = (Read_MQ135() * 2.97f) / 4095.0f;	// obliczenie napięcia 2.97 V VrefADC - voltomierz
 8000f28:	f7ff ffdc 	bl	8000ee4 <Read_MQ135>
 8000f2c:	ee07 0a90 	vmov	s15, r0
 8000f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f34:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001018 <update_measurement+0xf8>
 8000f38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f3c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800101c <update_measurement+0xfc>
 8000f40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	edc3 7a00 	vstr	s15, [r3]
    data->Rs = ((5.0f - data->voltage) / data->voltage) * 10.0f;  // R_load = 10 kΩ - zmierzone omomierzem, 5V - Vcc
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	edd3 7a00 	vldr	s15, [r3]
 8000f50:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000f54:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	ed93 7a00 	vldr	s14, [r3]
 8000f5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f62:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	edc3 7a01 	vstr	s15, [r3, #4]
    data->gci = 116.602f * powf((data->Rs / R0), -2.769f);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f76:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001020 <update_measurement+0x100>
 8000f7a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f7e:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8001024 <update_measurement+0x104>
 8000f82:	eeb0 0a47 	vmov.f32	s0, s14
 8000f86:	f002 f8ba 	bl	80030fe <powf>
 8000f8a:	eef0 7a40 	vmov.f32	s15, s0
 8000f8e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001028 <update_measurement+0x108>
 8000f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	edc3 7a02 	vstr	s15, [r3, #8]

    // ograniczenie GCI do 20000
    if (data->gci > 20000) data->gci = 20000;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fa2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800102c <update_measurement+0x10c>
 8000fa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fae:	dd02      	ble.n	8000fb6 <update_measurement+0x96>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8001030 <update_measurement+0x110>)
 8000fb4:	609a      	str	r2, [r3, #8]

    // klasyfikacja jakosci powietrza
    if (data->gci < 500) data->air_quality_level = 0;       // :D
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fbc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001034 <update_measurement+0x114>
 8000fc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc8:	d503      	bpl.n	8000fd2 <update_measurement+0xb2>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	731a      	strb	r2, [r3, #12]
    else if (data->gci < 1000) data->air_quality_level = 1;  // :)
    else if (data->gci < 3000) data->air_quality_level = 2; // :|
    else data->air_quality_level = 3;                       // :(
}
 8000fd0:	e01e      	b.n	8001010 <update_measurement+0xf0>
    else if (data->gci < 1000) data->air_quality_level = 1;  // :)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fd8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001038 <update_measurement+0x118>
 8000fdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe4:	d503      	bpl.n	8000fee <update_measurement+0xce>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	731a      	strb	r2, [r3, #12]
}
 8000fec:	e010      	b.n	8001010 <update_measurement+0xf0>
    else if (data->gci < 3000) data->air_quality_level = 2; // :|
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	edd3 7a02 	vldr	s15, [r3, #8]
 8000ff4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800103c <update_measurement+0x11c>
 8000ff8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	d503      	bpl.n	800100a <update_measurement+0xea>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2202      	movs	r2, #2
 8001006:	731a      	strb	r2, [r3, #12]
}
 8001008:	e002      	b.n	8001010 <update_measurement+0xf0>
    else data->air_quality_level = 3;                       // :(
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2203      	movs	r2, #3
 800100e:	731a      	strb	r2, [r3, #12]
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	403e147b 	.word	0x403e147b
 800101c:	457ff000 	.word	0x457ff000
 8001020:	4285051f 	.word	0x4285051f
 8001024:	c031374c 	.word	0xc031374c
 8001028:	42e93439 	.word	0x42e93439
 800102c:	469c4000 	.word	0x469c4000
 8001030:	469c4000 	.word	0x469c4000
 8001034:	43fa0000 	.word	0x43fa0000
 8001038:	447a0000 	.word	0x447a0000
 800103c:	453b8000 	.word	0x453b8000

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001046:	f000 fa4d 	bl	80014e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  initialise_monitor_handles();
 800104a:	f001 ffdb 	bl	8003004 <initialise_monitor_handles>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f825 	bl	800109c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001052:	f000 f8df 	bl	8001214 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001056:	f000 f88b 	bl	8001170 <MX_ADC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_measurement(&data);
 800105a:	463b      	mov	r3, r7
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ff5f 	bl	8000f20 <update_measurement>
	    printf("Napięcie: %.2f V | GCI: %.2f | Poziom: %d\r\n",
	           data.voltage, data.gci, data.air_quality_level);
 8001062:	683b      	ldr	r3, [r7, #0]
	    printf("Napięcie: %.2f V | GCI: %.2f | Poziom: %d\r\n",
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fa77 	bl	8000558 <__aeabi_f2d>
 800106a:	4604      	mov	r4, r0
 800106c:	460d      	mov	r5, r1
	           data.voltage, data.gci, data.air_quality_level);
 800106e:	68bb      	ldr	r3, [r7, #8]
	    printf("Napięcie: %.2f V | GCI: %.2f | Poziom: %d\r\n",
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fa71 	bl	8000558 <__aeabi_f2d>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
	           data.voltage, data.gci, data.air_quality_level);
 800107a:	7b39      	ldrb	r1, [r7, #12]
	    printf("Napięcie: %.2f V | GCI: %.2f | Poziom: %d\r\n",
 800107c:	9102      	str	r1, [sp, #8]
 800107e:	e9cd 2300 	strd	r2, r3, [sp]
 8001082:	4622      	mov	r2, r4
 8001084:	462b      	mov	r3, r5
 8001086:	4804      	ldr	r0, [pc, #16]	@ (8001098 <main+0x58>)
 8001088:	f003 f916 	bl	80042b8 <iprintf>

      HAL_Delay(1000);
 800108c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001090:	f000 fa9a 	bl	80015c8 <HAL_Delay>
	  update_measurement(&data);
 8001094:	bf00      	nop
 8001096:	e7e0      	b.n	800105a <main+0x1a>
 8001098:	080061e0 	.word	0x080061e0

0800109c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b094      	sub	sp, #80	@ 0x50
 80010a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a2:	f107 0320 	add.w	r3, r7, #32
 80010a6:	2230      	movs	r2, #48	@ 0x30
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f003 f959 	bl	8004362 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c0:	2300      	movs	r3, #0
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	4b28      	ldr	r3, [pc, #160]	@ (8001168 <SystemClock_Config+0xcc>)
 80010c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c8:	4a27      	ldr	r2, [pc, #156]	@ (8001168 <SystemClock_Config+0xcc>)
 80010ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d0:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <SystemClock_Config+0xcc>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	4b22      	ldr	r3, [pc, #136]	@ (800116c <SystemClock_Config+0xd0>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a21      	ldr	r2, [pc, #132]	@ (800116c <SystemClock_Config+0xd0>)
 80010e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <SystemClock_Config+0xd0>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f8:	2302      	movs	r3, #2
 80010fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010fc:	2301      	movs	r3, #1
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001100:	2310      	movs	r3, #16
 8001102:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001104:	2302      	movs	r3, #2
 8001106:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001108:	2300      	movs	r3, #0
 800110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800110c:	2308      	movs	r3, #8
 800110e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001110:	23c0      	movs	r3, #192	@ 0xc0
 8001112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001114:	2304      	movs	r3, #4
 8001116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001118:	2308      	movs	r3, #8
 800111a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111c:	f107 0320 	add.w	r3, r7, #32
 8001120:	4618      	mov	r0, r3
 8001122:	f001 f8eb 	bl	80022fc <HAL_RCC_OscConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800112c:	f000 f8c6 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001130:	230f      	movs	r3, #15
 8001132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2302      	movs	r3, #2
 8001136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800113c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2103      	movs	r1, #3
 800114e:	4618      	mov	r0, r3
 8001150:	f001 fb4c 	bl	80027ec <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800115a:	f000 f8af 	bl	80012bc <Error_Handler>
  }
}
 800115e:	bf00      	nop
 8001160:	3750      	adds	r7, #80	@ 0x50
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40007000 	.word	0x40007000

08001170 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001176:	463b      	mov	r3, r7
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001182:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <MX_ADC1_Init+0x98>)
 8001184:	4a21      	ldr	r2, [pc, #132]	@ (800120c <MX_ADC1_Init+0x9c>)
 8001186:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <MX_ADC1_Init+0x98>)
 800118a:	2200      	movs	r2, #0
 800118c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <MX_ADC1_Init+0x98>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_ADC1_Init+0x98>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <MX_ADC1_Init+0x98>)
 800119c:	2200      	movs	r2, #0
 800119e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ae:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011b0:	4a17      	ldr	r2, [pc, #92]	@ (8001210 <MX_ADC1_Init+0xa0>)
 80011b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011b4:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011ba:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011bc:	2201      	movs	r2, #1
 80011be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011ce:	480e      	ldr	r0, [pc, #56]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011d0:	f000 fa1e 	bl	8001610 <HAL_ADC_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80011da:	f000 f86f 	bl	80012bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011de:	2301      	movs	r3, #1
 80011e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011e2:	2301      	movs	r3, #1
 80011e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ea:	463b      	mov	r3, r7
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	@ (8001208 <MX_ADC1_Init+0x98>)
 80011f0:	f000 fbd2 	bl	8001998 <HAL_ADC_ConfigChannel>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80011fa:	f000 f85f 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200001f8 	.word	0x200001f8
 800120c:	40012000 	.word	0x40012000
 8001210:	0f000001 	.word	0x0f000001

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	4b20      	ldr	r3, [pc, #128]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a1f      	ldr	r2, [pc, #124]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a18      	ldr	r2, [pc, #96]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001268:	4812      	ldr	r0, [pc, #72]	@ (80012b4 <MX_GPIO_Init+0xa0>)
 800126a:	f001 f82d 	bl	80022c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B_BUTTON_Pin */
  GPIO_InitStruct.Pin = B_BUTTON_Pin;
 800126e:	2301      	movs	r3, #1
 8001270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001272:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001276:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4619      	mov	r1, r3
 8001282:	480d      	ldr	r0, [pc, #52]	@ (80012b8 <MX_GPIO_Init+0xa4>)
 8001284:	f000 fe9c 	bl	8001fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001288:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800128c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128e:	2301      	movs	r3, #1
 8001290:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800129a:	f107 030c 	add.w	r3, r7, #12
 800129e:	4619      	mov	r1, r3
 80012a0:	4804      	ldr	r0, [pc, #16]	@ (80012b4 <MX_GPIO_Init+0xa0>)
 80012a2:	f000 fe8d 	bl	8001fc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012a6:	bf00      	nop
 80012a8:	3720      	adds	r7, #32
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020c00 	.word	0x40020c00
 80012b8:	40020000 	.word	0x40020000

080012bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <Error_Handler+0x8>

080012c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <HAL_MspInit+0x4c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001314 <HAL_MspInit+0x4c>)
 80012d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012de:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <HAL_MspInit+0x4c>)
 80012e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e6:	607b      	str	r3, [r7, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	603b      	str	r3, [r7, #0]
 80012ee:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <HAL_MspInit+0x4c>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	4a08      	ldr	r2, [pc, #32]	@ (8001314 <HAL_MspInit+0x4c>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fa:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_MspInit+0x4c>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001306:	2007      	movs	r0, #7
 8001308:	f000 fe26 	bl	8001f58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40023800 	.word	0x40023800

08001318 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a17      	ldr	r2, [pc, #92]	@ (8001394 <HAL_ADC_MspInit+0x7c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d127      	bne.n	800138a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 8001340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001342:	4a15      	ldr	r2, [pc, #84]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 8001344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001348:	6453      	str	r3, [r2, #68]	@ 0x44
 800134a:	4b13      	ldr	r3, [pc, #76]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a0e      	ldr	r2, [pc, #56]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <HAL_ADC_MspInit+0x80>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ_135_ADC_IN_Pin;
 8001372:	2302      	movs	r3, #2
 8001374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001376:	2303      	movs	r3, #3
 8001378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MQ_135_ADC_IN_GPIO_Port, &GPIO_InitStruct);
 800137e:	f107 0314 	add.w	r3, r7, #20
 8001382:	4619      	mov	r1, r3
 8001384:	4805      	ldr	r0, [pc, #20]	@ (800139c <HAL_ADC_MspInit+0x84>)
 8001386:	f000 fe1b 	bl	8001fc0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40012000 	.word	0x40012000
 8001398:	40023800 	.word	0x40023800
 800139c:	40020000 	.word	0x40020000

080013a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <NMI_Handler+0x4>

080013a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <HardFault_Handler+0x4>

080013b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <MemManage_Handler+0x4>

080013b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <BusFault_Handler+0x4>

080013c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <UsageFault_Handler+0x4>

080013c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013f6:	f000 f8c7 	bl	8001588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001408:	4a14      	ldr	r2, [pc, #80]	@ (800145c <_sbrk+0x5c>)
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <_sbrk+0x60>)
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <_sbrk+0x64>)
 800141e:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <_sbrk+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001422:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	429a      	cmp	r2, r3
 800142e:	d207      	bcs.n	8001440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001430:	f002 ffea 	bl	8004408 <__errno>
 8001434:	4603      	mov	r3, r0
 8001436:	220c      	movs	r2, #12
 8001438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800143e:	e009      	b.n	8001454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001446:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <_sbrk+0x64>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <_sbrk+0x64>)
 8001450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20020000 	.word	0x20020000
 8001460:	00000400 	.word	0x00000400
 8001464:	20000240 	.word	0x20000240
 8001468:	20000440 	.word	0x20000440

0800146c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <SystemInit+0x20>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001476:	4a05      	ldr	r2, [pc, #20]	@ (800148c <SystemInit+0x20>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001490:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001494:	f7ff ffea 	bl	800146c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001498:	480c      	ldr	r0, [pc, #48]	@ (80014cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800149a:	490d      	ldr	r1, [pc, #52]	@ (80014d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800149c:	4a0d      	ldr	r2, [pc, #52]	@ (80014d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a0:	e002      	b.n	80014a8 <LoopCopyDataInit>

080014a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a6:	3304      	adds	r3, #4

080014a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ac:	d3f9      	bcc.n	80014a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ae:	4a0a      	ldr	r2, [pc, #40]	@ (80014d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014b0:	4c0a      	ldr	r4, [pc, #40]	@ (80014dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b4:	e001      	b.n	80014ba <LoopFillZerobss>

080014b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b8:	3204      	adds	r2, #4

080014ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014bc:	d3fb      	bcc.n	80014b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014be:	f002 ffa9 	bl	8004414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014c2:	f7ff fdbd 	bl	8001040 <main>
  bx  lr    
 80014c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80014d4:	080065d4 	.word	0x080065d4
  ldr r2, =_sbss
 80014d8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80014dc:	20000440 	.word	0x20000440

080014e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC_IRQHandler>
	...

080014e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_Init+0x40>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <HAL_Init+0x40>)
 80014ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <HAL_Init+0x40>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <HAL_Init+0x40>)
 80014fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <HAL_Init+0x40>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a07      	ldr	r2, [pc, #28]	@ (8001524 <HAL_Init+0x40>)
 8001506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800150a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800150c:	2003      	movs	r0, #3
 800150e:	f000 fd23 	bl	8001f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001512:	2000      	movs	r0, #0
 8001514:	f000 f808 	bl	8001528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001518:	f7ff fed6 	bl	80012c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40023c00 	.word	0x40023c00

08001528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <HAL_InitTick+0x54>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <HAL_InitTick+0x58>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800153e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001542:	fbb2 f3f3 	udiv	r3, r2, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fd2d 	bl	8001fa6 <HAL_SYSTICK_Config>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e00e      	b.n	8001574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b0f      	cmp	r3, #15
 800155a:	d80a      	bhi.n	8001572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800155c:	2200      	movs	r2, #0
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001564:	f000 fd03 	bl	8001f6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001568:	4a06      	ldr	r2, [pc, #24]	@ (8001584 <HAL_InitTick+0x5c>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
 8001570:	e000      	b.n	8001574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000000 	.word	0x20000000
 8001580:	20000008 	.word	0x20000008
 8001584:	20000004 	.word	0x20000004

08001588 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <HAL_IncTick+0x20>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <HAL_IncTick+0x24>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4413      	add	r3, r2
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <HAL_IncTick+0x24>)
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	20000008 	.word	0x20000008
 80015ac:	20000244 	.word	0x20000244

080015b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return uwTick;
 80015b4:	4b03      	ldr	r3, [pc, #12]	@ (80015c4 <HAL_GetTick+0x14>)
 80015b6:	681b      	ldr	r3, [r3, #0]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000244 	.word	0x20000244

080015c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015d0:	f7ff ffee 	bl	80015b0 <HAL_GetTick>
 80015d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015e0:	d005      	beq.n	80015ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015e2:	4b0a      	ldr	r3, [pc, #40]	@ (800160c <HAL_Delay+0x44>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	4413      	add	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015ee:	bf00      	nop
 80015f0:	f7ff ffde 	bl	80015b0 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d8f7      	bhi.n	80015f0 <HAL_Delay+0x28>
  {
  }
}
 8001600:	bf00      	nop
 8001602:	bf00      	nop
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000008 	.word	0x20000008

08001610 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e033      	b.n	800168e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	2b00      	cmp	r3, #0
 800162c:	d109      	bne.n	8001642 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff fe72 	bl	8001318 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	2b00      	cmp	r3, #0
 800164c:	d118      	bne.n	8001680 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001656:	f023 0302 	bic.w	r3, r3, #2
 800165a:	f043 0202 	orr.w	r2, r3, #2
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 faca 	bl	8001bfc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001672:	f023 0303 	bic.w	r3, r3, #3
 8001676:	f043 0201 	orr.w	r2, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	641a      	str	r2, [r3, #64]	@ 0x40
 800167e:	e001      	b.n	8001684 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d101      	bne.n	80016b2 <HAL_ADC_Start+0x1a>
 80016ae:	2302      	movs	r3, #2
 80016b0:	e097      	b.n	80017e2 <HAL_ADC_Start+0x14a>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2201      	movs	r2, #1
 80016b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d018      	beq.n	80016fa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 0201 	orr.w	r2, r2, #1
 80016d6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016d8:	4b45      	ldr	r3, [pc, #276]	@ (80017f0 <HAL_ADC_Start+0x158>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a45      	ldr	r2, [pc, #276]	@ (80017f4 <HAL_ADC_Start+0x15c>)
 80016de:	fba2 2303 	umull	r2, r3, r2, r3
 80016e2:	0c9a      	lsrs	r2, r3, #18
 80016e4:	4613      	mov	r3, r2
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	4413      	add	r3, r2
 80016ea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80016ec:	e002      	b.n	80016f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3b01      	subs	r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f9      	bne.n	80016ee <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b01      	cmp	r3, #1
 8001706:	d15f      	bne.n	80017c8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001726:	2b00      	cmp	r3, #0
 8001728:	d007      	beq.n	800173a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001732:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001746:	d106      	bne.n	8001756 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174c:	f023 0206 	bic.w	r2, r3, #6
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	645a      	str	r2, [r3, #68]	@ 0x44
 8001754:	e002      	b.n	800175c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001764:	4b24      	ldr	r3, [pc, #144]	@ (80017f8 <HAL_ADC_Start+0x160>)
 8001766:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001770:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 031f 	and.w	r3, r3, #31
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10f      	bne.n	800179e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d129      	bne.n	80017e0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	e020      	b.n	80017e0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a16      	ldr	r2, [pc, #88]	@ (80017fc <HAL_ADC_Start+0x164>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d11b      	bne.n	80017e0 <HAL_ADC_Start+0x148>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d114      	bne.n	80017e0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	e00b      	b.n	80017e0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	f043 0210 	orr.w	r2, r3, #16
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d8:	f043 0201 	orr.w	r2, r3, #1
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000000 	.word	0x20000000
 80017f4:	431bde83 	.word	0x431bde83
 80017f8:	40012300 	.word	0x40012300
 80017fc:	40012000 	.word	0x40012000

08001800 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800180e:	2b01      	cmp	r3, #1
 8001810:	d101      	bne.n	8001816 <HAL_ADC_Stop+0x16>
 8001812:	2302      	movs	r3, #2
 8001814:	e021      	b.n	800185a <HAL_ADC_Stop+0x5a>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0201 	bic.w	r2, r2, #1
 800182c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b00      	cmp	r3, #0
 800183a:	d109      	bne.n	8001850 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001844:	f023 0301 	bic.w	r3, r3, #1
 8001848:	f043 0201 	orr.w	r2, r3, #1
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b084      	sub	sp, #16
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
 800186e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001870:	2300      	movs	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800187e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001882:	d113      	bne.n	80018ac <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800188e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001892:	d10b      	bne.n	80018ac <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001898:	f043 0220 	orr.w	r2, r3, #32
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e063      	b.n	8001974 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80018ac:	f7ff fe80 	bl	80015b0 <HAL_GetTick>
 80018b0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018b2:	e021      	b.n	80018f8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018ba:	d01d      	beq.n	80018f8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d007      	beq.n	80018d2 <HAL_ADC_PollForConversion+0x6c>
 80018c2:	f7ff fe75 	bl	80015b0 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d212      	bcs.n	80018f8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d00b      	beq.n	80018f8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	f043 0204 	orr.w	r2, r3, #4
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e03d      	b.n	8001974 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b02      	cmp	r3, #2
 8001904:	d1d6      	bne.n	80018b4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f06f 0212 	mvn.w	r2, #18
 800190e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001914:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d123      	bne.n	8001972 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800192e:	2b00      	cmp	r3, #0
 8001930:	d11f      	bne.n	8001972 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001938:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800194a:	2b00      	cmp	r3, #0
 800194c:	d111      	bne.n	8001972 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d105      	bne.n	8001972 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f043 0201 	orr.w	r2, r3, #1
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d101      	bne.n	80019b4 <HAL_ADC_ConfigChannel+0x1c>
 80019b0:	2302      	movs	r3, #2
 80019b2:	e113      	b.n	8001bdc <HAL_ADC_ConfigChannel+0x244>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b09      	cmp	r3, #9
 80019c2:	d925      	bls.n	8001a10 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68d9      	ldr	r1, [r3, #12]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	461a      	mov	r2, r3
 80019d2:	4613      	mov	r3, r2
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	3b1e      	subs	r3, #30
 80019da:	2207      	movs	r2, #7
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	43da      	mvns	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	400a      	ands	r2, r1
 80019e8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68d9      	ldr	r1, [r3, #12]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	4618      	mov	r0, r3
 80019fc:	4603      	mov	r3, r0
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	4403      	add	r3, r0
 8001a02:	3b1e      	subs	r3, #30
 8001a04:	409a      	lsls	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	e022      	b.n	8001a56 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6919      	ldr	r1, [r3, #16]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	2207      	movs	r2, #7
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	400a      	ands	r2, r1
 8001a32:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6919      	ldr	r1, [r3, #16]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	4603      	mov	r3, r0
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4403      	add	r3, r0
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	430a      	orrs	r2, r1
 8001a54:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b06      	cmp	r3, #6
 8001a5c:	d824      	bhi.n	8001aa8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3b05      	subs	r3, #5
 8001a70:	221f      	movs	r2, #31
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43da      	mvns	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	4613      	mov	r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	3b05      	subs	r3, #5
 8001a9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001aa6:	e04c      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b0c      	cmp	r3, #12
 8001aae:	d824      	bhi.n	8001afa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	4613      	mov	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4413      	add	r3, r2
 8001ac0:	3b23      	subs	r3, #35	@ 0x23
 8001ac2:	221f      	movs	r2, #31
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43da      	mvns	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	400a      	ands	r2, r1
 8001ad0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	3b23      	subs	r3, #35	@ 0x23
 8001aec:	fa00 f203 	lsl.w	r2, r0, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	430a      	orrs	r2, r1
 8001af6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001af8:	e023      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	3b41      	subs	r3, #65	@ 0x41
 8001b0c:	221f      	movs	r2, #31
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	400a      	ands	r2, r1
 8001b1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	4618      	mov	r0, r3
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	3b41      	subs	r3, #65	@ 0x41
 8001b36:	fa00 f203 	lsl.w	r2, r0, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b42:	4b29      	ldr	r3, [pc, #164]	@ (8001be8 <HAL_ADC_ConfigChannel+0x250>)
 8001b44:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a28      	ldr	r2, [pc, #160]	@ (8001bec <HAL_ADC_ConfigChannel+0x254>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d10f      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x1d8>
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b12      	cmp	r3, #18
 8001b56:	d10b      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a1d      	ldr	r2, [pc, #116]	@ (8001bec <HAL_ADC_ConfigChannel+0x254>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d12b      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x23a>
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x258>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d003      	beq.n	8001b8c <HAL_ADC_ConfigChannel+0x1f4>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b11      	cmp	r3, #17
 8001b8a:	d122      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a11      	ldr	r2, [pc, #68]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x258>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d111      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bae:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x25c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x260>)
 8001bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb8:	0c9a      	lsrs	r2, r3, #18
 8001bba:	4613      	mov	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bc4:	e002      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f9      	bne.n	8001bc6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	40012300 	.word	0x40012300
 8001bec:	40012000 	.word	0x40012000
 8001bf0:	10000012 	.word	0x10000012
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	431bde83 	.word	0x431bde83

08001bfc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c04:	4b79      	ldr	r3, [pc, #484]	@ (8001dec <ADC_Init+0x1f0>)
 8001c06:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6859      	ldr	r1, [r3, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	021a      	lsls	r2, r3, #8
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6859      	ldr	r1, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6899      	ldr	r1, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	4a58      	ldr	r2, [pc, #352]	@ (8001df0 <ADC_Init+0x1f4>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d022      	beq.n	8001cda <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ca2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6899      	ldr	r1, [r3, #8]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001cc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6899      	ldr	r1, [r3, #8]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	e00f      	b.n	8001cfa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ce8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001cf8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0202 	bic.w	r2, r2, #2
 8001d08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6899      	ldr	r1, [r3, #8]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	7e1b      	ldrb	r3, [r3, #24]
 8001d14:	005a      	lsls	r2, r3, #1
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d01b      	beq.n	8001d60 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685a      	ldr	r2, [r3, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d36:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001d46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6859      	ldr	r1, [r3, #4]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d52:	3b01      	subs	r3, #1
 8001d54:	035a      	lsls	r2, r3, #13
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	e007      	b.n	8001d70 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d6e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	051a      	lsls	r2, r3, #20
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6899      	ldr	r1, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001db2:	025a      	lsls	r2, r3, #9
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689a      	ldr	r2, [r3, #8]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6899      	ldr	r1, [r3, #8]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	029a      	lsls	r2, r3, #10
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	609a      	str	r2, [r3, #8]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	40012300 	.word	0x40012300
 8001df0:	0f000001 	.word	0x0f000001

08001df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e04:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e10:	4013      	ands	r3, r2
 8001e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e26:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	60d3      	str	r3, [r2, #12]
}
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <__NVIC_GetPriorityGrouping+0x18>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 0307 	and.w	r3, r3, #7
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	6039      	str	r1, [r7, #0]
 8001e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	db0a      	blt.n	8001e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	490c      	ldr	r1, [pc, #48]	@ (8001ea4 <__NVIC_SetPriority+0x4c>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	0112      	lsls	r2, r2, #4
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e80:	e00a      	b.n	8001e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4908      	ldr	r1, [pc, #32]	@ (8001ea8 <__NVIC_SetPriority+0x50>)
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3b04      	subs	r3, #4
 8001e90:	0112      	lsls	r2, r2, #4
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	440b      	add	r3, r1
 8001e96:	761a      	strb	r2, [r3, #24]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000e100 	.word	0xe000e100
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f1c3 0307 	rsb	r3, r3, #7
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	bf28      	it	cs
 8001eca:	2304      	movcs	r3, #4
 8001ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d902      	bls.n	8001edc <NVIC_EncodePriority+0x30>
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	3b03      	subs	r3, #3
 8001eda:	e000      	b.n	8001ede <NVIC_EncodePriority+0x32>
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	401a      	ands	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43d9      	mvns	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	4313      	orrs	r3, r2
         );
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3724      	adds	r7, #36	@ 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f24:	d301      	bcc.n	8001f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f26:	2301      	movs	r3, #1
 8001f28:	e00f      	b.n	8001f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <SysTick_Config+0x40>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f32:	210f      	movs	r1, #15
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f38:	f7ff ff8e 	bl	8001e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <SysTick_Config+0x40>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <SysTick_Config+0x40>)
 8001f44:	2207      	movs	r2, #7
 8001f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	e000e010 	.word	0xe000e010

08001f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ff47 	bl	8001df4 <__NVIC_SetPriorityGrouping>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	4603      	mov	r3, r0
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
 8001f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f80:	f7ff ff5c 	bl	8001e3c <__NVIC_GetPriorityGrouping>
 8001f84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	6978      	ldr	r0, [r7, #20]
 8001f8c:	f7ff ff8e 	bl	8001eac <NVIC_EncodePriority>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f96:	4611      	mov	r1, r2
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ff5d 	bl	8001e58 <__NVIC_SetPriority>
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ffb0 	bl	8001f14 <SysTick_Config>
 8001fb4:	4603      	mov	r3, r0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b089      	sub	sp, #36	@ 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
 8001fda:	e159      	b.n	8002290 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fdc:	2201      	movs	r2, #1
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4013      	ands	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	f040 8148 	bne.w	800228a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d005      	beq.n	8002012 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800200e:	2b02      	cmp	r3, #2
 8002010:	d130      	bne.n	8002074 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002048:	2201      	movs	r2, #1
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	f003 0201 	and.w	r2, r3, #1
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b03      	cmp	r3, #3
 800207e:	d017      	beq.n	80020b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d123      	bne.n	8002104 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	08da      	lsrs	r2, r3, #3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3208      	adds	r2, #8
 80020c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	220f      	movs	r2, #15
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	691a      	ldr	r2, [r3, #16]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	08da      	lsrs	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3208      	adds	r2, #8
 80020fe:	69b9      	ldr	r1, [r7, #24]
 8002100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	2203      	movs	r2, #3
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 0203 	and.w	r2, r3, #3
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80a2 	beq.w	800228a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	4b57      	ldr	r3, [pc, #348]	@ (80022a8 <HAL_GPIO_Init+0x2e8>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a56      	ldr	r2, [pc, #344]	@ (80022a8 <HAL_GPIO_Init+0x2e8>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b54      	ldr	r3, [pc, #336]	@ (80022a8 <HAL_GPIO_Init+0x2e8>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002162:	4a52      	ldr	r2, [pc, #328]	@ (80022ac <HAL_GPIO_Init+0x2ec>)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	089b      	lsrs	r3, r3, #2
 8002168:	3302      	adds	r3, #2
 800216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	220f      	movs	r2, #15
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a49      	ldr	r2, [pc, #292]	@ (80022b0 <HAL_GPIO_Init+0x2f0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d019      	beq.n	80021c2 <HAL_GPIO_Init+0x202>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a48      	ldr	r2, [pc, #288]	@ (80022b4 <HAL_GPIO_Init+0x2f4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d013      	beq.n	80021be <HAL_GPIO_Init+0x1fe>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a47      	ldr	r2, [pc, #284]	@ (80022b8 <HAL_GPIO_Init+0x2f8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d00d      	beq.n	80021ba <HAL_GPIO_Init+0x1fa>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a46      	ldr	r2, [pc, #280]	@ (80022bc <HAL_GPIO_Init+0x2fc>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d007      	beq.n	80021b6 <HAL_GPIO_Init+0x1f6>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a45      	ldr	r2, [pc, #276]	@ (80022c0 <HAL_GPIO_Init+0x300>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d101      	bne.n	80021b2 <HAL_GPIO_Init+0x1f2>
 80021ae:	2304      	movs	r3, #4
 80021b0:	e008      	b.n	80021c4 <HAL_GPIO_Init+0x204>
 80021b2:	2307      	movs	r3, #7
 80021b4:	e006      	b.n	80021c4 <HAL_GPIO_Init+0x204>
 80021b6:	2303      	movs	r3, #3
 80021b8:	e004      	b.n	80021c4 <HAL_GPIO_Init+0x204>
 80021ba:	2302      	movs	r3, #2
 80021bc:	e002      	b.n	80021c4 <HAL_GPIO_Init+0x204>
 80021be:	2301      	movs	r3, #1
 80021c0:	e000      	b.n	80021c4 <HAL_GPIO_Init+0x204>
 80021c2:	2300      	movs	r3, #0
 80021c4:	69fa      	ldr	r2, [r7, #28]
 80021c6:	f002 0203 	and.w	r2, r2, #3
 80021ca:	0092      	lsls	r2, r2, #2
 80021cc:	4093      	lsls	r3, r2
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021d4:	4935      	ldr	r1, [pc, #212]	@ (80022ac <HAL_GPIO_Init+0x2ec>)
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	3302      	adds	r3, #2
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021e2:	4b38      	ldr	r3, [pc, #224]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	43db      	mvns	r3, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4013      	ands	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002206:	4a2f      	ldr	r2, [pc, #188]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800220c:	4b2d      	ldr	r3, [pc, #180]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002230:	4a24      	ldr	r2, [pc, #144]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002236:	4b23      	ldr	r3, [pc, #140]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800225a:	4a1a      	ldr	r2, [pc, #104]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002260:	4b18      	ldr	r3, [pc, #96]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002284:	4a0f      	ldr	r2, [pc, #60]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3301      	adds	r3, #1
 800228e:	61fb      	str	r3, [r7, #28]
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	2b0f      	cmp	r3, #15
 8002294:	f67f aea2 	bls.w	8001fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002298:	bf00      	nop
 800229a:	bf00      	nop
 800229c:	3724      	adds	r7, #36	@ 0x24
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40013800 	.word	0x40013800
 80022b0:	40020000 	.word	0x40020000
 80022b4:	40020400 	.word	0x40020400
 80022b8:	40020800 	.word	0x40020800
 80022bc:	40020c00 	.word	0x40020c00
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40013c00 	.word	0x40013c00

080022c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	460b      	mov	r3, r1
 80022d2:	807b      	strh	r3, [r7, #2]
 80022d4:	4613      	mov	r3, r2
 80022d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022d8:	787b      	ldrb	r3, [r7, #1]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022de:	887a      	ldrh	r2, [r7, #2]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022e4:	e003      	b.n	80022ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022e6:	887b      	ldrh	r3, [r7, #2]
 80022e8:	041a      	lsls	r2, r3, #16
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	619a      	str	r2, [r3, #24]
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
	...

080022fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e267      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d075      	beq.n	8002406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800231a:	4b88      	ldr	r3, [pc, #544]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 030c 	and.w	r3, r3, #12
 8002322:	2b04      	cmp	r3, #4
 8002324:	d00c      	beq.n	8002340 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002326:	4b85      	ldr	r3, [pc, #532]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800232e:	2b08      	cmp	r3, #8
 8002330:	d112      	bne.n	8002358 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002332:	4b82      	ldr	r3, [pc, #520]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800233a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800233e:	d10b      	bne.n	8002358 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002340:	4b7e      	ldr	r3, [pc, #504]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d05b      	beq.n	8002404 <HAL_RCC_OscConfig+0x108>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d157      	bne.n	8002404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e242      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002360:	d106      	bne.n	8002370 <HAL_RCC_OscConfig+0x74>
 8002362:	4b76      	ldr	r3, [pc, #472]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a75      	ldr	r2, [pc, #468]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	e01d      	b.n	80023ac <HAL_RCC_OscConfig+0xb0>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002378:	d10c      	bne.n	8002394 <HAL_RCC_OscConfig+0x98>
 800237a:	4b70      	ldr	r3, [pc, #448]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a6f      	ldr	r2, [pc, #444]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002380:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002384:	6013      	str	r3, [r2, #0]
 8002386:	4b6d      	ldr	r3, [pc, #436]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a6c      	ldr	r2, [pc, #432]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	e00b      	b.n	80023ac <HAL_RCC_OscConfig+0xb0>
 8002394:	4b69      	ldr	r3, [pc, #420]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a68      	ldr	r2, [pc, #416]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800239a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	4b66      	ldr	r3, [pc, #408]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a65      	ldr	r2, [pc, #404]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80023a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d013      	beq.n	80023dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b4:	f7ff f8fc 	bl	80015b0 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023bc:	f7ff f8f8 	bl	80015b0 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b64      	cmp	r3, #100	@ 0x64
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e207      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ce:	4b5b      	ldr	r3, [pc, #364]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0f0      	beq.n	80023bc <HAL_RCC_OscConfig+0xc0>
 80023da:	e014      	b.n	8002406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7ff f8e8 	bl	80015b0 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e4:	f7ff f8e4 	bl	80015b0 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b64      	cmp	r3, #100	@ 0x64
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e1f3      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023f6:	4b51      	ldr	r3, [pc, #324]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0xe8>
 8002402:	e000      	b.n	8002406 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d063      	beq.n	80024da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002412:	4b4a      	ldr	r3, [pc, #296]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 030c 	and.w	r3, r3, #12
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00b      	beq.n	8002436 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800241e:	4b47      	ldr	r3, [pc, #284]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002426:	2b08      	cmp	r3, #8
 8002428:	d11c      	bne.n	8002464 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800242a:	4b44      	ldr	r3, [pc, #272]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d116      	bne.n	8002464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002436:	4b41      	ldr	r3, [pc, #260]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d005      	beq.n	800244e <HAL_RCC_OscConfig+0x152>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d001      	beq.n	800244e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e1c7      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244e:	4b3b      	ldr	r3, [pc, #236]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	4937      	ldr	r1, [pc, #220]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002462:	e03a      	b.n	80024da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d020      	beq.n	80024ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800246c:	4b34      	ldr	r3, [pc, #208]	@ (8002540 <HAL_RCC_OscConfig+0x244>)
 800246e:	2201      	movs	r2, #1
 8002470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002472:	f7ff f89d 	bl	80015b0 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800247a:	f7ff f899 	bl	80015b0 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e1a8      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800248c:	4b2b      	ldr	r3, [pc, #172]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	4b28      	ldr	r3, [pc, #160]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	4925      	ldr	r1, [pc, #148]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	600b      	str	r3, [r1, #0]
 80024ac:	e015      	b.n	80024da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ae:	4b24      	ldr	r3, [pc, #144]	@ (8002540 <HAL_RCC_OscConfig+0x244>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7ff f87c 	bl	80015b0 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024bc:	f7ff f878 	bl	80015b0 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e187      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ce:	4b1b      	ldr	r3, [pc, #108]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d036      	beq.n	8002554 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d016      	beq.n	800251c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ee:	4b15      	ldr	r3, [pc, #84]	@ (8002544 <HAL_RCC_OscConfig+0x248>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f4:	f7ff f85c 	bl	80015b0 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fc:	f7ff f858 	bl	80015b0 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e167      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800250e:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <HAL_RCC_OscConfig+0x240>)
 8002510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x200>
 800251a:	e01b      	b.n	8002554 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800251c:	4b09      	ldr	r3, [pc, #36]	@ (8002544 <HAL_RCC_OscConfig+0x248>)
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002522:	f7ff f845 	bl	80015b0 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002528:	e00e      	b.n	8002548 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800252a:	f7ff f841 	bl	80015b0 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d907      	bls.n	8002548 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e150      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
 800253c:	40023800 	.word	0x40023800
 8002540:	42470000 	.word	0x42470000
 8002544:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002548:	4b88      	ldr	r3, [pc, #544]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800254a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1ea      	bne.n	800252a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 8097 	beq.w	8002690 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002562:	2300      	movs	r3, #0
 8002564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002566:	4b81      	ldr	r3, [pc, #516]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10f      	bne.n	8002592 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	4b7d      	ldr	r3, [pc, #500]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	4a7c      	ldr	r2, [pc, #496]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800257c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002580:	6413      	str	r3, [r2, #64]	@ 0x40
 8002582:	4b7a      	ldr	r3, [pc, #488]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800258e:	2301      	movs	r3, #1
 8002590:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002592:	4b77      	ldr	r3, [pc, #476]	@ (8002770 <HAL_RCC_OscConfig+0x474>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259a:	2b00      	cmp	r3, #0
 800259c:	d118      	bne.n	80025d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800259e:	4b74      	ldr	r3, [pc, #464]	@ (8002770 <HAL_RCC_OscConfig+0x474>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a73      	ldr	r2, [pc, #460]	@ (8002770 <HAL_RCC_OscConfig+0x474>)
 80025a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025aa:	f7ff f801 	bl	80015b0 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b2:	f7fe fffd 	bl	80015b0 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e10c      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c4:	4b6a      	ldr	r3, [pc, #424]	@ (8002770 <HAL_RCC_OscConfig+0x474>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0f0      	beq.n	80025b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d106      	bne.n	80025e6 <HAL_RCC_OscConfig+0x2ea>
 80025d8:	4b64      	ldr	r3, [pc, #400]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80025da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025dc:	4a63      	ldr	r2, [pc, #396]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80025e4:	e01c      	b.n	8002620 <HAL_RCC_OscConfig+0x324>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b05      	cmp	r3, #5
 80025ec:	d10c      	bne.n	8002608 <HAL_RCC_OscConfig+0x30c>
 80025ee:	4b5f      	ldr	r3, [pc, #380]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80025f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f2:	4a5e      	ldr	r2, [pc, #376]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80025fa:	4b5c      	ldr	r3, [pc, #368]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80025fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025fe:	4a5b      	ldr	r2, [pc, #364]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6713      	str	r3, [r2, #112]	@ 0x70
 8002606:	e00b      	b.n	8002620 <HAL_RCC_OscConfig+0x324>
 8002608:	4b58      	ldr	r3, [pc, #352]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800260a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800260c:	4a57      	ldr	r2, [pc, #348]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	6713      	str	r3, [r2, #112]	@ 0x70
 8002614:	4b55      	ldr	r3, [pc, #340]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002618:	4a54      	ldr	r2, [pc, #336]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800261a:	f023 0304 	bic.w	r3, r3, #4
 800261e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d015      	beq.n	8002654 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002628:	f7fe ffc2 	bl	80015b0 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262e:	e00a      	b.n	8002646 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002630:	f7fe ffbe 	bl	80015b0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263e:	4293      	cmp	r3, r2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e0cb      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002646:	4b49      	ldr	r3, [pc, #292]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0ee      	beq.n	8002630 <HAL_RCC_OscConfig+0x334>
 8002652:	e014      	b.n	800267e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002654:	f7fe ffac 	bl	80015b0 <HAL_GetTick>
 8002658:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800265a:	e00a      	b.n	8002672 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800265c:	f7fe ffa8 	bl	80015b0 <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800266a:	4293      	cmp	r3, r2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e0b5      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002672:	4b3e      	ldr	r3, [pc, #248]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1ee      	bne.n	800265c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800267e:	7dfb      	ldrb	r3, [r7, #23]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d105      	bne.n	8002690 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002684:	4b39      	ldr	r3, [pc, #228]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	4a38      	ldr	r2, [pc, #224]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800268a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800268e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 80a1 	beq.w	80027dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800269a:	4b34      	ldr	r3, [pc, #208]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d05c      	beq.n	8002760 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d141      	bne.n	8002732 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ae:	4b31      	ldr	r3, [pc, #196]	@ (8002774 <HAL_RCC_OscConfig+0x478>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7fe ff7c 	bl	80015b0 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7fe ff78 	bl	80015b0 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e087      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ce:	4b27      	ldr	r3, [pc, #156]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69da      	ldr	r2, [r3, #28]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	019b      	lsls	r3, r3, #6
 80026ea:	431a      	orrs	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f0:	085b      	lsrs	r3, r3, #1
 80026f2:	3b01      	subs	r3, #1
 80026f4:	041b      	lsls	r3, r3, #16
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fc:	061b      	lsls	r3, r3, #24
 80026fe:	491b      	ldr	r1, [pc, #108]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002700:	4313      	orrs	r3, r2
 8002702:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002704:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <HAL_RCC_OscConfig+0x478>)
 8002706:	2201      	movs	r2, #1
 8002708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe ff51 	bl	80015b0 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002712:	f7fe ff4d 	bl	80015b0 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e05c      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002724:	4b11      	ldr	r3, [pc, #68]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f0      	beq.n	8002712 <HAL_RCC_OscConfig+0x416>
 8002730:	e054      	b.n	80027dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002732:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <HAL_RCC_OscConfig+0x478>)
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002738:	f7fe ff3a 	bl	80015b0 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002740:	f7fe ff36 	bl	80015b0 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e045      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002752:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_RCC_OscConfig+0x470>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x444>
 800275e:	e03d      	b.n	80027dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d107      	bne.n	8002778 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e038      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
 800276c:	40023800 	.word	0x40023800
 8002770:	40007000 	.word	0x40007000
 8002774:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002778:	4b1b      	ldr	r3, [pc, #108]	@ (80027e8 <HAL_RCC_OscConfig+0x4ec>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d028      	beq.n	80027d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002790:	429a      	cmp	r2, r3
 8002792:	d121      	bne.n	80027d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800279e:	429a      	cmp	r2, r3
 80027a0:	d11a      	bne.n	80027d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80027a8:	4013      	ands	r3, r2
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80027ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d111      	bne.n	80027d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027be:	085b      	lsrs	r3, r3, #1
 80027c0:	3b01      	subs	r3, #1
 80027c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d107      	bne.n	80027d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d001      	beq.n	80027dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e000      	b.n	80027de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800

080027ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0cc      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002800:	4b68      	ldr	r3, [pc, #416]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	429a      	cmp	r2, r3
 800280c:	d90c      	bls.n	8002828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800280e:	4b65      	ldr	r3, [pc, #404]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002816:	4b63      	ldr	r3, [pc, #396]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	429a      	cmp	r2, r3
 8002822:	d001      	beq.n	8002828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0b8      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d020      	beq.n	8002876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002840:	4b59      	ldr	r3, [pc, #356]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	4a58      	ldr	r2, [pc, #352]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800284a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	2b00      	cmp	r3, #0
 8002856:	d005      	beq.n	8002864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002858:	4b53      	ldr	r3, [pc, #332]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4a52      	ldr	r2, [pc, #328]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800285e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002864:	4b50      	ldr	r3, [pc, #320]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	494d      	ldr	r1, [pc, #308]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002872:	4313      	orrs	r3, r2
 8002874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d044      	beq.n	800290c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d107      	bne.n	800289a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800288a:	4b47      	ldr	r3, [pc, #284]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d119      	bne.n	80028ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e07f      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d003      	beq.n	80028aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d107      	bne.n	80028ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028aa:	4b3f      	ldr	r3, [pc, #252]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d109      	bne.n	80028ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e06f      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ba:	4b3b      	ldr	r3, [pc, #236]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e067      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ca:	4b37      	ldr	r3, [pc, #220]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f023 0203 	bic.w	r2, r3, #3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	4934      	ldr	r1, [pc, #208]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028dc:	f7fe fe68 	bl	80015b0 <HAL_GetTick>
 80028e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e2:	e00a      	b.n	80028fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e4:	f7fe fe64 	bl	80015b0 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e04f      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028fa:	4b2b      	ldr	r3, [pc, #172]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 020c 	and.w	r2, r3, #12
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	429a      	cmp	r2, r3
 800290a:	d1eb      	bne.n	80028e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800290c:	4b25      	ldr	r3, [pc, #148]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d20c      	bcs.n	8002934 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291a:	4b22      	ldr	r3, [pc, #136]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002922:	4b20      	ldr	r3, [pc, #128]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	429a      	cmp	r2, r3
 800292e:	d001      	beq.n	8002934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e032      	b.n	800299a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d008      	beq.n	8002952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002940:	4b19      	ldr	r3, [pc, #100]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4916      	ldr	r1, [pc, #88]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	4313      	orrs	r3, r2
 8002950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b00      	cmp	r3, #0
 800295c:	d009      	beq.n	8002972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800295e:	4b12      	ldr	r3, [pc, #72]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	490e      	ldr	r1, [pc, #56]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	4313      	orrs	r3, r2
 8002970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002972:	f000 f821 	bl	80029b8 <HAL_RCC_GetSysClockFreq>
 8002976:	4602      	mov	r2, r0
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	091b      	lsrs	r3, r3, #4
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	490a      	ldr	r1, [pc, #40]	@ (80029ac <HAL_RCC_ClockConfig+0x1c0>)
 8002984:	5ccb      	ldrb	r3, [r1, r3]
 8002986:	fa22 f303 	lsr.w	r3, r2, r3
 800298a:	4a09      	ldr	r2, [pc, #36]	@ (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 800298c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800298e:	4b09      	ldr	r3, [pc, #36]	@ (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe fdc8 	bl	8001528 <HAL_InitTick>

  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40023c00 	.word	0x40023c00
 80029a8:	40023800 	.word	0x40023800
 80029ac:	08006210 	.word	0x08006210
 80029b0:	20000000 	.word	0x20000000
 80029b4:	20000004 	.word	0x20000004

080029b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029bc:	b094      	sub	sp, #80	@ 0x50
 80029be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029d0:	4b79      	ldr	r3, [pc, #484]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 030c 	and.w	r3, r3, #12
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d00d      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0x40>
 80029dc:	2b08      	cmp	r3, #8
 80029de:	f200 80e1 	bhi.w	8002ba4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <HAL_RCC_GetSysClockFreq+0x34>
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d003      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80029ea:	e0db      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029ec:	4b73      	ldr	r3, [pc, #460]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x204>)
 80029ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80029f0:	e0db      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029f2:	4b73      	ldr	r3, [pc, #460]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x208>)
 80029f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80029f6:	e0d8      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029f8:	4b6f      	ldr	r3, [pc, #444]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a00:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a02:	4b6d      	ldr	r3, [pc, #436]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d063      	beq.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	099b      	lsrs	r3, r3, #6
 8002a14:	2200      	movs	r2, #0
 8002a16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a22:	2300      	movs	r3, #0
 8002a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a2a:	4622      	mov	r2, r4
 8002a2c:	462b      	mov	r3, r5
 8002a2e:	f04f 0000 	mov.w	r0, #0
 8002a32:	f04f 0100 	mov.w	r1, #0
 8002a36:	0159      	lsls	r1, r3, #5
 8002a38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a3c:	0150      	lsls	r0, r2, #5
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4621      	mov	r1, r4
 8002a44:	1a51      	subs	r1, r2, r1
 8002a46:	6139      	str	r1, [r7, #16]
 8002a48:	4629      	mov	r1, r5
 8002a4a:	eb63 0301 	sbc.w	r3, r3, r1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	f04f 0200 	mov.w	r2, #0
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a5c:	4659      	mov	r1, fp
 8002a5e:	018b      	lsls	r3, r1, #6
 8002a60:	4651      	mov	r1, sl
 8002a62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a66:	4651      	mov	r1, sl
 8002a68:	018a      	lsls	r2, r1, #6
 8002a6a:	4651      	mov	r1, sl
 8002a6c:	ebb2 0801 	subs.w	r8, r2, r1
 8002a70:	4659      	mov	r1, fp
 8002a72:	eb63 0901 	sbc.w	r9, r3, r1
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a8a:	4690      	mov	r8, r2
 8002a8c:	4699      	mov	r9, r3
 8002a8e:	4623      	mov	r3, r4
 8002a90:	eb18 0303 	adds.w	r3, r8, r3
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	462b      	mov	r3, r5
 8002a98:	eb49 0303 	adc.w	r3, r9, r3
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	f04f 0300 	mov.w	r3, #0
 8002aa6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002aaa:	4629      	mov	r1, r5
 8002aac:	024b      	lsls	r3, r1, #9
 8002aae:	4621      	mov	r1, r4
 8002ab0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ab4:	4621      	mov	r1, r4
 8002ab6:	024a      	lsls	r2, r1, #9
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4619      	mov	r1, r3
 8002abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002abe:	2200      	movs	r2, #0
 8002ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ac2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ac4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ac8:	f7fe f876 	bl	8000bb8 <__aeabi_uldivmod>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ad4:	e058      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ad6:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	099b      	lsrs	r3, r3, #6
 8002adc:	2200      	movs	r2, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ae6:	623b      	str	r3, [r7, #32]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002af0:	4642      	mov	r2, r8
 8002af2:	464b      	mov	r3, r9
 8002af4:	f04f 0000 	mov.w	r0, #0
 8002af8:	f04f 0100 	mov.w	r1, #0
 8002afc:	0159      	lsls	r1, r3, #5
 8002afe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b02:	0150      	lsls	r0, r2, #5
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4641      	mov	r1, r8
 8002b0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b0e:	4649      	mov	r1, r9
 8002b10:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b28:	ebb2 040a 	subs.w	r4, r2, sl
 8002b2c:	eb63 050b 	sbc.w	r5, r3, fp
 8002b30:	f04f 0200 	mov.w	r2, #0
 8002b34:	f04f 0300 	mov.w	r3, #0
 8002b38:	00eb      	lsls	r3, r5, #3
 8002b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b3e:	00e2      	lsls	r2, r4, #3
 8002b40:	4614      	mov	r4, r2
 8002b42:	461d      	mov	r5, r3
 8002b44:	4643      	mov	r3, r8
 8002b46:	18e3      	adds	r3, r4, r3
 8002b48:	603b      	str	r3, [r7, #0]
 8002b4a:	464b      	mov	r3, r9
 8002b4c:	eb45 0303 	adc.w	r3, r5, r3
 8002b50:	607b      	str	r3, [r7, #4]
 8002b52:	f04f 0200 	mov.w	r2, #0
 8002b56:	f04f 0300 	mov.w	r3, #0
 8002b5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b5e:	4629      	mov	r1, r5
 8002b60:	028b      	lsls	r3, r1, #10
 8002b62:	4621      	mov	r1, r4
 8002b64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b68:	4621      	mov	r1, r4
 8002b6a:	028a      	lsls	r2, r1, #10
 8002b6c:	4610      	mov	r0, r2
 8002b6e:	4619      	mov	r1, r3
 8002b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b72:	2200      	movs	r2, #0
 8002b74:	61bb      	str	r3, [r7, #24]
 8002b76:	61fa      	str	r2, [r7, #28]
 8002b78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b7c:	f7fe f81c 	bl	8000bb8 <__aeabi_uldivmod>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4613      	mov	r3, r2
 8002b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b88:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	3301      	adds	r3, #1
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ba2:	e002      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x204>)
 8002ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3750      	adds	r7, #80	@ 0x50
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	00f42400 	.word	0x00f42400
 8002bc0:	007a1200 	.word	0x007a1200

08002bc4 <findslot>:
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <findslot+0x2c>)
 8002bc6:	b510      	push	{r4, lr}
 8002bc8:	4604      	mov	r4, r0
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	b118      	cbz	r0, 8002bd6 <findslot+0x12>
 8002bce:	6a03      	ldr	r3, [r0, #32]
 8002bd0:	b90b      	cbnz	r3, 8002bd6 <findslot+0x12>
 8002bd2:	f001 fb3b 	bl	800424c <__sinit>
 8002bd6:	2c13      	cmp	r4, #19
 8002bd8:	d807      	bhi.n	8002bea <findslot+0x26>
 8002bda:	4806      	ldr	r0, [pc, #24]	@ (8002bf4 <findslot+0x30>)
 8002bdc:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8002be0:	3201      	adds	r2, #1
 8002be2:	d002      	beq.n	8002bea <findslot+0x26>
 8002be4:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8002be8:	bd10      	pop	{r4, pc}
 8002bea:	2000      	movs	r0, #0
 8002bec:	e7fc      	b.n	8002be8 <findslot+0x24>
 8002bee:	bf00      	nop
 8002bf0:	20000020 	.word	0x20000020
 8002bf4:	20000254 	.word	0x20000254

08002bf8 <error>:
 8002bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	f001 fc04 	bl	8004408 <__errno>
 8002c00:	2613      	movs	r6, #19
 8002c02:	4605      	mov	r5, r0
 8002c04:	2700      	movs	r7, #0
 8002c06:	4630      	mov	r0, r6
 8002c08:	4639      	mov	r1, r7
 8002c0a:	beab      	bkpt	0x00ab
 8002c0c:	4606      	mov	r6, r0
 8002c0e:	602e      	str	r6, [r5, #0]
 8002c10:	4620      	mov	r0, r4
 8002c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c14 <checkerror>:
 8002c14:	1c43      	adds	r3, r0, #1
 8002c16:	d101      	bne.n	8002c1c <checkerror+0x8>
 8002c18:	f7ff bfee 	b.w	8002bf8 <error>
 8002c1c:	4770      	bx	lr

08002c1e <_swiread>:
 8002c1e:	b530      	push	{r4, r5, lr}
 8002c20:	b085      	sub	sp, #20
 8002c22:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002c26:	9203      	str	r2, [sp, #12]
 8002c28:	2406      	movs	r4, #6
 8002c2a:	ad01      	add	r5, sp, #4
 8002c2c:	4620      	mov	r0, r4
 8002c2e:	4629      	mov	r1, r5
 8002c30:	beab      	bkpt	0x00ab
 8002c32:	4604      	mov	r4, r0
 8002c34:	4620      	mov	r0, r4
 8002c36:	f7ff ffed 	bl	8002c14 <checkerror>
 8002c3a:	b005      	add	sp, #20
 8002c3c:	bd30      	pop	{r4, r5, pc}

08002c3e <_read>:
 8002c3e:	b570      	push	{r4, r5, r6, lr}
 8002c40:	460e      	mov	r6, r1
 8002c42:	4614      	mov	r4, r2
 8002c44:	f7ff ffbe 	bl	8002bc4 <findslot>
 8002c48:	4605      	mov	r5, r0
 8002c4a:	b930      	cbnz	r0, 8002c5a <_read+0x1c>
 8002c4c:	f001 fbdc 	bl	8004408 <__errno>
 8002c50:	2309      	movs	r3, #9
 8002c52:	6003      	str	r3, [r0, #0]
 8002c54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c58:	bd70      	pop	{r4, r5, r6, pc}
 8002c5a:	6800      	ldr	r0, [r0, #0]
 8002c5c:	4622      	mov	r2, r4
 8002c5e:	4631      	mov	r1, r6
 8002c60:	f7ff ffdd 	bl	8002c1e <_swiread>
 8002c64:	1c43      	adds	r3, r0, #1
 8002c66:	d0f5      	beq.n	8002c54 <_read+0x16>
 8002c68:	686b      	ldr	r3, [r5, #4]
 8002c6a:	1a20      	subs	r0, r4, r0
 8002c6c:	4403      	add	r3, r0
 8002c6e:	606b      	str	r3, [r5, #4]
 8002c70:	e7f2      	b.n	8002c58 <_read+0x1a>

08002c72 <_swilseek>:
 8002c72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c74:	460c      	mov	r4, r1
 8002c76:	4616      	mov	r6, r2
 8002c78:	f7ff ffa4 	bl	8002bc4 <findslot>
 8002c7c:	4605      	mov	r5, r0
 8002c7e:	b940      	cbnz	r0, 8002c92 <_swilseek+0x20>
 8002c80:	f001 fbc2 	bl	8004408 <__errno>
 8002c84:	2309      	movs	r3, #9
 8002c86:	6003      	str	r3, [r0, #0]
 8002c88:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	b003      	add	sp, #12
 8002c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c92:	2e02      	cmp	r6, #2
 8002c94:	d903      	bls.n	8002c9e <_swilseek+0x2c>
 8002c96:	f001 fbb7 	bl	8004408 <__errno>
 8002c9a:	2316      	movs	r3, #22
 8002c9c:	e7f3      	b.n	8002c86 <_swilseek+0x14>
 8002c9e:	2e01      	cmp	r6, #1
 8002ca0:	d112      	bne.n	8002cc8 <_swilseek+0x56>
 8002ca2:	6843      	ldr	r3, [r0, #4]
 8002ca4:	18e4      	adds	r4, r4, r3
 8002ca6:	d4f6      	bmi.n	8002c96 <_swilseek+0x24>
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	260a      	movs	r6, #10
 8002cac:	e9cd 3400 	strd	r3, r4, [sp]
 8002cb0:	466f      	mov	r7, sp
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	4639      	mov	r1, r7
 8002cb6:	beab      	bkpt	0x00ab
 8002cb8:	4606      	mov	r6, r0
 8002cba:	4630      	mov	r0, r6
 8002cbc:	f7ff ffaa 	bl	8002c14 <checkerror>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	dbe1      	blt.n	8002c88 <_swilseek+0x16>
 8002cc4:	606c      	str	r4, [r5, #4]
 8002cc6:	e7e1      	b.n	8002c8c <_swilseek+0x1a>
 8002cc8:	2e02      	cmp	r6, #2
 8002cca:	6803      	ldr	r3, [r0, #0]
 8002ccc:	d1ec      	bne.n	8002ca8 <_swilseek+0x36>
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	260c      	movs	r6, #12
 8002cd2:	466f      	mov	r7, sp
 8002cd4:	4630      	mov	r0, r6
 8002cd6:	4639      	mov	r1, r7
 8002cd8:	beab      	bkpt	0x00ab
 8002cda:	4606      	mov	r6, r0
 8002cdc:	4630      	mov	r0, r6
 8002cde:	f7ff ff99 	bl	8002c14 <checkerror>
 8002ce2:	1c43      	adds	r3, r0, #1
 8002ce4:	d0d0      	beq.n	8002c88 <_swilseek+0x16>
 8002ce6:	4404      	add	r4, r0
 8002ce8:	e7de      	b.n	8002ca8 <_swilseek+0x36>

08002cea <_lseek>:
 8002cea:	f7ff bfc2 	b.w	8002c72 <_swilseek>

08002cee <_swiwrite>:
 8002cee:	b530      	push	{r4, r5, lr}
 8002cf0:	b085      	sub	sp, #20
 8002cf2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8002cf6:	9203      	str	r2, [sp, #12]
 8002cf8:	2405      	movs	r4, #5
 8002cfa:	ad01      	add	r5, sp, #4
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	4629      	mov	r1, r5
 8002d00:	beab      	bkpt	0x00ab
 8002d02:	4604      	mov	r4, r0
 8002d04:	4620      	mov	r0, r4
 8002d06:	f7ff ff85 	bl	8002c14 <checkerror>
 8002d0a:	b005      	add	sp, #20
 8002d0c:	bd30      	pop	{r4, r5, pc}

08002d0e <_write>:
 8002d0e:	b570      	push	{r4, r5, r6, lr}
 8002d10:	460e      	mov	r6, r1
 8002d12:	4615      	mov	r5, r2
 8002d14:	f7ff ff56 	bl	8002bc4 <findslot>
 8002d18:	4604      	mov	r4, r0
 8002d1a:	b930      	cbnz	r0, 8002d2a <_write+0x1c>
 8002d1c:	f001 fb74 	bl	8004408 <__errno>
 8002d20:	2309      	movs	r3, #9
 8002d22:	6003      	str	r3, [r0, #0]
 8002d24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d28:	bd70      	pop	{r4, r5, r6, pc}
 8002d2a:	6800      	ldr	r0, [r0, #0]
 8002d2c:	462a      	mov	r2, r5
 8002d2e:	4631      	mov	r1, r6
 8002d30:	f7ff ffdd 	bl	8002cee <_swiwrite>
 8002d34:	1e03      	subs	r3, r0, #0
 8002d36:	dbf5      	blt.n	8002d24 <_write+0x16>
 8002d38:	6862      	ldr	r2, [r4, #4]
 8002d3a:	1ae8      	subs	r0, r5, r3
 8002d3c:	4402      	add	r2, r0
 8002d3e:	42ab      	cmp	r3, r5
 8002d40:	6062      	str	r2, [r4, #4]
 8002d42:	d1f1      	bne.n	8002d28 <_write+0x1a>
 8002d44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002d48:	2000      	movs	r0, #0
 8002d4a:	f7ff bf55 	b.w	8002bf8 <error>

08002d4e <_swiclose>:
 8002d4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002d50:	2402      	movs	r4, #2
 8002d52:	9001      	str	r0, [sp, #4]
 8002d54:	ad01      	add	r5, sp, #4
 8002d56:	4620      	mov	r0, r4
 8002d58:	4629      	mov	r1, r5
 8002d5a:	beab      	bkpt	0x00ab
 8002d5c:	4604      	mov	r4, r0
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f7ff ff58 	bl	8002c14 <checkerror>
 8002d64:	b003      	add	sp, #12
 8002d66:	bd30      	pop	{r4, r5, pc}

08002d68 <_close>:
 8002d68:	b538      	push	{r3, r4, r5, lr}
 8002d6a:	4605      	mov	r5, r0
 8002d6c:	f7ff ff2a 	bl	8002bc4 <findslot>
 8002d70:	4604      	mov	r4, r0
 8002d72:	b930      	cbnz	r0, 8002d82 <_close+0x1a>
 8002d74:	f001 fb48 	bl	8004408 <__errno>
 8002d78:	2309      	movs	r3, #9
 8002d7a:	6003      	str	r3, [r0, #0]
 8002d7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d80:	bd38      	pop	{r3, r4, r5, pc}
 8002d82:	3d01      	subs	r5, #1
 8002d84:	2d01      	cmp	r5, #1
 8002d86:	d809      	bhi.n	8002d9c <_close+0x34>
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <_close+0x48>)
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d104      	bne.n	8002d9c <_close+0x34>
 8002d92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d96:	6003      	str	r3, [r0, #0]
 8002d98:	2000      	movs	r0, #0
 8002d9a:	e7f1      	b.n	8002d80 <_close+0x18>
 8002d9c:	6820      	ldr	r0, [r4, #0]
 8002d9e:	f7ff ffd6 	bl	8002d4e <_swiclose>
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d1ec      	bne.n	8002d80 <_close+0x18>
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002daa:	6023      	str	r3, [r4, #0]
 8002dac:	e7e8      	b.n	8002d80 <_close+0x18>
 8002dae:	bf00      	nop
 8002db0:	20000254 	.word	0x20000254

08002db4 <_getpid>:
 8002db4:	2001      	movs	r0, #1
 8002db6:	4770      	bx	lr

08002db8 <_swistat>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	460c      	mov	r4, r1
 8002dbc:	f7ff ff02 	bl	8002bc4 <findslot>
 8002dc0:	4605      	mov	r5, r0
 8002dc2:	b930      	cbnz	r0, 8002dd2 <_swistat+0x1a>
 8002dc4:	f001 fb20 	bl	8004408 <__errno>
 8002dc8:	2309      	movs	r3, #9
 8002dca:	6003      	str	r3, [r0, #0]
 8002dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dd0:	bd70      	pop	{r4, r5, r6, pc}
 8002dd2:	6863      	ldr	r3, [r4, #4]
 8002dd4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002dd8:	6063      	str	r3, [r4, #4]
 8002dda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dde:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002de0:	260c      	movs	r6, #12
 8002de2:	4630      	mov	r0, r6
 8002de4:	4629      	mov	r1, r5
 8002de6:	beab      	bkpt	0x00ab
 8002de8:	4605      	mov	r5, r0
 8002dea:	4628      	mov	r0, r5
 8002dec:	f7ff ff12 	bl	8002c14 <checkerror>
 8002df0:	1c43      	adds	r3, r0, #1
 8002df2:	d0eb      	beq.n	8002dcc <_swistat+0x14>
 8002df4:	6120      	str	r0, [r4, #16]
 8002df6:	2000      	movs	r0, #0
 8002df8:	e7ea      	b.n	8002dd0 <_swistat+0x18>

08002dfa <_fstat>:
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	b510      	push	{r4, lr}
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4604      	mov	r4, r0
 8002e02:	2258      	movs	r2, #88	@ 0x58
 8002e04:	4618      	mov	r0, r3
 8002e06:	f001 faac 	bl	8004362 <memset>
 8002e0a:	4601      	mov	r1, r0
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e12:	f7ff bfd1 	b.w	8002db8 <_swistat>

08002e16 <_stat>:
 8002e16:	b538      	push	{r3, r4, r5, lr}
 8002e18:	460d      	mov	r5, r1
 8002e1a:	4604      	mov	r4, r0
 8002e1c:	2258      	movs	r2, #88	@ 0x58
 8002e1e:	2100      	movs	r1, #0
 8002e20:	4628      	mov	r0, r5
 8002e22:	f001 fa9e 	bl	8004362 <memset>
 8002e26:	4620      	mov	r0, r4
 8002e28:	2100      	movs	r1, #0
 8002e2a:	f000 f811 	bl	8002e50 <_swiopen>
 8002e2e:	1c43      	adds	r3, r0, #1
 8002e30:	4604      	mov	r4, r0
 8002e32:	d00b      	beq.n	8002e4c <_stat+0x36>
 8002e34:	686b      	ldr	r3, [r5, #4]
 8002e36:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8002e3a:	606b      	str	r3, [r5, #4]
 8002e3c:	4629      	mov	r1, r5
 8002e3e:	f7ff ffbb 	bl	8002db8 <_swistat>
 8002e42:	4605      	mov	r5, r0
 8002e44:	4620      	mov	r0, r4
 8002e46:	f7ff ff8f 	bl	8002d68 <_close>
 8002e4a:	462c      	mov	r4, r5
 8002e4c:	4620      	mov	r0, r4
 8002e4e:	bd38      	pop	{r3, r4, r5, pc}

08002e50 <_swiopen>:
 8002e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e54:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8002f00 <_swiopen+0xb0>
 8002e58:	b096      	sub	sp, #88	@ 0x58
 8002e5a:	4607      	mov	r7, r0
 8002e5c:	460e      	mov	r6, r1
 8002e5e:	2400      	movs	r4, #0
 8002e60:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8002e64:	3301      	adds	r3, #1
 8002e66:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002e6a:	d032      	beq.n	8002ed2 <_swiopen+0x82>
 8002e6c:	3401      	adds	r4, #1
 8002e6e:	2c14      	cmp	r4, #20
 8002e70:	d1f6      	bne.n	8002e60 <_swiopen+0x10>
 8002e72:	f001 fac9 	bl	8004408 <__errno>
 8002e76:	2318      	movs	r3, #24
 8002e78:	e03a      	b.n	8002ef0 <_swiopen+0xa0>
 8002e7a:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002e7e:	f240 6301 	movw	r3, #1537	@ 0x601
 8002e82:	07b2      	lsls	r2, r6, #30
 8002e84:	bf48      	it	mi
 8002e86:	f045 0502 	orrmi.w	r5, r5, #2
 8002e8a:	421e      	tst	r6, r3
 8002e8c:	bf18      	it	ne
 8002e8e:	f045 0504 	orrne.w	r5, r5, #4
 8002e92:	0733      	lsls	r3, r6, #28
 8002e94:	bf48      	it	mi
 8002e96:	f025 0504 	bicmi.w	r5, r5, #4
 8002e9a:	4638      	mov	r0, r7
 8002e9c:	bf48      	it	mi
 8002e9e:	f045 0508 	orrmi.w	r5, r5, #8
 8002ea2:	9700      	str	r7, [sp, #0]
 8002ea4:	f7fd f9ec 	bl	8000280 <strlen>
 8002ea8:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002eac:	2501      	movs	r5, #1
 8002eae:	4628      	mov	r0, r5
 8002eb0:	4651      	mov	r1, sl
 8002eb2:	beab      	bkpt	0x00ab
 8002eb4:	4605      	mov	r5, r0
 8002eb6:	2d00      	cmp	r5, #0
 8002eb8:	db06      	blt.n	8002ec8 <_swiopen+0x78>
 8002eba:	44c8      	add	r8, r9
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8002ec2:	f8c8 3004 	str.w	r3, [r8, #4]
 8002ec6:	e016      	b.n	8002ef6 <_swiopen+0xa6>
 8002ec8:	4628      	mov	r0, r5
 8002eca:	f7ff fe95 	bl	8002bf8 <error>
 8002ece:	4604      	mov	r4, r0
 8002ed0:	e011      	b.n	8002ef6 <_swiopen+0xa6>
 8002ed2:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8002ed6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002eda:	46ea      	mov	sl, sp
 8002edc:	d1cd      	bne.n	8002e7a <_swiopen+0x2a>
 8002ede:	4651      	mov	r1, sl
 8002ee0:	4638      	mov	r0, r7
 8002ee2:	f7ff ff98 	bl	8002e16 <_stat>
 8002ee6:	3001      	adds	r0, #1
 8002ee8:	d0c7      	beq.n	8002e7a <_swiopen+0x2a>
 8002eea:	f001 fa8d 	bl	8004408 <__errno>
 8002eee:	2311      	movs	r3, #17
 8002ef0:	6003      	str	r3, [r0, #0]
 8002ef2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002ef6:	4620      	mov	r0, r4
 8002ef8:	b016      	add	sp, #88	@ 0x58
 8002efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002efe:	bf00      	nop
 8002f00:	20000254 	.word	0x20000254

08002f04 <_get_semihosting_exts>:
 8002f04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002f08:	4606      	mov	r6, r0
 8002f0a:	460f      	mov	r7, r1
 8002f0c:	4829      	ldr	r0, [pc, #164]	@ (8002fb4 <_get_semihosting_exts+0xb0>)
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4615      	mov	r5, r2
 8002f12:	f7ff ff9d 	bl	8002e50 <_swiopen>
 8002f16:	462a      	mov	r2, r5
 8002f18:	4604      	mov	r4, r0
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4630      	mov	r0, r6
 8002f1e:	f001 fa20 	bl	8004362 <memset>
 8002f22:	1c63      	adds	r3, r4, #1
 8002f24:	d014      	beq.n	8002f50 <_get_semihosting_exts+0x4c>
 8002f26:	4620      	mov	r0, r4
 8002f28:	f7ff fe4c 	bl	8002bc4 <findslot>
 8002f2c:	f04f 080c 	mov.w	r8, #12
 8002f30:	4681      	mov	r9, r0
 8002f32:	4640      	mov	r0, r8
 8002f34:	4649      	mov	r1, r9
 8002f36:	beab      	bkpt	0x00ab
 8002f38:	4680      	mov	r8, r0
 8002f3a:	4640      	mov	r0, r8
 8002f3c:	f7ff fe6a 	bl	8002c14 <checkerror>
 8002f40:	2803      	cmp	r0, #3
 8002f42:	dd02      	ble.n	8002f4a <_get_semihosting_exts+0x46>
 8002f44:	1ec3      	subs	r3, r0, #3
 8002f46:	42ab      	cmp	r3, r5
 8002f48:	dc07      	bgt.n	8002f5a <_get_semihosting_exts+0x56>
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	f7ff ff0c 	bl	8002d68 <_close>
 8002f50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f54:	b003      	add	sp, #12
 8002f56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	eb0d 0102 	add.w	r1, sp, r2
 8002f60:	4620      	mov	r0, r4
 8002f62:	f7ff fe6c 	bl	8002c3e <_read>
 8002f66:	2803      	cmp	r0, #3
 8002f68:	ddef      	ble.n	8002f4a <_get_semihosting_exts+0x46>
 8002f6a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002f6e:	2b53      	cmp	r3, #83	@ 0x53
 8002f70:	d1eb      	bne.n	8002f4a <_get_semihosting_exts+0x46>
 8002f72:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002f76:	2b48      	cmp	r3, #72	@ 0x48
 8002f78:	d1e7      	bne.n	8002f4a <_get_semihosting_exts+0x46>
 8002f7a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002f7e:	2b46      	cmp	r3, #70	@ 0x46
 8002f80:	d1e3      	bne.n	8002f4a <_get_semihosting_exts+0x46>
 8002f82:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002f86:	2b42      	cmp	r3, #66	@ 0x42
 8002f88:	d1df      	bne.n	8002f4a <_get_semihosting_exts+0x46>
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	4639      	mov	r1, r7
 8002f8e:	4620      	mov	r0, r4
 8002f90:	f7ff fe6f 	bl	8002c72 <_swilseek>
 8002f94:	2800      	cmp	r0, #0
 8002f96:	dbd8      	blt.n	8002f4a <_get_semihosting_exts+0x46>
 8002f98:	462a      	mov	r2, r5
 8002f9a:	4631      	mov	r1, r6
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	f7ff fe4e 	bl	8002c3e <_read>
 8002fa2:	4605      	mov	r5, r0
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	f7ff fedf 	bl	8002d68 <_close>
 8002faa:	4628      	mov	r0, r5
 8002fac:	f7ff fe32 	bl	8002c14 <checkerror>
 8002fb0:	e7d0      	b.n	8002f54 <_get_semihosting_exts+0x50>
 8002fb2:	bf00      	nop
 8002fb4:	08006220 	.word	0x08006220

08002fb8 <initialise_semihosting_exts>:
 8002fb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002fba:	4d0a      	ldr	r5, [pc, #40]	@ (8002fe4 <initialise_semihosting_exts+0x2c>)
 8002fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002fe8 <initialise_semihosting_exts+0x30>)
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	a801      	add	r0, sp, #4
 8002fc4:	6029      	str	r1, [r5, #0]
 8002fc6:	6022      	str	r2, [r4, #0]
 8002fc8:	f7ff ff9c 	bl	8002f04 <_get_semihosting_exts>
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	dd07      	ble.n	8002fe0 <initialise_semihosting_exts+0x28>
 8002fd0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002fd4:	f003 0201 	and.w	r2, r3, #1
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	602a      	str	r2, [r5, #0]
 8002fde:	6023      	str	r3, [r4, #0]
 8002fe0:	b003      	add	sp, #12
 8002fe2:	bd30      	pop	{r4, r5, pc}
 8002fe4:	20000010 	.word	0x20000010
 8002fe8:	2000000c 	.word	0x2000000c

08002fec <_has_ext_stdout_stderr>:
 8002fec:	b510      	push	{r4, lr}
 8002fee:	4c04      	ldr	r4, [pc, #16]	@ (8003000 <_has_ext_stdout_stderr+0x14>)
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	da01      	bge.n	8002ffa <_has_ext_stdout_stderr+0xe>
 8002ff6:	f7ff ffdf 	bl	8002fb8 <initialise_semihosting_exts>
 8002ffa:	6820      	ldr	r0, [r4, #0]
 8002ffc:	bd10      	pop	{r4, pc}
 8002ffe:	bf00      	nop
 8003000:	2000000c 	.word	0x2000000c

08003004 <initialise_monitor_handles>:
 8003004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003008:	b085      	sub	sp, #20
 800300a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 80030bc <initialise_monitor_handles+0xb8>
 800300e:	f8cd 9004 	str.w	r9, [sp, #4]
 8003012:	2303      	movs	r3, #3
 8003014:	2400      	movs	r4, #0
 8003016:	9303      	str	r3, [sp, #12]
 8003018:	af01      	add	r7, sp, #4
 800301a:	9402      	str	r4, [sp, #8]
 800301c:	2501      	movs	r5, #1
 800301e:	4628      	mov	r0, r5
 8003020:	4639      	mov	r1, r7
 8003022:	beab      	bkpt	0x00ab
 8003024:	4605      	mov	r5, r0
 8003026:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 80030c0 <initialise_monitor_handles+0xbc>
 800302a:	4623      	mov	r3, r4
 800302c:	4c20      	ldr	r4, [pc, #128]	@ (80030b0 <initialise_monitor_handles+0xac>)
 800302e:	f8c8 5000 	str.w	r5, [r8]
 8003032:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003036:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800303a:	3301      	adds	r3, #1
 800303c:	2b14      	cmp	r3, #20
 800303e:	d1fa      	bne.n	8003036 <initialise_monitor_handles+0x32>
 8003040:	f7ff ffd4 	bl	8002fec <_has_ext_stdout_stderr>
 8003044:	4d1b      	ldr	r5, [pc, #108]	@ (80030b4 <initialise_monitor_handles+0xb0>)
 8003046:	b1d0      	cbz	r0, 800307e <initialise_monitor_handles+0x7a>
 8003048:	f04f 0a03 	mov.w	sl, #3
 800304c:	2304      	movs	r3, #4
 800304e:	f8cd 9004 	str.w	r9, [sp, #4]
 8003052:	2601      	movs	r6, #1
 8003054:	f8cd a00c 	str.w	sl, [sp, #12]
 8003058:	9302      	str	r3, [sp, #8]
 800305a:	4630      	mov	r0, r6
 800305c:	4639      	mov	r1, r7
 800305e:	beab      	bkpt	0x00ab
 8003060:	4683      	mov	fp, r0
 8003062:	4b15      	ldr	r3, [pc, #84]	@ (80030b8 <initialise_monitor_handles+0xb4>)
 8003064:	f8cd 9004 	str.w	r9, [sp, #4]
 8003068:	f8c3 b000 	str.w	fp, [r3]
 800306c:	2308      	movs	r3, #8
 800306e:	f8cd a00c 	str.w	sl, [sp, #12]
 8003072:	9302      	str	r3, [sp, #8]
 8003074:	4630      	mov	r0, r6
 8003076:	4639      	mov	r1, r7
 8003078:	beab      	bkpt	0x00ab
 800307a:	4606      	mov	r6, r0
 800307c:	602e      	str	r6, [r5, #0]
 800307e:	682b      	ldr	r3, [r5, #0]
 8003080:	3301      	adds	r3, #1
 8003082:	bf02      	ittt	eq
 8003084:	4b0c      	ldreq	r3, [pc, #48]	@ (80030b8 <initialise_monitor_handles+0xb4>)
 8003086:	681b      	ldreq	r3, [r3, #0]
 8003088:	602b      	streq	r3, [r5, #0]
 800308a:	2600      	movs	r6, #0
 800308c:	f8d8 3000 	ldr.w	r3, [r8]
 8003090:	6023      	str	r3, [r4, #0]
 8003092:	6066      	str	r6, [r4, #4]
 8003094:	f7ff ffaa 	bl	8002fec <_has_ext_stdout_stderr>
 8003098:	b130      	cbz	r0, 80030a8 <initialise_monitor_handles+0xa4>
 800309a:	4b07      	ldr	r3, [pc, #28]	@ (80030b8 <initialise_monitor_handles+0xb4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 80030a2:	682b      	ldr	r3, [r5, #0]
 80030a4:	e9c4 3604 	strd	r3, r6, [r4, #16]
 80030a8:	b005      	add	sp, #20
 80030aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030ae:	bf00      	nop
 80030b0:	20000254 	.word	0x20000254
 80030b4:	20000248 	.word	0x20000248
 80030b8:	2000024c 	.word	0x2000024c
 80030bc:	08006236 	.word	0x08006236
 80030c0:	20000250 	.word	0x20000250

080030c4 <_isatty>:
 80030c4:	b570      	push	{r4, r5, r6, lr}
 80030c6:	f7ff fd7d 	bl	8002bc4 <findslot>
 80030ca:	2409      	movs	r4, #9
 80030cc:	4605      	mov	r5, r0
 80030ce:	b920      	cbnz	r0, 80030da <_isatty+0x16>
 80030d0:	f001 f99a 	bl	8004408 <__errno>
 80030d4:	6004      	str	r4, [r0, #0]
 80030d6:	2000      	movs	r0, #0
 80030d8:	bd70      	pop	{r4, r5, r6, pc}
 80030da:	4620      	mov	r0, r4
 80030dc:	4629      	mov	r1, r5
 80030de:	beab      	bkpt	0x00ab
 80030e0:	4604      	mov	r4, r0
 80030e2:	2c01      	cmp	r4, #1
 80030e4:	4620      	mov	r0, r4
 80030e6:	d0f7      	beq.n	80030d8 <_isatty+0x14>
 80030e8:	f001 f98e 	bl	8004408 <__errno>
 80030ec:	2513      	movs	r5, #19
 80030ee:	4604      	mov	r4, r0
 80030f0:	2600      	movs	r6, #0
 80030f2:	4628      	mov	r0, r5
 80030f4:	4631      	mov	r1, r6
 80030f6:	beab      	bkpt	0x00ab
 80030f8:	4605      	mov	r5, r0
 80030fa:	6025      	str	r5, [r4, #0]
 80030fc:	e7eb      	b.n	80030d6 <_isatty+0x12>

080030fe <powf>:
 80030fe:	b508      	push	{r3, lr}
 8003100:	ed2d 8b04 	vpush	{d8-d9}
 8003104:	eeb0 8a60 	vmov.f32	s16, s1
 8003108:	eeb0 9a40 	vmov.f32	s18, s0
 800310c:	f000 f858 	bl	80031c0 <__ieee754_powf>
 8003110:	eeb4 8a48 	vcmp.f32	s16, s16
 8003114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003118:	eef0 8a40 	vmov.f32	s17, s0
 800311c:	d63e      	bvs.n	800319c <powf+0x9e>
 800311e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	d112      	bne.n	800314e <powf+0x50>
 8003128:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800312c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003130:	d039      	beq.n	80031a6 <powf+0xa8>
 8003132:	eeb0 0a48 	vmov.f32	s0, s16
 8003136:	f000 f839 	bl	80031ac <finitef>
 800313a:	b378      	cbz	r0, 800319c <powf+0x9e>
 800313c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	d52a      	bpl.n	800319c <powf+0x9e>
 8003146:	f001 f95f 	bl	8004408 <__errno>
 800314a:	2322      	movs	r3, #34	@ 0x22
 800314c:	e014      	b.n	8003178 <powf+0x7a>
 800314e:	f000 f82d 	bl	80031ac <finitef>
 8003152:	b998      	cbnz	r0, 800317c <powf+0x7e>
 8003154:	eeb0 0a49 	vmov.f32	s0, s18
 8003158:	f000 f828 	bl	80031ac <finitef>
 800315c:	b170      	cbz	r0, 800317c <powf+0x7e>
 800315e:	eeb0 0a48 	vmov.f32	s0, s16
 8003162:	f000 f823 	bl	80031ac <finitef>
 8003166:	b148      	cbz	r0, 800317c <powf+0x7e>
 8003168:	eef4 8a68 	vcmp.f32	s17, s17
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	d7e9      	bvc.n	8003146 <powf+0x48>
 8003172:	f001 f949 	bl	8004408 <__errno>
 8003176:	2321      	movs	r3, #33	@ 0x21
 8003178:	6003      	str	r3, [r0, #0]
 800317a:	e00f      	b.n	800319c <powf+0x9e>
 800317c:	eef5 8a40 	vcmp.f32	s17, #0.0
 8003180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003184:	d10a      	bne.n	800319c <powf+0x9e>
 8003186:	eeb0 0a49 	vmov.f32	s0, s18
 800318a:	f000 f80f 	bl	80031ac <finitef>
 800318e:	b128      	cbz	r0, 800319c <powf+0x9e>
 8003190:	eeb0 0a48 	vmov.f32	s0, s16
 8003194:	f000 f80a 	bl	80031ac <finitef>
 8003198:	2800      	cmp	r0, #0
 800319a:	d1d4      	bne.n	8003146 <powf+0x48>
 800319c:	eeb0 0a68 	vmov.f32	s0, s17
 80031a0:	ecbd 8b04 	vpop	{d8-d9}
 80031a4:	bd08      	pop	{r3, pc}
 80031a6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80031aa:	e7f7      	b.n	800319c <powf+0x9e>

080031ac <finitef>:
 80031ac:	ee10 3a10 	vmov	r3, s0
 80031b0:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80031b4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80031b8:	bfac      	ite	ge
 80031ba:	2000      	movge	r0, #0
 80031bc:	2001      	movlt	r0, #1
 80031be:	4770      	bx	lr

080031c0 <__ieee754_powf>:
 80031c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031c4:	ee10 4a90 	vmov	r4, s1
 80031c8:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80031cc:	ed2d 8b02 	vpush	{d8}
 80031d0:	ee10 6a10 	vmov	r6, s0
 80031d4:	eeb0 8a40 	vmov.f32	s16, s0
 80031d8:	eef0 8a60 	vmov.f32	s17, s1
 80031dc:	d10c      	bne.n	80031f8 <__ieee754_powf+0x38>
 80031de:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80031e2:	0076      	lsls	r6, r6, #1
 80031e4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80031e8:	f240 8274 	bls.w	80036d4 <__ieee754_powf+0x514>
 80031ec:	ee38 0a28 	vadd.f32	s0, s16, s17
 80031f0:	ecbd 8b02 	vpop	{d8}
 80031f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031f8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80031fc:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8003200:	d802      	bhi.n	8003208 <__ieee754_powf+0x48>
 8003202:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8003206:	d908      	bls.n	800321a <__ieee754_powf+0x5a>
 8003208:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800320c:	d1ee      	bne.n	80031ec <__ieee754_powf+0x2c>
 800320e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8003212:	0064      	lsls	r4, r4, #1
 8003214:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8003218:	e7e6      	b.n	80031e8 <__ieee754_powf+0x28>
 800321a:	2e00      	cmp	r6, #0
 800321c:	da1f      	bge.n	800325e <__ieee754_powf+0x9e>
 800321e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8003222:	f080 8260 	bcs.w	80036e6 <__ieee754_powf+0x526>
 8003226:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800322a:	d32f      	bcc.n	800328c <__ieee754_powf+0xcc>
 800322c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8003230:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8003234:	fa49 f503 	asr.w	r5, r9, r3
 8003238:	fa05 f303 	lsl.w	r3, r5, r3
 800323c:	454b      	cmp	r3, r9
 800323e:	d123      	bne.n	8003288 <__ieee754_powf+0xc8>
 8003240:	f005 0501 	and.w	r5, r5, #1
 8003244:	f1c5 0502 	rsb	r5, r5, #2
 8003248:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800324c:	d11f      	bne.n	800328e <__ieee754_powf+0xce>
 800324e:	2c00      	cmp	r4, #0
 8003250:	f280 8246 	bge.w	80036e0 <__ieee754_powf+0x520>
 8003254:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003258:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800325c:	e7c8      	b.n	80031f0 <__ieee754_powf+0x30>
 800325e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8003262:	d111      	bne.n	8003288 <__ieee754_powf+0xc8>
 8003264:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8003268:	f000 8234 	beq.w	80036d4 <__ieee754_powf+0x514>
 800326c:	d906      	bls.n	800327c <__ieee754_powf+0xbc>
 800326e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8003584 <__ieee754_powf+0x3c4>
 8003272:	2c00      	cmp	r4, #0
 8003274:	bfa8      	it	ge
 8003276:	eeb0 0a68 	vmovge.f32	s0, s17
 800327a:	e7b9      	b.n	80031f0 <__ieee754_powf+0x30>
 800327c:	2c00      	cmp	r4, #0
 800327e:	f280 822c 	bge.w	80036da <__ieee754_powf+0x51a>
 8003282:	eeb1 0a68 	vneg.f32	s0, s17
 8003286:	e7b3      	b.n	80031f0 <__ieee754_powf+0x30>
 8003288:	2500      	movs	r5, #0
 800328a:	e7dd      	b.n	8003248 <__ieee754_powf+0x88>
 800328c:	2500      	movs	r5, #0
 800328e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8003292:	d102      	bne.n	800329a <__ieee754_powf+0xda>
 8003294:	ee28 0a08 	vmul.f32	s0, s16, s16
 8003298:	e7aa      	b.n	80031f0 <__ieee754_powf+0x30>
 800329a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800329e:	f040 8227 	bne.w	80036f0 <__ieee754_powf+0x530>
 80032a2:	2e00      	cmp	r6, #0
 80032a4:	f2c0 8224 	blt.w	80036f0 <__ieee754_powf+0x530>
 80032a8:	eeb0 0a48 	vmov.f32	s0, s16
 80032ac:	ecbd 8b02 	vpop	{d8}
 80032b0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032b4:	f000 bae6 	b.w	8003884 <__ieee754_sqrtf>
 80032b8:	2d01      	cmp	r5, #1
 80032ba:	d199      	bne.n	80031f0 <__ieee754_powf+0x30>
 80032bc:	eeb1 0a40 	vneg.f32	s0, s0
 80032c0:	e796      	b.n	80031f0 <__ieee754_powf+0x30>
 80032c2:	0ff0      	lsrs	r0, r6, #31
 80032c4:	3801      	subs	r0, #1
 80032c6:	ea55 0300 	orrs.w	r3, r5, r0
 80032ca:	d104      	bne.n	80032d6 <__ieee754_powf+0x116>
 80032cc:	ee38 8a48 	vsub.f32	s16, s16, s16
 80032d0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80032d4:	e78c      	b.n	80031f0 <__ieee754_powf+0x30>
 80032d6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80032da:	d96d      	bls.n	80033b8 <__ieee754_powf+0x1f8>
 80032dc:	4baa      	ldr	r3, [pc, #680]	@ (8003588 <__ieee754_powf+0x3c8>)
 80032de:	4598      	cmp	r8, r3
 80032e0:	d808      	bhi.n	80032f4 <__ieee754_powf+0x134>
 80032e2:	2c00      	cmp	r4, #0
 80032e4:	da0b      	bge.n	80032fe <__ieee754_powf+0x13e>
 80032e6:	2000      	movs	r0, #0
 80032e8:	ecbd 8b02 	vpop	{d8}
 80032ec:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032f0:	f000 bac2 	b.w	8003878 <__math_oflowf>
 80032f4:	4ba5      	ldr	r3, [pc, #660]	@ (800358c <__ieee754_powf+0x3cc>)
 80032f6:	4598      	cmp	r8, r3
 80032f8:	d908      	bls.n	800330c <__ieee754_powf+0x14c>
 80032fa:	2c00      	cmp	r4, #0
 80032fc:	dcf3      	bgt.n	80032e6 <__ieee754_powf+0x126>
 80032fe:	2000      	movs	r0, #0
 8003300:	ecbd 8b02 	vpop	{d8}
 8003304:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003308:	f000 bab0 	b.w	800386c <__math_uflowf>
 800330c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003310:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003314:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8003590 <__ieee754_powf+0x3d0>
 8003318:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800331c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8003320:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003324:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8003328:	ee20 7a00 	vmul.f32	s14, s0, s0
 800332c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8003594 <__ieee754_powf+0x3d4>
 8003330:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003334:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8003598 <__ieee754_powf+0x3d8>
 8003338:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800333c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800359c <__ieee754_powf+0x3dc>
 8003340:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003344:	eeb0 7a67 	vmov.f32	s14, s15
 8003348:	eea0 7a26 	vfma.f32	s14, s0, s13
 800334c:	ee17 3a10 	vmov	r3, s14
 8003350:	f36f 030b 	bfc	r3, #0, #12
 8003354:	ee07 3a10 	vmov	s14, r3
 8003358:	eeb0 6a47 	vmov.f32	s12, s14
 800335c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8003360:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003364:	3d01      	subs	r5, #1
 8003366:	4305      	orrs	r5, r0
 8003368:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800336c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8003370:	f36f 040b 	bfc	r4, #0, #12
 8003374:	bf18      	it	ne
 8003376:	eeb0 8a66 	vmovne.f32	s16, s13
 800337a:	ee06 4a90 	vmov	s13, r4
 800337e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8003382:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8003386:	ee67 7a26 	vmul.f32	s15, s14, s13
 800338a:	eee6 0a07 	vfma.f32	s1, s12, s14
 800338e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8003392:	ee17 1a10 	vmov	r1, s14
 8003396:	2900      	cmp	r1, #0
 8003398:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800339c:	f340 80dd 	ble.w	800355a <__ieee754_powf+0x39a>
 80033a0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80033a4:	f240 80ca 	bls.w	800353c <__ieee754_powf+0x37c>
 80033a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80033ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b0:	bf4c      	ite	mi
 80033b2:	2001      	movmi	r0, #1
 80033b4:	2000      	movpl	r0, #0
 80033b6:	e797      	b.n	80032e8 <__ieee754_powf+0x128>
 80033b8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80033bc:	bf01      	itttt	eq
 80033be:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80035a0 <__ieee754_powf+0x3e0>
 80033c2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80033c6:	f06f 0317 	mvneq.w	r3, #23
 80033ca:	ee17 7a90 	vmoveq	r7, s15
 80033ce:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80033d2:	bf18      	it	ne
 80033d4:	2300      	movne	r3, #0
 80033d6:	3a7f      	subs	r2, #127	@ 0x7f
 80033d8:	441a      	add	r2, r3
 80033da:	4b72      	ldr	r3, [pc, #456]	@ (80035a4 <__ieee754_powf+0x3e4>)
 80033dc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80033e0:	429f      	cmp	r7, r3
 80033e2:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80033e6:	dd06      	ble.n	80033f6 <__ieee754_powf+0x236>
 80033e8:	4b6f      	ldr	r3, [pc, #444]	@ (80035a8 <__ieee754_powf+0x3e8>)
 80033ea:	429f      	cmp	r7, r3
 80033ec:	f340 80a4 	ble.w	8003538 <__ieee754_powf+0x378>
 80033f0:	3201      	adds	r2, #1
 80033f2:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80033f6:	2600      	movs	r6, #0
 80033f8:	4b6c      	ldr	r3, [pc, #432]	@ (80035ac <__ieee754_powf+0x3ec>)
 80033fa:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80033fe:	ee07 1a10 	vmov	s14, r1
 8003402:	edd3 5a00 	vldr	s11, [r3]
 8003406:	4b6a      	ldr	r3, [pc, #424]	@ (80035b0 <__ieee754_powf+0x3f0>)
 8003408:	ee75 7a87 	vadd.f32	s15, s11, s14
 800340c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003410:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8003414:	1049      	asrs	r1, r1, #1
 8003416:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800341a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800341e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8003422:	ee37 6a65 	vsub.f32	s12, s14, s11
 8003426:	ee07 1a90 	vmov	s15, r1
 800342a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800342e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8003432:	ee15 7a10 	vmov	r7, s10
 8003436:	401f      	ands	r7, r3
 8003438:	ee06 7a90 	vmov	s13, r7
 800343c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8003440:	ee37 7a65 	vsub.f32	s14, s14, s11
 8003444:	ee65 7a05 	vmul.f32	s15, s10, s10
 8003448:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800344c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80035b4 <__ieee754_powf+0x3f4>
 8003450:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80035b8 <__ieee754_powf+0x3f8>
 8003454:	eee7 5a87 	vfma.f32	s11, s15, s14
 8003458:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80035bc <__ieee754_powf+0x3fc>
 800345c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8003460:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8003590 <__ieee754_powf+0x3d0>
 8003464:	eee7 5a27 	vfma.f32	s11, s14, s15
 8003468:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80035c0 <__ieee754_powf+0x400>
 800346c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8003470:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80035c4 <__ieee754_powf+0x404>
 8003474:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003478:	eee7 5a27 	vfma.f32	s11, s14, s15
 800347c:	ee35 7a26 	vadd.f32	s14, s10, s13
 8003480:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8003484:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003488:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800348c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8003490:	eef0 5a67 	vmov.f32	s11, s15
 8003494:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8003498:	ee75 5a87 	vadd.f32	s11, s11, s14
 800349c:	ee15 1a90 	vmov	r1, s11
 80034a0:	4019      	ands	r1, r3
 80034a2:	ee05 1a90 	vmov	s11, r1
 80034a6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80034aa:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80034ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b2:	ee67 7a85 	vmul.f32	s15, s15, s10
 80034b6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80034ba:	eeb0 6a67 	vmov.f32	s12, s15
 80034be:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80034c2:	ee16 1a10 	vmov	r1, s12
 80034c6:	4019      	ands	r1, r3
 80034c8:	ee06 1a10 	vmov	s12, r1
 80034cc:	eeb0 7a46 	vmov.f32	s14, s12
 80034d0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80034d4:	493c      	ldr	r1, [pc, #240]	@ (80035c8 <__ieee754_powf+0x408>)
 80034d6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80034da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80034de:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80035cc <__ieee754_powf+0x40c>
 80034e2:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80035d0 <__ieee754_powf+0x410>
 80034e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ea:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80035d4 <__ieee754_powf+0x414>
 80034ee:	eee6 7a07 	vfma.f32	s15, s12, s14
 80034f2:	ed91 7a00 	vldr	s14, [r1]
 80034f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80034fa:	ee07 2a10 	vmov	s14, r2
 80034fe:	4a36      	ldr	r2, [pc, #216]	@ (80035d8 <__ieee754_powf+0x418>)
 8003500:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8003504:	eeb0 7a67 	vmov.f32	s14, s15
 8003508:	eea6 7a25 	vfma.f32	s14, s12, s11
 800350c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8003510:	ed92 5a00 	vldr	s10, [r2]
 8003514:	ee37 7a05 	vadd.f32	s14, s14, s10
 8003518:	ee37 7a26 	vadd.f32	s14, s14, s13
 800351c:	ee17 2a10 	vmov	r2, s14
 8003520:	401a      	ands	r2, r3
 8003522:	ee07 2a10 	vmov	s14, r2
 8003526:	ee77 6a66 	vsub.f32	s13, s14, s13
 800352a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800352e:	eee6 6a65 	vfms.f32	s13, s12, s11
 8003532:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003536:	e715      	b.n	8003364 <__ieee754_powf+0x1a4>
 8003538:	2601      	movs	r6, #1
 800353a:	e75d      	b.n	80033f8 <__ieee754_powf+0x238>
 800353c:	d152      	bne.n	80035e4 <__ieee754_powf+0x424>
 800353e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80035dc <__ieee754_powf+0x41c>
 8003542:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003546:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800354a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800354e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003552:	f73f af29 	bgt.w	80033a8 <__ieee754_powf+0x1e8>
 8003556:	2386      	movs	r3, #134	@ 0x86
 8003558:	e048      	b.n	80035ec <__ieee754_powf+0x42c>
 800355a:	4a21      	ldr	r2, [pc, #132]	@ (80035e0 <__ieee754_powf+0x420>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d907      	bls.n	8003570 <__ieee754_powf+0x3b0>
 8003560:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003568:	bf4c      	ite	mi
 800356a:	2001      	movmi	r0, #1
 800356c:	2000      	movpl	r0, #0
 800356e:	e6c7      	b.n	8003300 <__ieee754_powf+0x140>
 8003570:	d138      	bne.n	80035e4 <__ieee754_powf+0x424>
 8003572:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003576:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800357a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357e:	dbea      	blt.n	8003556 <__ieee754_powf+0x396>
 8003580:	e7ee      	b.n	8003560 <__ieee754_powf+0x3a0>
 8003582:	bf00      	nop
 8003584:	00000000 	.word	0x00000000
 8003588:	3f7ffff3 	.word	0x3f7ffff3
 800358c:	3f800007 	.word	0x3f800007
 8003590:	3eaaaaab 	.word	0x3eaaaaab
 8003594:	3fb8aa00 	.word	0x3fb8aa00
 8003598:	3fb8aa3b 	.word	0x3fb8aa3b
 800359c:	36eca570 	.word	0x36eca570
 80035a0:	4b800000 	.word	0x4b800000
 80035a4:	001cc471 	.word	0x001cc471
 80035a8:	005db3d6 	.word	0x005db3d6
 80035ac:	080063bc 	.word	0x080063bc
 80035b0:	fffff000 	.word	0xfffff000
 80035b4:	3e6c3255 	.word	0x3e6c3255
 80035b8:	3e53f142 	.word	0x3e53f142
 80035bc:	3e8ba305 	.word	0x3e8ba305
 80035c0:	3edb6db7 	.word	0x3edb6db7
 80035c4:	3f19999a 	.word	0x3f19999a
 80035c8:	080063ac 	.word	0x080063ac
 80035cc:	3f76384f 	.word	0x3f76384f
 80035d0:	3f763800 	.word	0x3f763800
 80035d4:	369dc3a0 	.word	0x369dc3a0
 80035d8:	080063b4 	.word	0x080063b4
 80035dc:	3338aa3c 	.word	0x3338aa3c
 80035e0:	43160000 	.word	0x43160000
 80035e4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80035e8:	d96f      	bls.n	80036ca <__ieee754_powf+0x50a>
 80035ea:	15db      	asrs	r3, r3, #23
 80035ec:	3b7e      	subs	r3, #126	@ 0x7e
 80035ee:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80035f2:	4118      	asrs	r0, r3
 80035f4:	4408      	add	r0, r1
 80035f6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80035fa:	4a4e      	ldr	r2, [pc, #312]	@ (8003734 <__ieee754_powf+0x574>)
 80035fc:	3b7f      	subs	r3, #127	@ 0x7f
 80035fe:	411a      	asrs	r2, r3
 8003600:	4002      	ands	r2, r0
 8003602:	ee07 2a10 	vmov	s14, r2
 8003606:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800360a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800360e:	f1c3 0317 	rsb	r3, r3, #23
 8003612:	4118      	asrs	r0, r3
 8003614:	2900      	cmp	r1, #0
 8003616:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800361a:	bfb8      	it	lt
 800361c:	4240      	neglt	r0, r0
 800361e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8003622:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8003738 <__ieee754_powf+0x578>
 8003626:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800373c <__ieee754_powf+0x57c>
 800362a:	ee16 3a90 	vmov	r3, s13
 800362e:	f36f 030b 	bfc	r3, #0, #12
 8003632:	ee06 3a90 	vmov	s13, r3
 8003636:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800363a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800363e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8003642:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8003740 <__ieee754_powf+0x580>
 8003646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800364a:	eee0 7a87 	vfma.f32	s15, s1, s14
 800364e:	eeb0 7a67 	vmov.f32	s14, s15
 8003652:	eea6 7a86 	vfma.f32	s14, s13, s12
 8003656:	eef0 5a47 	vmov.f32	s11, s14
 800365a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800365e:	ee67 6a07 	vmul.f32	s13, s14, s14
 8003662:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003666:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8003744 <__ieee754_powf+0x584>
 800366a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8003748 <__ieee754_powf+0x588>
 800366e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8003672:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800374c <__ieee754_powf+0x58c>
 8003676:	eee6 5a26 	vfma.f32	s11, s12, s13
 800367a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8003750 <__ieee754_powf+0x590>
 800367e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8003682:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003754 <__ieee754_powf+0x594>
 8003686:	eee6 5a26 	vfma.f32	s11, s12, s13
 800368a:	eeb0 6a47 	vmov.f32	s12, s14
 800368e:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8003692:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003696:	ee67 5a06 	vmul.f32	s11, s14, s12
 800369a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800369e:	eee7 7a27 	vfma.f32	s15, s14, s15
 80036a2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80036a6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80036aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 80036b2:	ee10 3a10 	vmov	r3, s0
 80036b6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80036ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036be:	da06      	bge.n	80036ce <__ieee754_powf+0x50e>
 80036c0:	f000 f854 	bl	800376c <scalbnf>
 80036c4:	ee20 0a08 	vmul.f32	s0, s0, s16
 80036c8:	e592      	b.n	80031f0 <__ieee754_powf+0x30>
 80036ca:	2000      	movs	r0, #0
 80036cc:	e7a7      	b.n	800361e <__ieee754_powf+0x45e>
 80036ce:	ee00 3a10 	vmov	s0, r3
 80036d2:	e7f7      	b.n	80036c4 <__ieee754_powf+0x504>
 80036d4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80036d8:	e58a      	b.n	80031f0 <__ieee754_powf+0x30>
 80036da:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8003758 <__ieee754_powf+0x598>
 80036de:	e587      	b.n	80031f0 <__ieee754_powf+0x30>
 80036e0:	eeb0 0a48 	vmov.f32	s0, s16
 80036e4:	e584      	b.n	80031f0 <__ieee754_powf+0x30>
 80036e6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80036ea:	f43f adbb 	beq.w	8003264 <__ieee754_powf+0xa4>
 80036ee:	2502      	movs	r5, #2
 80036f0:	eeb0 0a48 	vmov.f32	s0, s16
 80036f4:	f000 f832 	bl	800375c <fabsf>
 80036f8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80036fc:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8003700:	4647      	mov	r7, r8
 8003702:	d003      	beq.n	800370c <__ieee754_powf+0x54c>
 8003704:	f1b8 0f00 	cmp.w	r8, #0
 8003708:	f47f addb 	bne.w	80032c2 <__ieee754_powf+0x102>
 800370c:	2c00      	cmp	r4, #0
 800370e:	bfbc      	itt	lt
 8003710:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8003714:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8003718:	2e00      	cmp	r6, #0
 800371a:	f6bf ad69 	bge.w	80031f0 <__ieee754_powf+0x30>
 800371e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8003722:	ea58 0805 	orrs.w	r8, r8, r5
 8003726:	f47f adc7 	bne.w	80032b8 <__ieee754_powf+0xf8>
 800372a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800372e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8003732:	e55d      	b.n	80031f0 <__ieee754_powf+0x30>
 8003734:	ff800000 	.word	0xff800000
 8003738:	3f317218 	.word	0x3f317218
 800373c:	3f317200 	.word	0x3f317200
 8003740:	35bfbe8c 	.word	0x35bfbe8c
 8003744:	b5ddea0e 	.word	0xb5ddea0e
 8003748:	3331bb4c 	.word	0x3331bb4c
 800374c:	388ab355 	.word	0x388ab355
 8003750:	bb360b61 	.word	0xbb360b61
 8003754:	3e2aaaab 	.word	0x3e2aaaab
 8003758:	00000000 	.word	0x00000000

0800375c <fabsf>:
 800375c:	ee10 3a10 	vmov	r3, s0
 8003760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003764:	ee00 3a10 	vmov	s0, r3
 8003768:	4770      	bx	lr
	...

0800376c <scalbnf>:
 800376c:	ee10 3a10 	vmov	r3, s0
 8003770:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003774:	d02b      	beq.n	80037ce <scalbnf+0x62>
 8003776:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800377a:	d302      	bcc.n	8003782 <scalbnf+0x16>
 800377c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003780:	4770      	bx	lr
 8003782:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8003786:	d123      	bne.n	80037d0 <scalbnf+0x64>
 8003788:	4b24      	ldr	r3, [pc, #144]	@ (800381c <scalbnf+0xb0>)
 800378a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003820 <scalbnf+0xb4>
 800378e:	4298      	cmp	r0, r3
 8003790:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003794:	db17      	blt.n	80037c6 <scalbnf+0x5a>
 8003796:	ee10 3a10 	vmov	r3, s0
 800379a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800379e:	3a19      	subs	r2, #25
 80037a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80037a4:	4288      	cmp	r0, r1
 80037a6:	dd15      	ble.n	80037d4 <scalbnf+0x68>
 80037a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8003824 <scalbnf+0xb8>
 80037ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8003828 <scalbnf+0xbc>
 80037b0:	ee10 3a10 	vmov	r3, s0
 80037b4:	eeb0 7a67 	vmov.f32	s14, s15
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bfb8      	it	lt
 80037bc:	eef0 7a66 	vmovlt.f32	s15, s13
 80037c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80037c4:	4770      	bx	lr
 80037c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800382c <scalbnf+0xc0>
 80037ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80037ce:	4770      	bx	lr
 80037d0:	0dd2      	lsrs	r2, r2, #23
 80037d2:	e7e5      	b.n	80037a0 <scalbnf+0x34>
 80037d4:	4410      	add	r0, r2
 80037d6:	28fe      	cmp	r0, #254	@ 0xfe
 80037d8:	dce6      	bgt.n	80037a8 <scalbnf+0x3c>
 80037da:	2800      	cmp	r0, #0
 80037dc:	dd06      	ble.n	80037ec <scalbnf+0x80>
 80037de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80037e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80037e6:	ee00 3a10 	vmov	s0, r3
 80037ea:	4770      	bx	lr
 80037ec:	f110 0f16 	cmn.w	r0, #22
 80037f0:	da09      	bge.n	8003806 <scalbnf+0x9a>
 80037f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800382c <scalbnf+0xc0>
 80037f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003830 <scalbnf+0xc4>
 80037fa:	ee10 3a10 	vmov	r3, s0
 80037fe:	eeb0 7a67 	vmov.f32	s14, s15
 8003802:	2b00      	cmp	r3, #0
 8003804:	e7d9      	b.n	80037ba <scalbnf+0x4e>
 8003806:	3019      	adds	r0, #25
 8003808:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800380c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003810:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003834 <scalbnf+0xc8>
 8003814:	ee07 3a90 	vmov	s15, r3
 8003818:	e7d7      	b.n	80037ca <scalbnf+0x5e>
 800381a:	bf00      	nop
 800381c:	ffff3cb0 	.word	0xffff3cb0
 8003820:	4c000000 	.word	0x4c000000
 8003824:	7149f2ca 	.word	0x7149f2ca
 8003828:	f149f2ca 	.word	0xf149f2ca
 800382c:	0da24260 	.word	0x0da24260
 8003830:	8da24260 	.word	0x8da24260
 8003834:	33000000 	.word	0x33000000

08003838 <with_errnof>:
 8003838:	b510      	push	{r4, lr}
 800383a:	ed2d 8b02 	vpush	{d8}
 800383e:	eeb0 8a40 	vmov.f32	s16, s0
 8003842:	4604      	mov	r4, r0
 8003844:	f000 fde0 	bl	8004408 <__errno>
 8003848:	eeb0 0a48 	vmov.f32	s0, s16
 800384c:	ecbd 8b02 	vpop	{d8}
 8003850:	6004      	str	r4, [r0, #0]
 8003852:	bd10      	pop	{r4, pc}

08003854 <xflowf>:
 8003854:	b130      	cbz	r0, 8003864 <xflowf+0x10>
 8003856:	eef1 7a40 	vneg.f32	s15, s0
 800385a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800385e:	2022      	movs	r0, #34	@ 0x22
 8003860:	f7ff bfea 	b.w	8003838 <with_errnof>
 8003864:	eef0 7a40 	vmov.f32	s15, s0
 8003868:	e7f7      	b.n	800385a <xflowf+0x6>
	...

0800386c <__math_uflowf>:
 800386c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003874 <__math_uflowf+0x8>
 8003870:	f7ff bff0 	b.w	8003854 <xflowf>
 8003874:	10000000 	.word	0x10000000

08003878 <__math_oflowf>:
 8003878:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003880 <__math_oflowf+0x8>
 800387c:	f7ff bfea 	b.w	8003854 <xflowf>
 8003880:	70000000 	.word	0x70000000

08003884 <__ieee754_sqrtf>:
 8003884:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8003888:	4770      	bx	lr

0800388a <__cvt>:
 800388a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800388e:	ec57 6b10 	vmov	r6, r7, d0
 8003892:	2f00      	cmp	r7, #0
 8003894:	460c      	mov	r4, r1
 8003896:	4619      	mov	r1, r3
 8003898:	463b      	mov	r3, r7
 800389a:	bfbb      	ittet	lt
 800389c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80038a0:	461f      	movlt	r7, r3
 80038a2:	2300      	movge	r3, #0
 80038a4:	232d      	movlt	r3, #45	@ 0x2d
 80038a6:	700b      	strb	r3, [r1, #0]
 80038a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80038aa:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80038ae:	4691      	mov	r9, r2
 80038b0:	f023 0820 	bic.w	r8, r3, #32
 80038b4:	bfbc      	itt	lt
 80038b6:	4632      	movlt	r2, r6
 80038b8:	4616      	movlt	r6, r2
 80038ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80038be:	d005      	beq.n	80038cc <__cvt+0x42>
 80038c0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80038c4:	d100      	bne.n	80038c8 <__cvt+0x3e>
 80038c6:	3401      	adds	r4, #1
 80038c8:	2102      	movs	r1, #2
 80038ca:	e000      	b.n	80038ce <__cvt+0x44>
 80038cc:	2103      	movs	r1, #3
 80038ce:	ab03      	add	r3, sp, #12
 80038d0:	9301      	str	r3, [sp, #4]
 80038d2:	ab02      	add	r3, sp, #8
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	ec47 6b10 	vmov	d0, r6, r7
 80038da:	4653      	mov	r3, sl
 80038dc:	4622      	mov	r2, r4
 80038de:	f000 fe4b 	bl	8004578 <_dtoa_r>
 80038e2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80038e6:	4605      	mov	r5, r0
 80038e8:	d119      	bne.n	800391e <__cvt+0x94>
 80038ea:	f019 0f01 	tst.w	r9, #1
 80038ee:	d00e      	beq.n	800390e <__cvt+0x84>
 80038f0:	eb00 0904 	add.w	r9, r0, r4
 80038f4:	2200      	movs	r2, #0
 80038f6:	2300      	movs	r3, #0
 80038f8:	4630      	mov	r0, r6
 80038fa:	4639      	mov	r1, r7
 80038fc:	f7fd f8ec 	bl	8000ad8 <__aeabi_dcmpeq>
 8003900:	b108      	cbz	r0, 8003906 <__cvt+0x7c>
 8003902:	f8cd 900c 	str.w	r9, [sp, #12]
 8003906:	2230      	movs	r2, #48	@ 0x30
 8003908:	9b03      	ldr	r3, [sp, #12]
 800390a:	454b      	cmp	r3, r9
 800390c:	d31e      	bcc.n	800394c <__cvt+0xc2>
 800390e:	9b03      	ldr	r3, [sp, #12]
 8003910:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003912:	1b5b      	subs	r3, r3, r5
 8003914:	4628      	mov	r0, r5
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	b004      	add	sp, #16
 800391a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800391e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003922:	eb00 0904 	add.w	r9, r0, r4
 8003926:	d1e5      	bne.n	80038f4 <__cvt+0x6a>
 8003928:	7803      	ldrb	r3, [r0, #0]
 800392a:	2b30      	cmp	r3, #48	@ 0x30
 800392c:	d10a      	bne.n	8003944 <__cvt+0xba>
 800392e:	2200      	movs	r2, #0
 8003930:	2300      	movs	r3, #0
 8003932:	4630      	mov	r0, r6
 8003934:	4639      	mov	r1, r7
 8003936:	f7fd f8cf 	bl	8000ad8 <__aeabi_dcmpeq>
 800393a:	b918      	cbnz	r0, 8003944 <__cvt+0xba>
 800393c:	f1c4 0401 	rsb	r4, r4, #1
 8003940:	f8ca 4000 	str.w	r4, [sl]
 8003944:	f8da 3000 	ldr.w	r3, [sl]
 8003948:	4499      	add	r9, r3
 800394a:	e7d3      	b.n	80038f4 <__cvt+0x6a>
 800394c:	1c59      	adds	r1, r3, #1
 800394e:	9103      	str	r1, [sp, #12]
 8003950:	701a      	strb	r2, [r3, #0]
 8003952:	e7d9      	b.n	8003908 <__cvt+0x7e>

08003954 <__exponent>:
 8003954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003956:	2900      	cmp	r1, #0
 8003958:	bfba      	itte	lt
 800395a:	4249      	neglt	r1, r1
 800395c:	232d      	movlt	r3, #45	@ 0x2d
 800395e:	232b      	movge	r3, #43	@ 0x2b
 8003960:	2909      	cmp	r1, #9
 8003962:	7002      	strb	r2, [r0, #0]
 8003964:	7043      	strb	r3, [r0, #1]
 8003966:	dd29      	ble.n	80039bc <__exponent+0x68>
 8003968:	f10d 0307 	add.w	r3, sp, #7
 800396c:	461d      	mov	r5, r3
 800396e:	270a      	movs	r7, #10
 8003970:	461a      	mov	r2, r3
 8003972:	fbb1 f6f7 	udiv	r6, r1, r7
 8003976:	fb07 1416 	mls	r4, r7, r6, r1
 800397a:	3430      	adds	r4, #48	@ 0x30
 800397c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003980:	460c      	mov	r4, r1
 8003982:	2c63      	cmp	r4, #99	@ 0x63
 8003984:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003988:	4631      	mov	r1, r6
 800398a:	dcf1      	bgt.n	8003970 <__exponent+0x1c>
 800398c:	3130      	adds	r1, #48	@ 0x30
 800398e:	1e94      	subs	r4, r2, #2
 8003990:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003994:	1c41      	adds	r1, r0, #1
 8003996:	4623      	mov	r3, r4
 8003998:	42ab      	cmp	r3, r5
 800399a:	d30a      	bcc.n	80039b2 <__exponent+0x5e>
 800399c:	f10d 0309 	add.w	r3, sp, #9
 80039a0:	1a9b      	subs	r3, r3, r2
 80039a2:	42ac      	cmp	r4, r5
 80039a4:	bf88      	it	hi
 80039a6:	2300      	movhi	r3, #0
 80039a8:	3302      	adds	r3, #2
 80039aa:	4403      	add	r3, r0
 80039ac:	1a18      	subs	r0, r3, r0
 80039ae:	b003      	add	sp, #12
 80039b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80039b6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80039ba:	e7ed      	b.n	8003998 <__exponent+0x44>
 80039bc:	2330      	movs	r3, #48	@ 0x30
 80039be:	3130      	adds	r1, #48	@ 0x30
 80039c0:	7083      	strb	r3, [r0, #2]
 80039c2:	70c1      	strb	r1, [r0, #3]
 80039c4:	1d03      	adds	r3, r0, #4
 80039c6:	e7f1      	b.n	80039ac <__exponent+0x58>

080039c8 <_printf_float>:
 80039c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039cc:	b08d      	sub	sp, #52	@ 0x34
 80039ce:	460c      	mov	r4, r1
 80039d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80039d4:	4616      	mov	r6, r2
 80039d6:	461f      	mov	r7, r3
 80039d8:	4605      	mov	r5, r0
 80039da:	f000 fccb 	bl	8004374 <_localeconv_r>
 80039de:	6803      	ldr	r3, [r0, #0]
 80039e0:	9304      	str	r3, [sp, #16]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fc fc4c 	bl	8000280 <strlen>
 80039e8:	2300      	movs	r3, #0
 80039ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80039ec:	f8d8 3000 	ldr.w	r3, [r8]
 80039f0:	9005      	str	r0, [sp, #20]
 80039f2:	3307      	adds	r3, #7
 80039f4:	f023 0307 	bic.w	r3, r3, #7
 80039f8:	f103 0208 	add.w	r2, r3, #8
 80039fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003a00:	f8d4 b000 	ldr.w	fp, [r4]
 8003a04:	f8c8 2000 	str.w	r2, [r8]
 8003a08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a10:	9307      	str	r3, [sp, #28]
 8003a12:	f8cd 8018 	str.w	r8, [sp, #24]
 8003a16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a1e:	4b9c      	ldr	r3, [pc, #624]	@ (8003c90 <_printf_float+0x2c8>)
 8003a20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a24:	f7fd f88a 	bl	8000b3c <__aeabi_dcmpun>
 8003a28:	bb70      	cbnz	r0, 8003a88 <_printf_float+0xc0>
 8003a2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a2e:	4b98      	ldr	r3, [pc, #608]	@ (8003c90 <_printf_float+0x2c8>)
 8003a30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a34:	f7fd f864 	bl	8000b00 <__aeabi_dcmple>
 8003a38:	bb30      	cbnz	r0, 8003a88 <_printf_float+0xc0>
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	4640      	mov	r0, r8
 8003a40:	4649      	mov	r1, r9
 8003a42:	f7fd f853 	bl	8000aec <__aeabi_dcmplt>
 8003a46:	b110      	cbz	r0, 8003a4e <_printf_float+0x86>
 8003a48:	232d      	movs	r3, #45	@ 0x2d
 8003a4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a4e:	4a91      	ldr	r2, [pc, #580]	@ (8003c94 <_printf_float+0x2cc>)
 8003a50:	4b91      	ldr	r3, [pc, #580]	@ (8003c98 <_printf_float+0x2d0>)
 8003a52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003a56:	bf8c      	ite	hi
 8003a58:	4690      	movhi	r8, r2
 8003a5a:	4698      	movls	r8, r3
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	6123      	str	r3, [r4, #16]
 8003a60:	f02b 0304 	bic.w	r3, fp, #4
 8003a64:	6023      	str	r3, [r4, #0]
 8003a66:	f04f 0900 	mov.w	r9, #0
 8003a6a:	9700      	str	r7, [sp, #0]
 8003a6c:	4633      	mov	r3, r6
 8003a6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003a70:	4621      	mov	r1, r4
 8003a72:	4628      	mov	r0, r5
 8003a74:	f000 f9d2 	bl	8003e1c <_printf_common>
 8003a78:	3001      	adds	r0, #1
 8003a7a:	f040 808d 	bne.w	8003b98 <_printf_float+0x1d0>
 8003a7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a82:	b00d      	add	sp, #52	@ 0x34
 8003a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a88:	4642      	mov	r2, r8
 8003a8a:	464b      	mov	r3, r9
 8003a8c:	4640      	mov	r0, r8
 8003a8e:	4649      	mov	r1, r9
 8003a90:	f7fd f854 	bl	8000b3c <__aeabi_dcmpun>
 8003a94:	b140      	cbz	r0, 8003aa8 <_printf_float+0xe0>
 8003a96:	464b      	mov	r3, r9
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	bfbc      	itt	lt
 8003a9c:	232d      	movlt	r3, #45	@ 0x2d
 8003a9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8003c9c <_printf_float+0x2d4>)
 8003aa4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ca0 <_printf_float+0x2d8>)
 8003aa6:	e7d4      	b.n	8003a52 <_printf_float+0x8a>
 8003aa8:	6863      	ldr	r3, [r4, #4]
 8003aaa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003aae:	9206      	str	r2, [sp, #24]
 8003ab0:	1c5a      	adds	r2, r3, #1
 8003ab2:	d13b      	bne.n	8003b2c <_printf_float+0x164>
 8003ab4:	2306      	movs	r3, #6
 8003ab6:	6063      	str	r3, [r4, #4]
 8003ab8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003abc:	2300      	movs	r3, #0
 8003abe:	6022      	str	r2, [r4, #0]
 8003ac0:	9303      	str	r3, [sp, #12]
 8003ac2:	ab0a      	add	r3, sp, #40	@ 0x28
 8003ac4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003ac8:	ab09      	add	r3, sp, #36	@ 0x24
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	6861      	ldr	r1, [r4, #4]
 8003ace:	ec49 8b10 	vmov	d0, r8, r9
 8003ad2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003ad6:	4628      	mov	r0, r5
 8003ad8:	f7ff fed7 	bl	800388a <__cvt>
 8003adc:	9b06      	ldr	r3, [sp, #24]
 8003ade:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003ae0:	2b47      	cmp	r3, #71	@ 0x47
 8003ae2:	4680      	mov	r8, r0
 8003ae4:	d129      	bne.n	8003b3a <_printf_float+0x172>
 8003ae6:	1cc8      	adds	r0, r1, #3
 8003ae8:	db02      	blt.n	8003af0 <_printf_float+0x128>
 8003aea:	6863      	ldr	r3, [r4, #4]
 8003aec:	4299      	cmp	r1, r3
 8003aee:	dd41      	ble.n	8003b74 <_printf_float+0x1ac>
 8003af0:	f1aa 0a02 	sub.w	sl, sl, #2
 8003af4:	fa5f fa8a 	uxtb.w	sl, sl
 8003af8:	3901      	subs	r1, #1
 8003afa:	4652      	mov	r2, sl
 8003afc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003b00:	9109      	str	r1, [sp, #36]	@ 0x24
 8003b02:	f7ff ff27 	bl	8003954 <__exponent>
 8003b06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003b08:	1813      	adds	r3, r2, r0
 8003b0a:	2a01      	cmp	r2, #1
 8003b0c:	4681      	mov	r9, r0
 8003b0e:	6123      	str	r3, [r4, #16]
 8003b10:	dc02      	bgt.n	8003b18 <_printf_float+0x150>
 8003b12:	6822      	ldr	r2, [r4, #0]
 8003b14:	07d2      	lsls	r2, r2, #31
 8003b16:	d501      	bpl.n	8003b1c <_printf_float+0x154>
 8003b18:	3301      	adds	r3, #1
 8003b1a:	6123      	str	r3, [r4, #16]
 8003b1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0a2      	beq.n	8003a6a <_printf_float+0xa2>
 8003b24:	232d      	movs	r3, #45	@ 0x2d
 8003b26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b2a:	e79e      	b.n	8003a6a <_printf_float+0xa2>
 8003b2c:	9a06      	ldr	r2, [sp, #24]
 8003b2e:	2a47      	cmp	r2, #71	@ 0x47
 8003b30:	d1c2      	bne.n	8003ab8 <_printf_float+0xf0>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1c0      	bne.n	8003ab8 <_printf_float+0xf0>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e7bd      	b.n	8003ab6 <_printf_float+0xee>
 8003b3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b3e:	d9db      	bls.n	8003af8 <_printf_float+0x130>
 8003b40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b44:	d118      	bne.n	8003b78 <_printf_float+0x1b0>
 8003b46:	2900      	cmp	r1, #0
 8003b48:	6863      	ldr	r3, [r4, #4]
 8003b4a:	dd0b      	ble.n	8003b64 <_printf_float+0x19c>
 8003b4c:	6121      	str	r1, [r4, #16]
 8003b4e:	b913      	cbnz	r3, 8003b56 <_printf_float+0x18e>
 8003b50:	6822      	ldr	r2, [r4, #0]
 8003b52:	07d0      	lsls	r0, r2, #31
 8003b54:	d502      	bpl.n	8003b5c <_printf_float+0x194>
 8003b56:	3301      	adds	r3, #1
 8003b58:	440b      	add	r3, r1
 8003b5a:	6123      	str	r3, [r4, #16]
 8003b5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003b5e:	f04f 0900 	mov.w	r9, #0
 8003b62:	e7db      	b.n	8003b1c <_printf_float+0x154>
 8003b64:	b913      	cbnz	r3, 8003b6c <_printf_float+0x1a4>
 8003b66:	6822      	ldr	r2, [r4, #0]
 8003b68:	07d2      	lsls	r2, r2, #31
 8003b6a:	d501      	bpl.n	8003b70 <_printf_float+0x1a8>
 8003b6c:	3302      	adds	r3, #2
 8003b6e:	e7f4      	b.n	8003b5a <_printf_float+0x192>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e7f2      	b.n	8003b5a <_printf_float+0x192>
 8003b74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b7a:	4299      	cmp	r1, r3
 8003b7c:	db05      	blt.n	8003b8a <_printf_float+0x1c2>
 8003b7e:	6823      	ldr	r3, [r4, #0]
 8003b80:	6121      	str	r1, [r4, #16]
 8003b82:	07d8      	lsls	r0, r3, #31
 8003b84:	d5ea      	bpl.n	8003b5c <_printf_float+0x194>
 8003b86:	1c4b      	adds	r3, r1, #1
 8003b88:	e7e7      	b.n	8003b5a <_printf_float+0x192>
 8003b8a:	2900      	cmp	r1, #0
 8003b8c:	bfd4      	ite	le
 8003b8e:	f1c1 0202 	rsble	r2, r1, #2
 8003b92:	2201      	movgt	r2, #1
 8003b94:	4413      	add	r3, r2
 8003b96:	e7e0      	b.n	8003b5a <_printf_float+0x192>
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	055a      	lsls	r2, r3, #21
 8003b9c:	d407      	bmi.n	8003bae <_printf_float+0x1e6>
 8003b9e:	6923      	ldr	r3, [r4, #16]
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	4631      	mov	r1, r6
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	47b8      	blx	r7
 8003ba8:	3001      	adds	r0, #1
 8003baa:	d12b      	bne.n	8003c04 <_printf_float+0x23c>
 8003bac:	e767      	b.n	8003a7e <_printf_float+0xb6>
 8003bae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003bb2:	f240 80dd 	bls.w	8003d70 <_printf_float+0x3a8>
 8003bb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f7fc ff8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003bc2:	2800      	cmp	r0, #0
 8003bc4:	d033      	beq.n	8003c2e <_printf_float+0x266>
 8003bc6:	4a37      	ldr	r2, [pc, #220]	@ (8003ca4 <_printf_float+0x2dc>)
 8003bc8:	2301      	movs	r3, #1
 8003bca:	4631      	mov	r1, r6
 8003bcc:	4628      	mov	r0, r5
 8003bce:	47b8      	blx	r7
 8003bd0:	3001      	adds	r0, #1
 8003bd2:	f43f af54 	beq.w	8003a7e <_printf_float+0xb6>
 8003bd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003bda:	4543      	cmp	r3, r8
 8003bdc:	db02      	blt.n	8003be4 <_printf_float+0x21c>
 8003bde:	6823      	ldr	r3, [r4, #0]
 8003be0:	07d8      	lsls	r0, r3, #31
 8003be2:	d50f      	bpl.n	8003c04 <_printf_float+0x23c>
 8003be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003be8:	4631      	mov	r1, r6
 8003bea:	4628      	mov	r0, r5
 8003bec:	47b8      	blx	r7
 8003bee:	3001      	adds	r0, #1
 8003bf0:	f43f af45 	beq.w	8003a7e <_printf_float+0xb6>
 8003bf4:	f04f 0900 	mov.w	r9, #0
 8003bf8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003bfc:	f104 0a1a 	add.w	sl, r4, #26
 8003c00:	45c8      	cmp	r8, r9
 8003c02:	dc09      	bgt.n	8003c18 <_printf_float+0x250>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	079b      	lsls	r3, r3, #30
 8003c08:	f100 8103 	bmi.w	8003e12 <_printf_float+0x44a>
 8003c0c:	68e0      	ldr	r0, [r4, #12]
 8003c0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c10:	4298      	cmp	r0, r3
 8003c12:	bfb8      	it	lt
 8003c14:	4618      	movlt	r0, r3
 8003c16:	e734      	b.n	8003a82 <_printf_float+0xba>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	4652      	mov	r2, sl
 8003c1c:	4631      	mov	r1, r6
 8003c1e:	4628      	mov	r0, r5
 8003c20:	47b8      	blx	r7
 8003c22:	3001      	adds	r0, #1
 8003c24:	f43f af2b 	beq.w	8003a7e <_printf_float+0xb6>
 8003c28:	f109 0901 	add.w	r9, r9, #1
 8003c2c:	e7e8      	b.n	8003c00 <_printf_float+0x238>
 8003c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	dc39      	bgt.n	8003ca8 <_printf_float+0x2e0>
 8003c34:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca4 <_printf_float+0x2dc>)
 8003c36:	2301      	movs	r3, #1
 8003c38:	4631      	mov	r1, r6
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	47b8      	blx	r7
 8003c3e:	3001      	adds	r0, #1
 8003c40:	f43f af1d 	beq.w	8003a7e <_printf_float+0xb6>
 8003c44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003c48:	ea59 0303 	orrs.w	r3, r9, r3
 8003c4c:	d102      	bne.n	8003c54 <_printf_float+0x28c>
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	07d9      	lsls	r1, r3, #31
 8003c52:	d5d7      	bpl.n	8003c04 <_printf_float+0x23c>
 8003c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c58:	4631      	mov	r1, r6
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	47b8      	blx	r7
 8003c5e:	3001      	adds	r0, #1
 8003c60:	f43f af0d 	beq.w	8003a7e <_printf_float+0xb6>
 8003c64:	f04f 0a00 	mov.w	sl, #0
 8003c68:	f104 0b1a 	add.w	fp, r4, #26
 8003c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c6e:	425b      	negs	r3, r3
 8003c70:	4553      	cmp	r3, sl
 8003c72:	dc01      	bgt.n	8003c78 <_printf_float+0x2b0>
 8003c74:	464b      	mov	r3, r9
 8003c76:	e793      	b.n	8003ba0 <_printf_float+0x1d8>
 8003c78:	2301      	movs	r3, #1
 8003c7a:	465a      	mov	r2, fp
 8003c7c:	4631      	mov	r1, r6
 8003c7e:	4628      	mov	r0, r5
 8003c80:	47b8      	blx	r7
 8003c82:	3001      	adds	r0, #1
 8003c84:	f43f aefb 	beq.w	8003a7e <_printf_float+0xb6>
 8003c88:	f10a 0a01 	add.w	sl, sl, #1
 8003c8c:	e7ee      	b.n	8003c6c <_printf_float+0x2a4>
 8003c8e:	bf00      	nop
 8003c90:	7fefffff 	.word	0x7fefffff
 8003c94:	0800623e 	.word	0x0800623e
 8003c98:	0800623a 	.word	0x0800623a
 8003c9c:	08006246 	.word	0x08006246
 8003ca0:	08006242 	.word	0x08006242
 8003ca4:	0800624a 	.word	0x0800624a
 8003ca8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003caa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003cae:	4553      	cmp	r3, sl
 8003cb0:	bfa8      	it	ge
 8003cb2:	4653      	movge	r3, sl
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	4699      	mov	r9, r3
 8003cb8:	dc36      	bgt.n	8003d28 <_printf_float+0x360>
 8003cba:	f04f 0b00 	mov.w	fp, #0
 8003cbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cc2:	f104 021a 	add.w	r2, r4, #26
 8003cc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003cc8:	9306      	str	r3, [sp, #24]
 8003cca:	eba3 0309 	sub.w	r3, r3, r9
 8003cce:	455b      	cmp	r3, fp
 8003cd0:	dc31      	bgt.n	8003d36 <_printf_float+0x36e>
 8003cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cd4:	459a      	cmp	sl, r3
 8003cd6:	dc3a      	bgt.n	8003d4e <_printf_float+0x386>
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	07da      	lsls	r2, r3, #31
 8003cdc:	d437      	bmi.n	8003d4e <_printf_float+0x386>
 8003cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ce0:	ebaa 0903 	sub.w	r9, sl, r3
 8003ce4:	9b06      	ldr	r3, [sp, #24]
 8003ce6:	ebaa 0303 	sub.w	r3, sl, r3
 8003cea:	4599      	cmp	r9, r3
 8003cec:	bfa8      	it	ge
 8003cee:	4699      	movge	r9, r3
 8003cf0:	f1b9 0f00 	cmp.w	r9, #0
 8003cf4:	dc33      	bgt.n	8003d5e <_printf_float+0x396>
 8003cf6:	f04f 0800 	mov.w	r8, #0
 8003cfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cfe:	f104 0b1a 	add.w	fp, r4, #26
 8003d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d04:	ebaa 0303 	sub.w	r3, sl, r3
 8003d08:	eba3 0309 	sub.w	r3, r3, r9
 8003d0c:	4543      	cmp	r3, r8
 8003d0e:	f77f af79 	ble.w	8003c04 <_printf_float+0x23c>
 8003d12:	2301      	movs	r3, #1
 8003d14:	465a      	mov	r2, fp
 8003d16:	4631      	mov	r1, r6
 8003d18:	4628      	mov	r0, r5
 8003d1a:	47b8      	blx	r7
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	f43f aeae 	beq.w	8003a7e <_printf_float+0xb6>
 8003d22:	f108 0801 	add.w	r8, r8, #1
 8003d26:	e7ec      	b.n	8003d02 <_printf_float+0x33a>
 8003d28:	4642      	mov	r2, r8
 8003d2a:	4631      	mov	r1, r6
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	47b8      	blx	r7
 8003d30:	3001      	adds	r0, #1
 8003d32:	d1c2      	bne.n	8003cba <_printf_float+0x2f2>
 8003d34:	e6a3      	b.n	8003a7e <_printf_float+0xb6>
 8003d36:	2301      	movs	r3, #1
 8003d38:	4631      	mov	r1, r6
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	9206      	str	r2, [sp, #24]
 8003d3e:	47b8      	blx	r7
 8003d40:	3001      	adds	r0, #1
 8003d42:	f43f ae9c 	beq.w	8003a7e <_printf_float+0xb6>
 8003d46:	9a06      	ldr	r2, [sp, #24]
 8003d48:	f10b 0b01 	add.w	fp, fp, #1
 8003d4c:	e7bb      	b.n	8003cc6 <_printf_float+0x2fe>
 8003d4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d52:	4631      	mov	r1, r6
 8003d54:	4628      	mov	r0, r5
 8003d56:	47b8      	blx	r7
 8003d58:	3001      	adds	r0, #1
 8003d5a:	d1c0      	bne.n	8003cde <_printf_float+0x316>
 8003d5c:	e68f      	b.n	8003a7e <_printf_float+0xb6>
 8003d5e:	9a06      	ldr	r2, [sp, #24]
 8003d60:	464b      	mov	r3, r9
 8003d62:	4442      	add	r2, r8
 8003d64:	4631      	mov	r1, r6
 8003d66:	4628      	mov	r0, r5
 8003d68:	47b8      	blx	r7
 8003d6a:	3001      	adds	r0, #1
 8003d6c:	d1c3      	bne.n	8003cf6 <_printf_float+0x32e>
 8003d6e:	e686      	b.n	8003a7e <_printf_float+0xb6>
 8003d70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d74:	f1ba 0f01 	cmp.w	sl, #1
 8003d78:	dc01      	bgt.n	8003d7e <_printf_float+0x3b6>
 8003d7a:	07db      	lsls	r3, r3, #31
 8003d7c:	d536      	bpl.n	8003dec <_printf_float+0x424>
 8003d7e:	2301      	movs	r3, #1
 8003d80:	4642      	mov	r2, r8
 8003d82:	4631      	mov	r1, r6
 8003d84:	4628      	mov	r0, r5
 8003d86:	47b8      	blx	r7
 8003d88:	3001      	adds	r0, #1
 8003d8a:	f43f ae78 	beq.w	8003a7e <_printf_float+0xb6>
 8003d8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d92:	4631      	mov	r1, r6
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b8      	blx	r7
 8003d98:	3001      	adds	r0, #1
 8003d9a:	f43f ae70 	beq.w	8003a7e <_printf_float+0xb6>
 8003d9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003da2:	2200      	movs	r2, #0
 8003da4:	2300      	movs	r3, #0
 8003da6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003daa:	f7fc fe95 	bl	8000ad8 <__aeabi_dcmpeq>
 8003dae:	b9c0      	cbnz	r0, 8003de2 <_printf_float+0x41a>
 8003db0:	4653      	mov	r3, sl
 8003db2:	f108 0201 	add.w	r2, r8, #1
 8003db6:	4631      	mov	r1, r6
 8003db8:	4628      	mov	r0, r5
 8003dba:	47b8      	blx	r7
 8003dbc:	3001      	adds	r0, #1
 8003dbe:	d10c      	bne.n	8003dda <_printf_float+0x412>
 8003dc0:	e65d      	b.n	8003a7e <_printf_float+0xb6>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	465a      	mov	r2, fp
 8003dc6:	4631      	mov	r1, r6
 8003dc8:	4628      	mov	r0, r5
 8003dca:	47b8      	blx	r7
 8003dcc:	3001      	adds	r0, #1
 8003dce:	f43f ae56 	beq.w	8003a7e <_printf_float+0xb6>
 8003dd2:	f108 0801 	add.w	r8, r8, #1
 8003dd6:	45d0      	cmp	r8, sl
 8003dd8:	dbf3      	blt.n	8003dc2 <_printf_float+0x3fa>
 8003dda:	464b      	mov	r3, r9
 8003ddc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003de0:	e6df      	b.n	8003ba2 <_printf_float+0x1da>
 8003de2:	f04f 0800 	mov.w	r8, #0
 8003de6:	f104 0b1a 	add.w	fp, r4, #26
 8003dea:	e7f4      	b.n	8003dd6 <_printf_float+0x40e>
 8003dec:	2301      	movs	r3, #1
 8003dee:	4642      	mov	r2, r8
 8003df0:	e7e1      	b.n	8003db6 <_printf_float+0x3ee>
 8003df2:	2301      	movs	r3, #1
 8003df4:	464a      	mov	r2, r9
 8003df6:	4631      	mov	r1, r6
 8003df8:	4628      	mov	r0, r5
 8003dfa:	47b8      	blx	r7
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	f43f ae3e 	beq.w	8003a7e <_printf_float+0xb6>
 8003e02:	f108 0801 	add.w	r8, r8, #1
 8003e06:	68e3      	ldr	r3, [r4, #12]
 8003e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003e0a:	1a5b      	subs	r3, r3, r1
 8003e0c:	4543      	cmp	r3, r8
 8003e0e:	dcf0      	bgt.n	8003df2 <_printf_float+0x42a>
 8003e10:	e6fc      	b.n	8003c0c <_printf_float+0x244>
 8003e12:	f04f 0800 	mov.w	r8, #0
 8003e16:	f104 0919 	add.w	r9, r4, #25
 8003e1a:	e7f4      	b.n	8003e06 <_printf_float+0x43e>

08003e1c <_printf_common>:
 8003e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	4616      	mov	r6, r2
 8003e22:	4698      	mov	r8, r3
 8003e24:	688a      	ldr	r2, [r1, #8]
 8003e26:	690b      	ldr	r3, [r1, #16]
 8003e28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	bfb8      	it	lt
 8003e30:	4613      	movlt	r3, r2
 8003e32:	6033      	str	r3, [r6, #0]
 8003e34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e38:	4607      	mov	r7, r0
 8003e3a:	460c      	mov	r4, r1
 8003e3c:	b10a      	cbz	r2, 8003e42 <_printf_common+0x26>
 8003e3e:	3301      	adds	r3, #1
 8003e40:	6033      	str	r3, [r6, #0]
 8003e42:	6823      	ldr	r3, [r4, #0]
 8003e44:	0699      	lsls	r1, r3, #26
 8003e46:	bf42      	ittt	mi
 8003e48:	6833      	ldrmi	r3, [r6, #0]
 8003e4a:	3302      	addmi	r3, #2
 8003e4c:	6033      	strmi	r3, [r6, #0]
 8003e4e:	6825      	ldr	r5, [r4, #0]
 8003e50:	f015 0506 	ands.w	r5, r5, #6
 8003e54:	d106      	bne.n	8003e64 <_printf_common+0x48>
 8003e56:	f104 0a19 	add.w	sl, r4, #25
 8003e5a:	68e3      	ldr	r3, [r4, #12]
 8003e5c:	6832      	ldr	r2, [r6, #0]
 8003e5e:	1a9b      	subs	r3, r3, r2
 8003e60:	42ab      	cmp	r3, r5
 8003e62:	dc26      	bgt.n	8003eb2 <_printf_common+0x96>
 8003e64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e68:	6822      	ldr	r2, [r4, #0]
 8003e6a:	3b00      	subs	r3, #0
 8003e6c:	bf18      	it	ne
 8003e6e:	2301      	movne	r3, #1
 8003e70:	0692      	lsls	r2, r2, #26
 8003e72:	d42b      	bmi.n	8003ecc <_printf_common+0xb0>
 8003e74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e78:	4641      	mov	r1, r8
 8003e7a:	4638      	mov	r0, r7
 8003e7c:	47c8      	blx	r9
 8003e7e:	3001      	adds	r0, #1
 8003e80:	d01e      	beq.n	8003ec0 <_printf_common+0xa4>
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	6922      	ldr	r2, [r4, #16]
 8003e86:	f003 0306 	and.w	r3, r3, #6
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	bf02      	ittt	eq
 8003e8e:	68e5      	ldreq	r5, [r4, #12]
 8003e90:	6833      	ldreq	r3, [r6, #0]
 8003e92:	1aed      	subeq	r5, r5, r3
 8003e94:	68a3      	ldr	r3, [r4, #8]
 8003e96:	bf0c      	ite	eq
 8003e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e9c:	2500      	movne	r5, #0
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	bfc4      	itt	gt
 8003ea2:	1a9b      	subgt	r3, r3, r2
 8003ea4:	18ed      	addgt	r5, r5, r3
 8003ea6:	2600      	movs	r6, #0
 8003ea8:	341a      	adds	r4, #26
 8003eaa:	42b5      	cmp	r5, r6
 8003eac:	d11a      	bne.n	8003ee4 <_printf_common+0xc8>
 8003eae:	2000      	movs	r0, #0
 8003eb0:	e008      	b.n	8003ec4 <_printf_common+0xa8>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	4652      	mov	r2, sl
 8003eb6:	4641      	mov	r1, r8
 8003eb8:	4638      	mov	r0, r7
 8003eba:	47c8      	blx	r9
 8003ebc:	3001      	adds	r0, #1
 8003ebe:	d103      	bne.n	8003ec8 <_printf_common+0xac>
 8003ec0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec8:	3501      	adds	r5, #1
 8003eca:	e7c6      	b.n	8003e5a <_printf_common+0x3e>
 8003ecc:	18e1      	adds	r1, r4, r3
 8003ece:	1c5a      	adds	r2, r3, #1
 8003ed0:	2030      	movs	r0, #48	@ 0x30
 8003ed2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ed6:	4422      	add	r2, r4
 8003ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003edc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ee0:	3302      	adds	r3, #2
 8003ee2:	e7c7      	b.n	8003e74 <_printf_common+0x58>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	4622      	mov	r2, r4
 8003ee8:	4641      	mov	r1, r8
 8003eea:	4638      	mov	r0, r7
 8003eec:	47c8      	blx	r9
 8003eee:	3001      	adds	r0, #1
 8003ef0:	d0e6      	beq.n	8003ec0 <_printf_common+0xa4>
 8003ef2:	3601      	adds	r6, #1
 8003ef4:	e7d9      	b.n	8003eaa <_printf_common+0x8e>
	...

08003ef8 <_printf_i>:
 8003ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003efc:	7e0f      	ldrb	r7, [r1, #24]
 8003efe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f00:	2f78      	cmp	r7, #120	@ 0x78
 8003f02:	4691      	mov	r9, r2
 8003f04:	4680      	mov	r8, r0
 8003f06:	460c      	mov	r4, r1
 8003f08:	469a      	mov	sl, r3
 8003f0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f0e:	d807      	bhi.n	8003f20 <_printf_i+0x28>
 8003f10:	2f62      	cmp	r7, #98	@ 0x62
 8003f12:	d80a      	bhi.n	8003f2a <_printf_i+0x32>
 8003f14:	2f00      	cmp	r7, #0
 8003f16:	f000 80d1 	beq.w	80040bc <_printf_i+0x1c4>
 8003f1a:	2f58      	cmp	r7, #88	@ 0x58
 8003f1c:	f000 80b8 	beq.w	8004090 <_printf_i+0x198>
 8003f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f28:	e03a      	b.n	8003fa0 <_printf_i+0xa8>
 8003f2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f2e:	2b15      	cmp	r3, #21
 8003f30:	d8f6      	bhi.n	8003f20 <_printf_i+0x28>
 8003f32:	a101      	add	r1, pc, #4	@ (adr r1, 8003f38 <_printf_i+0x40>)
 8003f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f38:	08003f91 	.word	0x08003f91
 8003f3c:	08003fa5 	.word	0x08003fa5
 8003f40:	08003f21 	.word	0x08003f21
 8003f44:	08003f21 	.word	0x08003f21
 8003f48:	08003f21 	.word	0x08003f21
 8003f4c:	08003f21 	.word	0x08003f21
 8003f50:	08003fa5 	.word	0x08003fa5
 8003f54:	08003f21 	.word	0x08003f21
 8003f58:	08003f21 	.word	0x08003f21
 8003f5c:	08003f21 	.word	0x08003f21
 8003f60:	08003f21 	.word	0x08003f21
 8003f64:	080040a3 	.word	0x080040a3
 8003f68:	08003fcf 	.word	0x08003fcf
 8003f6c:	0800405d 	.word	0x0800405d
 8003f70:	08003f21 	.word	0x08003f21
 8003f74:	08003f21 	.word	0x08003f21
 8003f78:	080040c5 	.word	0x080040c5
 8003f7c:	08003f21 	.word	0x08003f21
 8003f80:	08003fcf 	.word	0x08003fcf
 8003f84:	08003f21 	.word	0x08003f21
 8003f88:	08003f21 	.word	0x08003f21
 8003f8c:	08004065 	.word	0x08004065
 8003f90:	6833      	ldr	r3, [r6, #0]
 8003f92:	1d1a      	adds	r2, r3, #4
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6032      	str	r2, [r6, #0]
 8003f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e09c      	b.n	80040de <_printf_i+0x1e6>
 8003fa4:	6833      	ldr	r3, [r6, #0]
 8003fa6:	6820      	ldr	r0, [r4, #0]
 8003fa8:	1d19      	adds	r1, r3, #4
 8003faa:	6031      	str	r1, [r6, #0]
 8003fac:	0606      	lsls	r6, r0, #24
 8003fae:	d501      	bpl.n	8003fb4 <_printf_i+0xbc>
 8003fb0:	681d      	ldr	r5, [r3, #0]
 8003fb2:	e003      	b.n	8003fbc <_printf_i+0xc4>
 8003fb4:	0645      	lsls	r5, r0, #25
 8003fb6:	d5fb      	bpl.n	8003fb0 <_printf_i+0xb8>
 8003fb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fbc:	2d00      	cmp	r5, #0
 8003fbe:	da03      	bge.n	8003fc8 <_printf_i+0xd0>
 8003fc0:	232d      	movs	r3, #45	@ 0x2d
 8003fc2:	426d      	negs	r5, r5
 8003fc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fc8:	4858      	ldr	r0, [pc, #352]	@ (800412c <_printf_i+0x234>)
 8003fca:	230a      	movs	r3, #10
 8003fcc:	e011      	b.n	8003ff2 <_printf_i+0xfa>
 8003fce:	6821      	ldr	r1, [r4, #0]
 8003fd0:	6833      	ldr	r3, [r6, #0]
 8003fd2:	0608      	lsls	r0, r1, #24
 8003fd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fd8:	d402      	bmi.n	8003fe0 <_printf_i+0xe8>
 8003fda:	0649      	lsls	r1, r1, #25
 8003fdc:	bf48      	it	mi
 8003fde:	b2ad      	uxthmi	r5, r5
 8003fe0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fe2:	4852      	ldr	r0, [pc, #328]	@ (800412c <_printf_i+0x234>)
 8003fe4:	6033      	str	r3, [r6, #0]
 8003fe6:	bf14      	ite	ne
 8003fe8:	230a      	movne	r3, #10
 8003fea:	2308      	moveq	r3, #8
 8003fec:	2100      	movs	r1, #0
 8003fee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ff2:	6866      	ldr	r6, [r4, #4]
 8003ff4:	60a6      	str	r6, [r4, #8]
 8003ff6:	2e00      	cmp	r6, #0
 8003ff8:	db05      	blt.n	8004006 <_printf_i+0x10e>
 8003ffa:	6821      	ldr	r1, [r4, #0]
 8003ffc:	432e      	orrs	r6, r5
 8003ffe:	f021 0104 	bic.w	r1, r1, #4
 8004002:	6021      	str	r1, [r4, #0]
 8004004:	d04b      	beq.n	800409e <_printf_i+0x1a6>
 8004006:	4616      	mov	r6, r2
 8004008:	fbb5 f1f3 	udiv	r1, r5, r3
 800400c:	fb03 5711 	mls	r7, r3, r1, r5
 8004010:	5dc7      	ldrb	r7, [r0, r7]
 8004012:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004016:	462f      	mov	r7, r5
 8004018:	42bb      	cmp	r3, r7
 800401a:	460d      	mov	r5, r1
 800401c:	d9f4      	bls.n	8004008 <_printf_i+0x110>
 800401e:	2b08      	cmp	r3, #8
 8004020:	d10b      	bne.n	800403a <_printf_i+0x142>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	07df      	lsls	r7, r3, #31
 8004026:	d508      	bpl.n	800403a <_printf_i+0x142>
 8004028:	6923      	ldr	r3, [r4, #16]
 800402a:	6861      	ldr	r1, [r4, #4]
 800402c:	4299      	cmp	r1, r3
 800402e:	bfde      	ittt	le
 8004030:	2330      	movle	r3, #48	@ 0x30
 8004032:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004036:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800403a:	1b92      	subs	r2, r2, r6
 800403c:	6122      	str	r2, [r4, #16]
 800403e:	f8cd a000 	str.w	sl, [sp]
 8004042:	464b      	mov	r3, r9
 8004044:	aa03      	add	r2, sp, #12
 8004046:	4621      	mov	r1, r4
 8004048:	4640      	mov	r0, r8
 800404a:	f7ff fee7 	bl	8003e1c <_printf_common>
 800404e:	3001      	adds	r0, #1
 8004050:	d14a      	bne.n	80040e8 <_printf_i+0x1f0>
 8004052:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004056:	b004      	add	sp, #16
 8004058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	f043 0320 	orr.w	r3, r3, #32
 8004062:	6023      	str	r3, [r4, #0]
 8004064:	4832      	ldr	r0, [pc, #200]	@ (8004130 <_printf_i+0x238>)
 8004066:	2778      	movs	r7, #120	@ 0x78
 8004068:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	6831      	ldr	r1, [r6, #0]
 8004070:	061f      	lsls	r7, r3, #24
 8004072:	f851 5b04 	ldr.w	r5, [r1], #4
 8004076:	d402      	bmi.n	800407e <_printf_i+0x186>
 8004078:	065f      	lsls	r7, r3, #25
 800407a:	bf48      	it	mi
 800407c:	b2ad      	uxthmi	r5, r5
 800407e:	6031      	str	r1, [r6, #0]
 8004080:	07d9      	lsls	r1, r3, #31
 8004082:	bf44      	itt	mi
 8004084:	f043 0320 	orrmi.w	r3, r3, #32
 8004088:	6023      	strmi	r3, [r4, #0]
 800408a:	b11d      	cbz	r5, 8004094 <_printf_i+0x19c>
 800408c:	2310      	movs	r3, #16
 800408e:	e7ad      	b.n	8003fec <_printf_i+0xf4>
 8004090:	4826      	ldr	r0, [pc, #152]	@ (800412c <_printf_i+0x234>)
 8004092:	e7e9      	b.n	8004068 <_printf_i+0x170>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	f023 0320 	bic.w	r3, r3, #32
 800409a:	6023      	str	r3, [r4, #0]
 800409c:	e7f6      	b.n	800408c <_printf_i+0x194>
 800409e:	4616      	mov	r6, r2
 80040a0:	e7bd      	b.n	800401e <_printf_i+0x126>
 80040a2:	6833      	ldr	r3, [r6, #0]
 80040a4:	6825      	ldr	r5, [r4, #0]
 80040a6:	6961      	ldr	r1, [r4, #20]
 80040a8:	1d18      	adds	r0, r3, #4
 80040aa:	6030      	str	r0, [r6, #0]
 80040ac:	062e      	lsls	r6, r5, #24
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	d501      	bpl.n	80040b6 <_printf_i+0x1be>
 80040b2:	6019      	str	r1, [r3, #0]
 80040b4:	e002      	b.n	80040bc <_printf_i+0x1c4>
 80040b6:	0668      	lsls	r0, r5, #25
 80040b8:	d5fb      	bpl.n	80040b2 <_printf_i+0x1ba>
 80040ba:	8019      	strh	r1, [r3, #0]
 80040bc:	2300      	movs	r3, #0
 80040be:	6123      	str	r3, [r4, #16]
 80040c0:	4616      	mov	r6, r2
 80040c2:	e7bc      	b.n	800403e <_printf_i+0x146>
 80040c4:	6833      	ldr	r3, [r6, #0]
 80040c6:	1d1a      	adds	r2, r3, #4
 80040c8:	6032      	str	r2, [r6, #0]
 80040ca:	681e      	ldr	r6, [r3, #0]
 80040cc:	6862      	ldr	r2, [r4, #4]
 80040ce:	2100      	movs	r1, #0
 80040d0:	4630      	mov	r0, r6
 80040d2:	f7fc f885 	bl	80001e0 <memchr>
 80040d6:	b108      	cbz	r0, 80040dc <_printf_i+0x1e4>
 80040d8:	1b80      	subs	r0, r0, r6
 80040da:	6060      	str	r0, [r4, #4]
 80040dc:	6863      	ldr	r3, [r4, #4]
 80040de:	6123      	str	r3, [r4, #16]
 80040e0:	2300      	movs	r3, #0
 80040e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040e6:	e7aa      	b.n	800403e <_printf_i+0x146>
 80040e8:	6923      	ldr	r3, [r4, #16]
 80040ea:	4632      	mov	r2, r6
 80040ec:	4649      	mov	r1, r9
 80040ee:	4640      	mov	r0, r8
 80040f0:	47d0      	blx	sl
 80040f2:	3001      	adds	r0, #1
 80040f4:	d0ad      	beq.n	8004052 <_printf_i+0x15a>
 80040f6:	6823      	ldr	r3, [r4, #0]
 80040f8:	079b      	lsls	r3, r3, #30
 80040fa:	d413      	bmi.n	8004124 <_printf_i+0x22c>
 80040fc:	68e0      	ldr	r0, [r4, #12]
 80040fe:	9b03      	ldr	r3, [sp, #12]
 8004100:	4298      	cmp	r0, r3
 8004102:	bfb8      	it	lt
 8004104:	4618      	movlt	r0, r3
 8004106:	e7a6      	b.n	8004056 <_printf_i+0x15e>
 8004108:	2301      	movs	r3, #1
 800410a:	4632      	mov	r2, r6
 800410c:	4649      	mov	r1, r9
 800410e:	4640      	mov	r0, r8
 8004110:	47d0      	blx	sl
 8004112:	3001      	adds	r0, #1
 8004114:	d09d      	beq.n	8004052 <_printf_i+0x15a>
 8004116:	3501      	adds	r5, #1
 8004118:	68e3      	ldr	r3, [r4, #12]
 800411a:	9903      	ldr	r1, [sp, #12]
 800411c:	1a5b      	subs	r3, r3, r1
 800411e:	42ab      	cmp	r3, r5
 8004120:	dcf2      	bgt.n	8004108 <_printf_i+0x210>
 8004122:	e7eb      	b.n	80040fc <_printf_i+0x204>
 8004124:	2500      	movs	r5, #0
 8004126:	f104 0619 	add.w	r6, r4, #25
 800412a:	e7f5      	b.n	8004118 <_printf_i+0x220>
 800412c:	0800624c 	.word	0x0800624c
 8004130:	0800625d 	.word	0x0800625d

08004134 <std>:
 8004134:	2300      	movs	r3, #0
 8004136:	b510      	push	{r4, lr}
 8004138:	4604      	mov	r4, r0
 800413a:	e9c0 3300 	strd	r3, r3, [r0]
 800413e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004142:	6083      	str	r3, [r0, #8]
 8004144:	8181      	strh	r1, [r0, #12]
 8004146:	6643      	str	r3, [r0, #100]	@ 0x64
 8004148:	81c2      	strh	r2, [r0, #14]
 800414a:	6183      	str	r3, [r0, #24]
 800414c:	4619      	mov	r1, r3
 800414e:	2208      	movs	r2, #8
 8004150:	305c      	adds	r0, #92	@ 0x5c
 8004152:	f000 f906 	bl	8004362 <memset>
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <std+0x58>)
 8004158:	6263      	str	r3, [r4, #36]	@ 0x24
 800415a:	4b0d      	ldr	r3, [pc, #52]	@ (8004190 <std+0x5c>)
 800415c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800415e:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <std+0x60>)
 8004160:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004162:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <std+0x64>)
 8004164:	6323      	str	r3, [r4, #48]	@ 0x30
 8004166:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <std+0x68>)
 8004168:	6224      	str	r4, [r4, #32]
 800416a:	429c      	cmp	r4, r3
 800416c:	d006      	beq.n	800417c <std+0x48>
 800416e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004172:	4294      	cmp	r4, r2
 8004174:	d002      	beq.n	800417c <std+0x48>
 8004176:	33d0      	adds	r3, #208	@ 0xd0
 8004178:	429c      	cmp	r4, r3
 800417a:	d105      	bne.n	8004188 <std+0x54>
 800417c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004184:	f000 b96a 	b.w	800445c <__retarget_lock_init_recursive>
 8004188:	bd10      	pop	{r4, pc}
 800418a:	bf00      	nop
 800418c:	080042dd 	.word	0x080042dd
 8004190:	080042ff 	.word	0x080042ff
 8004194:	08004337 	.word	0x08004337
 8004198:	0800435b 	.word	0x0800435b
 800419c:	200002f4 	.word	0x200002f4

080041a0 <stdio_exit_handler>:
 80041a0:	4a02      	ldr	r2, [pc, #8]	@ (80041ac <stdio_exit_handler+0xc>)
 80041a2:	4903      	ldr	r1, [pc, #12]	@ (80041b0 <stdio_exit_handler+0x10>)
 80041a4:	4803      	ldr	r0, [pc, #12]	@ (80041b4 <stdio_exit_handler+0x14>)
 80041a6:	f000 b869 	b.w	800427c <_fwalk_sglue>
 80041aa:	bf00      	nop
 80041ac:	20000014 	.word	0x20000014
 80041b0:	08005d99 	.word	0x08005d99
 80041b4:	20000024 	.word	0x20000024

080041b8 <cleanup_stdio>:
 80041b8:	6841      	ldr	r1, [r0, #4]
 80041ba:	4b0c      	ldr	r3, [pc, #48]	@ (80041ec <cleanup_stdio+0x34>)
 80041bc:	4299      	cmp	r1, r3
 80041be:	b510      	push	{r4, lr}
 80041c0:	4604      	mov	r4, r0
 80041c2:	d001      	beq.n	80041c8 <cleanup_stdio+0x10>
 80041c4:	f001 fde8 	bl	8005d98 <_fflush_r>
 80041c8:	68a1      	ldr	r1, [r4, #8]
 80041ca:	4b09      	ldr	r3, [pc, #36]	@ (80041f0 <cleanup_stdio+0x38>)
 80041cc:	4299      	cmp	r1, r3
 80041ce:	d002      	beq.n	80041d6 <cleanup_stdio+0x1e>
 80041d0:	4620      	mov	r0, r4
 80041d2:	f001 fde1 	bl	8005d98 <_fflush_r>
 80041d6:	68e1      	ldr	r1, [r4, #12]
 80041d8:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <cleanup_stdio+0x3c>)
 80041da:	4299      	cmp	r1, r3
 80041dc:	d004      	beq.n	80041e8 <cleanup_stdio+0x30>
 80041de:	4620      	mov	r0, r4
 80041e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041e4:	f001 bdd8 	b.w	8005d98 <_fflush_r>
 80041e8:	bd10      	pop	{r4, pc}
 80041ea:	bf00      	nop
 80041ec:	200002f4 	.word	0x200002f4
 80041f0:	2000035c 	.word	0x2000035c
 80041f4:	200003c4 	.word	0x200003c4

080041f8 <global_stdio_init.part.0>:
 80041f8:	b510      	push	{r4, lr}
 80041fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <global_stdio_init.part.0+0x30>)
 80041fc:	4c0b      	ldr	r4, [pc, #44]	@ (800422c <global_stdio_init.part.0+0x34>)
 80041fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004230 <global_stdio_init.part.0+0x38>)
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	4620      	mov	r0, r4
 8004204:	2200      	movs	r2, #0
 8004206:	2104      	movs	r1, #4
 8004208:	f7ff ff94 	bl	8004134 <std>
 800420c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004210:	2201      	movs	r2, #1
 8004212:	2109      	movs	r1, #9
 8004214:	f7ff ff8e 	bl	8004134 <std>
 8004218:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800421c:	2202      	movs	r2, #2
 800421e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004222:	2112      	movs	r1, #18
 8004224:	f7ff bf86 	b.w	8004134 <std>
 8004228:	2000042c 	.word	0x2000042c
 800422c:	200002f4 	.word	0x200002f4
 8004230:	080041a1 	.word	0x080041a1

08004234 <__sfp_lock_acquire>:
 8004234:	4801      	ldr	r0, [pc, #4]	@ (800423c <__sfp_lock_acquire+0x8>)
 8004236:	f000 b912 	b.w	800445e <__retarget_lock_acquire_recursive>
 800423a:	bf00      	nop
 800423c:	20000435 	.word	0x20000435

08004240 <__sfp_lock_release>:
 8004240:	4801      	ldr	r0, [pc, #4]	@ (8004248 <__sfp_lock_release+0x8>)
 8004242:	f000 b90d 	b.w	8004460 <__retarget_lock_release_recursive>
 8004246:	bf00      	nop
 8004248:	20000435 	.word	0x20000435

0800424c <__sinit>:
 800424c:	b510      	push	{r4, lr}
 800424e:	4604      	mov	r4, r0
 8004250:	f7ff fff0 	bl	8004234 <__sfp_lock_acquire>
 8004254:	6a23      	ldr	r3, [r4, #32]
 8004256:	b11b      	cbz	r3, 8004260 <__sinit+0x14>
 8004258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800425c:	f7ff bff0 	b.w	8004240 <__sfp_lock_release>
 8004260:	4b04      	ldr	r3, [pc, #16]	@ (8004274 <__sinit+0x28>)
 8004262:	6223      	str	r3, [r4, #32]
 8004264:	4b04      	ldr	r3, [pc, #16]	@ (8004278 <__sinit+0x2c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f5      	bne.n	8004258 <__sinit+0xc>
 800426c:	f7ff ffc4 	bl	80041f8 <global_stdio_init.part.0>
 8004270:	e7f2      	b.n	8004258 <__sinit+0xc>
 8004272:	bf00      	nop
 8004274:	080041b9 	.word	0x080041b9
 8004278:	2000042c 	.word	0x2000042c

0800427c <_fwalk_sglue>:
 800427c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004280:	4607      	mov	r7, r0
 8004282:	4688      	mov	r8, r1
 8004284:	4614      	mov	r4, r2
 8004286:	2600      	movs	r6, #0
 8004288:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800428c:	f1b9 0901 	subs.w	r9, r9, #1
 8004290:	d505      	bpl.n	800429e <_fwalk_sglue+0x22>
 8004292:	6824      	ldr	r4, [r4, #0]
 8004294:	2c00      	cmp	r4, #0
 8004296:	d1f7      	bne.n	8004288 <_fwalk_sglue+0xc>
 8004298:	4630      	mov	r0, r6
 800429a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800429e:	89ab      	ldrh	r3, [r5, #12]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d907      	bls.n	80042b4 <_fwalk_sglue+0x38>
 80042a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042a8:	3301      	adds	r3, #1
 80042aa:	d003      	beq.n	80042b4 <_fwalk_sglue+0x38>
 80042ac:	4629      	mov	r1, r5
 80042ae:	4638      	mov	r0, r7
 80042b0:	47c0      	blx	r8
 80042b2:	4306      	orrs	r6, r0
 80042b4:	3568      	adds	r5, #104	@ 0x68
 80042b6:	e7e9      	b.n	800428c <_fwalk_sglue+0x10>

080042b8 <iprintf>:
 80042b8:	b40f      	push	{r0, r1, r2, r3}
 80042ba:	b507      	push	{r0, r1, r2, lr}
 80042bc:	4906      	ldr	r1, [pc, #24]	@ (80042d8 <iprintf+0x20>)
 80042be:	ab04      	add	r3, sp, #16
 80042c0:	6808      	ldr	r0, [r1, #0]
 80042c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80042c6:	6881      	ldr	r1, [r0, #8]
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	f001 fbc9 	bl	8005a60 <_vfiprintf_r>
 80042ce:	b003      	add	sp, #12
 80042d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042d4:	b004      	add	sp, #16
 80042d6:	4770      	bx	lr
 80042d8:	20000020 	.word	0x20000020

080042dc <__sread>:
 80042dc:	b510      	push	{r4, lr}
 80042de:	460c      	mov	r4, r1
 80042e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042e4:	f000 f86c 	bl	80043c0 <_read_r>
 80042e8:	2800      	cmp	r0, #0
 80042ea:	bfab      	itete	ge
 80042ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80042ee:	89a3      	ldrhlt	r3, [r4, #12]
 80042f0:	181b      	addge	r3, r3, r0
 80042f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80042f6:	bfac      	ite	ge
 80042f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80042fa:	81a3      	strhlt	r3, [r4, #12]
 80042fc:	bd10      	pop	{r4, pc}

080042fe <__swrite>:
 80042fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004302:	461f      	mov	r7, r3
 8004304:	898b      	ldrh	r3, [r1, #12]
 8004306:	05db      	lsls	r3, r3, #23
 8004308:	4605      	mov	r5, r0
 800430a:	460c      	mov	r4, r1
 800430c:	4616      	mov	r6, r2
 800430e:	d505      	bpl.n	800431c <__swrite+0x1e>
 8004310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004314:	2302      	movs	r3, #2
 8004316:	2200      	movs	r2, #0
 8004318:	f000 f840 	bl	800439c <_lseek_r>
 800431c:	89a3      	ldrh	r3, [r4, #12]
 800431e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004322:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004326:	81a3      	strh	r3, [r4, #12]
 8004328:	4632      	mov	r2, r6
 800432a:	463b      	mov	r3, r7
 800432c:	4628      	mov	r0, r5
 800432e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004332:	f000 b857 	b.w	80043e4 <_write_r>

08004336 <__sseek>:
 8004336:	b510      	push	{r4, lr}
 8004338:	460c      	mov	r4, r1
 800433a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800433e:	f000 f82d 	bl	800439c <_lseek_r>
 8004342:	1c43      	adds	r3, r0, #1
 8004344:	89a3      	ldrh	r3, [r4, #12]
 8004346:	bf15      	itete	ne
 8004348:	6560      	strne	r0, [r4, #84]	@ 0x54
 800434a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800434e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004352:	81a3      	strheq	r3, [r4, #12]
 8004354:	bf18      	it	ne
 8004356:	81a3      	strhne	r3, [r4, #12]
 8004358:	bd10      	pop	{r4, pc}

0800435a <__sclose>:
 800435a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800435e:	f000 b80d 	b.w	800437c <_close_r>

08004362 <memset>:
 8004362:	4402      	add	r2, r0
 8004364:	4603      	mov	r3, r0
 8004366:	4293      	cmp	r3, r2
 8004368:	d100      	bne.n	800436c <memset+0xa>
 800436a:	4770      	bx	lr
 800436c:	f803 1b01 	strb.w	r1, [r3], #1
 8004370:	e7f9      	b.n	8004366 <memset+0x4>
	...

08004374 <_localeconv_r>:
 8004374:	4800      	ldr	r0, [pc, #0]	@ (8004378 <_localeconv_r+0x4>)
 8004376:	4770      	bx	lr
 8004378:	20000160 	.word	0x20000160

0800437c <_close_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4d06      	ldr	r5, [pc, #24]	@ (8004398 <_close_r+0x1c>)
 8004380:	2300      	movs	r3, #0
 8004382:	4604      	mov	r4, r0
 8004384:	4608      	mov	r0, r1
 8004386:	602b      	str	r3, [r5, #0]
 8004388:	f7fe fcee 	bl	8002d68 <_close>
 800438c:	1c43      	adds	r3, r0, #1
 800438e:	d102      	bne.n	8004396 <_close_r+0x1a>
 8004390:	682b      	ldr	r3, [r5, #0]
 8004392:	b103      	cbz	r3, 8004396 <_close_r+0x1a>
 8004394:	6023      	str	r3, [r4, #0]
 8004396:	bd38      	pop	{r3, r4, r5, pc}
 8004398:	20000430 	.word	0x20000430

0800439c <_lseek_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	4d07      	ldr	r5, [pc, #28]	@ (80043bc <_lseek_r+0x20>)
 80043a0:	4604      	mov	r4, r0
 80043a2:	4608      	mov	r0, r1
 80043a4:	4611      	mov	r1, r2
 80043a6:	2200      	movs	r2, #0
 80043a8:	602a      	str	r2, [r5, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f7fe fc9d 	bl	8002cea <_lseek>
 80043b0:	1c43      	adds	r3, r0, #1
 80043b2:	d102      	bne.n	80043ba <_lseek_r+0x1e>
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	b103      	cbz	r3, 80043ba <_lseek_r+0x1e>
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	bd38      	pop	{r3, r4, r5, pc}
 80043bc:	20000430 	.word	0x20000430

080043c0 <_read_r>:
 80043c0:	b538      	push	{r3, r4, r5, lr}
 80043c2:	4d07      	ldr	r5, [pc, #28]	@ (80043e0 <_read_r+0x20>)
 80043c4:	4604      	mov	r4, r0
 80043c6:	4608      	mov	r0, r1
 80043c8:	4611      	mov	r1, r2
 80043ca:	2200      	movs	r2, #0
 80043cc:	602a      	str	r2, [r5, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	f7fe fc35 	bl	8002c3e <_read>
 80043d4:	1c43      	adds	r3, r0, #1
 80043d6:	d102      	bne.n	80043de <_read_r+0x1e>
 80043d8:	682b      	ldr	r3, [r5, #0]
 80043da:	b103      	cbz	r3, 80043de <_read_r+0x1e>
 80043dc:	6023      	str	r3, [r4, #0]
 80043de:	bd38      	pop	{r3, r4, r5, pc}
 80043e0:	20000430 	.word	0x20000430

080043e4 <_write_r>:
 80043e4:	b538      	push	{r3, r4, r5, lr}
 80043e6:	4d07      	ldr	r5, [pc, #28]	@ (8004404 <_write_r+0x20>)
 80043e8:	4604      	mov	r4, r0
 80043ea:	4608      	mov	r0, r1
 80043ec:	4611      	mov	r1, r2
 80043ee:	2200      	movs	r2, #0
 80043f0:	602a      	str	r2, [r5, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	f7fe fc8b 	bl	8002d0e <_write>
 80043f8:	1c43      	adds	r3, r0, #1
 80043fa:	d102      	bne.n	8004402 <_write_r+0x1e>
 80043fc:	682b      	ldr	r3, [r5, #0]
 80043fe:	b103      	cbz	r3, 8004402 <_write_r+0x1e>
 8004400:	6023      	str	r3, [r4, #0]
 8004402:	bd38      	pop	{r3, r4, r5, pc}
 8004404:	20000430 	.word	0x20000430

08004408 <__errno>:
 8004408:	4b01      	ldr	r3, [pc, #4]	@ (8004410 <__errno+0x8>)
 800440a:	6818      	ldr	r0, [r3, #0]
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	20000020 	.word	0x20000020

08004414 <__libc_init_array>:
 8004414:	b570      	push	{r4, r5, r6, lr}
 8004416:	4d0d      	ldr	r5, [pc, #52]	@ (800444c <__libc_init_array+0x38>)
 8004418:	4c0d      	ldr	r4, [pc, #52]	@ (8004450 <__libc_init_array+0x3c>)
 800441a:	1b64      	subs	r4, r4, r5
 800441c:	10a4      	asrs	r4, r4, #2
 800441e:	2600      	movs	r6, #0
 8004420:	42a6      	cmp	r6, r4
 8004422:	d109      	bne.n	8004438 <__libc_init_array+0x24>
 8004424:	4d0b      	ldr	r5, [pc, #44]	@ (8004454 <__libc_init_array+0x40>)
 8004426:	4c0c      	ldr	r4, [pc, #48]	@ (8004458 <__libc_init_array+0x44>)
 8004428:	f001 fece 	bl	80061c8 <_init>
 800442c:	1b64      	subs	r4, r4, r5
 800442e:	10a4      	asrs	r4, r4, #2
 8004430:	2600      	movs	r6, #0
 8004432:	42a6      	cmp	r6, r4
 8004434:	d105      	bne.n	8004442 <__libc_init_array+0x2e>
 8004436:	bd70      	pop	{r4, r5, r6, pc}
 8004438:	f855 3b04 	ldr.w	r3, [r5], #4
 800443c:	4798      	blx	r3
 800443e:	3601      	adds	r6, #1
 8004440:	e7ee      	b.n	8004420 <__libc_init_array+0xc>
 8004442:	f855 3b04 	ldr.w	r3, [r5], #4
 8004446:	4798      	blx	r3
 8004448:	3601      	adds	r6, #1
 800444a:	e7f2      	b.n	8004432 <__libc_init_array+0x1e>
 800444c:	080065cc 	.word	0x080065cc
 8004450:	080065cc 	.word	0x080065cc
 8004454:	080065cc 	.word	0x080065cc
 8004458:	080065d0 	.word	0x080065d0

0800445c <__retarget_lock_init_recursive>:
 800445c:	4770      	bx	lr

0800445e <__retarget_lock_acquire_recursive>:
 800445e:	4770      	bx	lr

08004460 <__retarget_lock_release_recursive>:
 8004460:	4770      	bx	lr

08004462 <quorem>:
 8004462:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004466:	6903      	ldr	r3, [r0, #16]
 8004468:	690c      	ldr	r4, [r1, #16]
 800446a:	42a3      	cmp	r3, r4
 800446c:	4607      	mov	r7, r0
 800446e:	db7e      	blt.n	800456e <quorem+0x10c>
 8004470:	3c01      	subs	r4, #1
 8004472:	f101 0814 	add.w	r8, r1, #20
 8004476:	00a3      	lsls	r3, r4, #2
 8004478:	f100 0514 	add.w	r5, r0, #20
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004482:	9301      	str	r3, [sp, #4]
 8004484:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004488:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800448c:	3301      	adds	r3, #1
 800448e:	429a      	cmp	r2, r3
 8004490:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004494:	fbb2 f6f3 	udiv	r6, r2, r3
 8004498:	d32e      	bcc.n	80044f8 <quorem+0x96>
 800449a:	f04f 0a00 	mov.w	sl, #0
 800449e:	46c4      	mov	ip, r8
 80044a0:	46ae      	mov	lr, r5
 80044a2:	46d3      	mov	fp, sl
 80044a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80044a8:	b298      	uxth	r0, r3
 80044aa:	fb06 a000 	mla	r0, r6, r0, sl
 80044ae:	0c02      	lsrs	r2, r0, #16
 80044b0:	0c1b      	lsrs	r3, r3, #16
 80044b2:	fb06 2303 	mla	r3, r6, r3, r2
 80044b6:	f8de 2000 	ldr.w	r2, [lr]
 80044ba:	b280      	uxth	r0, r0
 80044bc:	b292      	uxth	r2, r2
 80044be:	1a12      	subs	r2, r2, r0
 80044c0:	445a      	add	r2, fp
 80044c2:	f8de 0000 	ldr.w	r0, [lr]
 80044c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80044d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80044d4:	b292      	uxth	r2, r2
 80044d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80044da:	45e1      	cmp	r9, ip
 80044dc:	f84e 2b04 	str.w	r2, [lr], #4
 80044e0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80044e4:	d2de      	bcs.n	80044a4 <quorem+0x42>
 80044e6:	9b00      	ldr	r3, [sp, #0]
 80044e8:	58eb      	ldr	r3, [r5, r3]
 80044ea:	b92b      	cbnz	r3, 80044f8 <quorem+0x96>
 80044ec:	9b01      	ldr	r3, [sp, #4]
 80044ee:	3b04      	subs	r3, #4
 80044f0:	429d      	cmp	r5, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	d32f      	bcc.n	8004556 <quorem+0xf4>
 80044f6:	613c      	str	r4, [r7, #16]
 80044f8:	4638      	mov	r0, r7
 80044fa:	f001 f97f 	bl	80057fc <__mcmp>
 80044fe:	2800      	cmp	r0, #0
 8004500:	db25      	blt.n	800454e <quorem+0xec>
 8004502:	4629      	mov	r1, r5
 8004504:	2000      	movs	r0, #0
 8004506:	f858 2b04 	ldr.w	r2, [r8], #4
 800450a:	f8d1 c000 	ldr.w	ip, [r1]
 800450e:	fa1f fe82 	uxth.w	lr, r2
 8004512:	fa1f f38c 	uxth.w	r3, ip
 8004516:	eba3 030e 	sub.w	r3, r3, lr
 800451a:	4403      	add	r3, r0
 800451c:	0c12      	lsrs	r2, r2, #16
 800451e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004522:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004526:	b29b      	uxth	r3, r3
 8004528:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800452c:	45c1      	cmp	r9, r8
 800452e:	f841 3b04 	str.w	r3, [r1], #4
 8004532:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004536:	d2e6      	bcs.n	8004506 <quorem+0xa4>
 8004538:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800453c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004540:	b922      	cbnz	r2, 800454c <quorem+0xea>
 8004542:	3b04      	subs	r3, #4
 8004544:	429d      	cmp	r5, r3
 8004546:	461a      	mov	r2, r3
 8004548:	d30b      	bcc.n	8004562 <quorem+0x100>
 800454a:	613c      	str	r4, [r7, #16]
 800454c:	3601      	adds	r6, #1
 800454e:	4630      	mov	r0, r6
 8004550:	b003      	add	sp, #12
 8004552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004556:	6812      	ldr	r2, [r2, #0]
 8004558:	3b04      	subs	r3, #4
 800455a:	2a00      	cmp	r2, #0
 800455c:	d1cb      	bne.n	80044f6 <quorem+0x94>
 800455e:	3c01      	subs	r4, #1
 8004560:	e7c6      	b.n	80044f0 <quorem+0x8e>
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	3b04      	subs	r3, #4
 8004566:	2a00      	cmp	r2, #0
 8004568:	d1ef      	bne.n	800454a <quorem+0xe8>
 800456a:	3c01      	subs	r4, #1
 800456c:	e7ea      	b.n	8004544 <quorem+0xe2>
 800456e:	2000      	movs	r0, #0
 8004570:	e7ee      	b.n	8004550 <quorem+0xee>
 8004572:	0000      	movs	r0, r0
 8004574:	0000      	movs	r0, r0
	...

08004578 <_dtoa_r>:
 8004578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457c:	69c7      	ldr	r7, [r0, #28]
 800457e:	b097      	sub	sp, #92	@ 0x5c
 8004580:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004584:	ec55 4b10 	vmov	r4, r5, d0
 8004588:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800458a:	9107      	str	r1, [sp, #28]
 800458c:	4681      	mov	r9, r0
 800458e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004590:	9311      	str	r3, [sp, #68]	@ 0x44
 8004592:	b97f      	cbnz	r7, 80045b4 <_dtoa_r+0x3c>
 8004594:	2010      	movs	r0, #16
 8004596:	f000 fe09 	bl	80051ac <malloc>
 800459a:	4602      	mov	r2, r0
 800459c:	f8c9 001c 	str.w	r0, [r9, #28]
 80045a0:	b920      	cbnz	r0, 80045ac <_dtoa_r+0x34>
 80045a2:	4ba9      	ldr	r3, [pc, #676]	@ (8004848 <_dtoa_r+0x2d0>)
 80045a4:	21ef      	movs	r1, #239	@ 0xef
 80045a6:	48a9      	ldr	r0, [pc, #676]	@ (800484c <_dtoa_r+0x2d4>)
 80045a8:	f001 fcd0 	bl	8005f4c <__assert_func>
 80045ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80045b0:	6007      	str	r7, [r0, #0]
 80045b2:	60c7      	str	r7, [r0, #12]
 80045b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80045b8:	6819      	ldr	r1, [r3, #0]
 80045ba:	b159      	cbz	r1, 80045d4 <_dtoa_r+0x5c>
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	604a      	str	r2, [r1, #4]
 80045c0:	2301      	movs	r3, #1
 80045c2:	4093      	lsls	r3, r2
 80045c4:	608b      	str	r3, [r1, #8]
 80045c6:	4648      	mov	r0, r9
 80045c8:	f000 fee6 	bl	8005398 <_Bfree>
 80045cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	1e2b      	subs	r3, r5, #0
 80045d6:	bfb9      	ittee	lt
 80045d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80045dc:	9305      	strlt	r3, [sp, #20]
 80045de:	2300      	movge	r3, #0
 80045e0:	6033      	strge	r3, [r6, #0]
 80045e2:	9f05      	ldr	r7, [sp, #20]
 80045e4:	4b9a      	ldr	r3, [pc, #616]	@ (8004850 <_dtoa_r+0x2d8>)
 80045e6:	bfbc      	itt	lt
 80045e8:	2201      	movlt	r2, #1
 80045ea:	6032      	strlt	r2, [r6, #0]
 80045ec:	43bb      	bics	r3, r7
 80045ee:	d112      	bne.n	8004616 <_dtoa_r+0x9e>
 80045f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80045f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80045fc:	4323      	orrs	r3, r4
 80045fe:	f000 855a 	beq.w	80050b6 <_dtoa_r+0xb3e>
 8004602:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004604:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004864 <_dtoa_r+0x2ec>
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 855c 	beq.w	80050c6 <_dtoa_r+0xb4e>
 800460e:	f10a 0303 	add.w	r3, sl, #3
 8004612:	f000 bd56 	b.w	80050c2 <_dtoa_r+0xb4a>
 8004616:	ed9d 7b04 	vldr	d7, [sp, #16]
 800461a:	2200      	movs	r2, #0
 800461c:	ec51 0b17 	vmov	r0, r1, d7
 8004620:	2300      	movs	r3, #0
 8004622:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004626:	f7fc fa57 	bl	8000ad8 <__aeabi_dcmpeq>
 800462a:	4680      	mov	r8, r0
 800462c:	b158      	cbz	r0, 8004646 <_dtoa_r+0xce>
 800462e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004630:	2301      	movs	r3, #1
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004636:	b113      	cbz	r3, 800463e <_dtoa_r+0xc6>
 8004638:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800463a:	4b86      	ldr	r3, [pc, #536]	@ (8004854 <_dtoa_r+0x2dc>)
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004868 <_dtoa_r+0x2f0>
 8004642:	f000 bd40 	b.w	80050c6 <_dtoa_r+0xb4e>
 8004646:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800464a:	aa14      	add	r2, sp, #80	@ 0x50
 800464c:	a915      	add	r1, sp, #84	@ 0x54
 800464e:	4648      	mov	r0, r9
 8004650:	f001 f984 	bl	800595c <__d2b>
 8004654:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004658:	9002      	str	r0, [sp, #8]
 800465a:	2e00      	cmp	r6, #0
 800465c:	d078      	beq.n	8004750 <_dtoa_r+0x1d8>
 800465e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004660:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004668:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800466c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004670:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004674:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004678:	4619      	mov	r1, r3
 800467a:	2200      	movs	r2, #0
 800467c:	4b76      	ldr	r3, [pc, #472]	@ (8004858 <_dtoa_r+0x2e0>)
 800467e:	f7fb fe0b 	bl	8000298 <__aeabi_dsub>
 8004682:	a36b      	add	r3, pc, #428	@ (adr r3, 8004830 <_dtoa_r+0x2b8>)
 8004684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004688:	f7fb ffbe 	bl	8000608 <__aeabi_dmul>
 800468c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004838 <_dtoa_r+0x2c0>)
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	f7fb fe03 	bl	800029c <__adddf3>
 8004696:	4604      	mov	r4, r0
 8004698:	4630      	mov	r0, r6
 800469a:	460d      	mov	r5, r1
 800469c:	f7fb ff4a 	bl	8000534 <__aeabi_i2d>
 80046a0:	a367      	add	r3, pc, #412	@ (adr r3, 8004840 <_dtoa_r+0x2c8>)
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f7fb ffaf 	bl	8000608 <__aeabi_dmul>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	4620      	mov	r0, r4
 80046b0:	4629      	mov	r1, r5
 80046b2:	f7fb fdf3 	bl	800029c <__adddf3>
 80046b6:	4604      	mov	r4, r0
 80046b8:	460d      	mov	r5, r1
 80046ba:	f7fc fa55 	bl	8000b68 <__aeabi_d2iz>
 80046be:	2200      	movs	r2, #0
 80046c0:	4607      	mov	r7, r0
 80046c2:	2300      	movs	r3, #0
 80046c4:	4620      	mov	r0, r4
 80046c6:	4629      	mov	r1, r5
 80046c8:	f7fc fa10 	bl	8000aec <__aeabi_dcmplt>
 80046cc:	b140      	cbz	r0, 80046e0 <_dtoa_r+0x168>
 80046ce:	4638      	mov	r0, r7
 80046d0:	f7fb ff30 	bl	8000534 <__aeabi_i2d>
 80046d4:	4622      	mov	r2, r4
 80046d6:	462b      	mov	r3, r5
 80046d8:	f7fc f9fe 	bl	8000ad8 <__aeabi_dcmpeq>
 80046dc:	b900      	cbnz	r0, 80046e0 <_dtoa_r+0x168>
 80046de:	3f01      	subs	r7, #1
 80046e0:	2f16      	cmp	r7, #22
 80046e2:	d852      	bhi.n	800478a <_dtoa_r+0x212>
 80046e4:	4b5d      	ldr	r3, [pc, #372]	@ (800485c <_dtoa_r+0x2e4>)
 80046e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80046ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046f2:	f7fc f9fb 	bl	8000aec <__aeabi_dcmplt>
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d049      	beq.n	800478e <_dtoa_r+0x216>
 80046fa:	3f01      	subs	r7, #1
 80046fc:	2300      	movs	r3, #0
 80046fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8004700:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004702:	1b9b      	subs	r3, r3, r6
 8004704:	1e5a      	subs	r2, r3, #1
 8004706:	bf45      	ittet	mi
 8004708:	f1c3 0301 	rsbmi	r3, r3, #1
 800470c:	9300      	strmi	r3, [sp, #0]
 800470e:	2300      	movpl	r3, #0
 8004710:	2300      	movmi	r3, #0
 8004712:	9206      	str	r2, [sp, #24]
 8004714:	bf54      	ite	pl
 8004716:	9300      	strpl	r3, [sp, #0]
 8004718:	9306      	strmi	r3, [sp, #24]
 800471a:	2f00      	cmp	r7, #0
 800471c:	db39      	blt.n	8004792 <_dtoa_r+0x21a>
 800471e:	9b06      	ldr	r3, [sp, #24]
 8004720:	970d      	str	r7, [sp, #52]	@ 0x34
 8004722:	443b      	add	r3, r7
 8004724:	9306      	str	r3, [sp, #24]
 8004726:	2300      	movs	r3, #0
 8004728:	9308      	str	r3, [sp, #32]
 800472a:	9b07      	ldr	r3, [sp, #28]
 800472c:	2b09      	cmp	r3, #9
 800472e:	d863      	bhi.n	80047f8 <_dtoa_r+0x280>
 8004730:	2b05      	cmp	r3, #5
 8004732:	bfc4      	itt	gt
 8004734:	3b04      	subgt	r3, #4
 8004736:	9307      	strgt	r3, [sp, #28]
 8004738:	9b07      	ldr	r3, [sp, #28]
 800473a:	f1a3 0302 	sub.w	r3, r3, #2
 800473e:	bfcc      	ite	gt
 8004740:	2400      	movgt	r4, #0
 8004742:	2401      	movle	r4, #1
 8004744:	2b03      	cmp	r3, #3
 8004746:	d863      	bhi.n	8004810 <_dtoa_r+0x298>
 8004748:	e8df f003 	tbb	[pc, r3]
 800474c:	2b375452 	.word	0x2b375452
 8004750:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004754:	441e      	add	r6, r3
 8004756:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800475a:	2b20      	cmp	r3, #32
 800475c:	bfc1      	itttt	gt
 800475e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004762:	409f      	lslgt	r7, r3
 8004764:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004768:	fa24 f303 	lsrgt.w	r3, r4, r3
 800476c:	bfd6      	itet	le
 800476e:	f1c3 0320 	rsble	r3, r3, #32
 8004772:	ea47 0003 	orrgt.w	r0, r7, r3
 8004776:	fa04 f003 	lslle.w	r0, r4, r3
 800477a:	f7fb fecb 	bl	8000514 <__aeabi_ui2d>
 800477e:	2201      	movs	r2, #1
 8004780:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004784:	3e01      	subs	r6, #1
 8004786:	9212      	str	r2, [sp, #72]	@ 0x48
 8004788:	e776      	b.n	8004678 <_dtoa_r+0x100>
 800478a:	2301      	movs	r3, #1
 800478c:	e7b7      	b.n	80046fe <_dtoa_r+0x186>
 800478e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004790:	e7b6      	b.n	8004700 <_dtoa_r+0x188>
 8004792:	9b00      	ldr	r3, [sp, #0]
 8004794:	1bdb      	subs	r3, r3, r7
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	427b      	negs	r3, r7
 800479a:	9308      	str	r3, [sp, #32]
 800479c:	2300      	movs	r3, #0
 800479e:	930d      	str	r3, [sp, #52]	@ 0x34
 80047a0:	e7c3      	b.n	800472a <_dtoa_r+0x1b2>
 80047a2:	2301      	movs	r3, #1
 80047a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80047a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80047a8:	eb07 0b03 	add.w	fp, r7, r3
 80047ac:	f10b 0301 	add.w	r3, fp, #1
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	9303      	str	r3, [sp, #12]
 80047b4:	bfb8      	it	lt
 80047b6:	2301      	movlt	r3, #1
 80047b8:	e006      	b.n	80047c8 <_dtoa_r+0x250>
 80047ba:	2301      	movs	r3, #1
 80047bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80047be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	dd28      	ble.n	8004816 <_dtoa_r+0x29e>
 80047c4:	469b      	mov	fp, r3
 80047c6:	9303      	str	r3, [sp, #12]
 80047c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80047cc:	2100      	movs	r1, #0
 80047ce:	2204      	movs	r2, #4
 80047d0:	f102 0514 	add.w	r5, r2, #20
 80047d4:	429d      	cmp	r5, r3
 80047d6:	d926      	bls.n	8004826 <_dtoa_r+0x2ae>
 80047d8:	6041      	str	r1, [r0, #4]
 80047da:	4648      	mov	r0, r9
 80047dc:	f000 fd9c 	bl	8005318 <_Balloc>
 80047e0:	4682      	mov	sl, r0
 80047e2:	2800      	cmp	r0, #0
 80047e4:	d142      	bne.n	800486c <_dtoa_r+0x2f4>
 80047e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004860 <_dtoa_r+0x2e8>)
 80047e8:	4602      	mov	r2, r0
 80047ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80047ee:	e6da      	b.n	80045a6 <_dtoa_r+0x2e>
 80047f0:	2300      	movs	r3, #0
 80047f2:	e7e3      	b.n	80047bc <_dtoa_r+0x244>
 80047f4:	2300      	movs	r3, #0
 80047f6:	e7d5      	b.n	80047a4 <_dtoa_r+0x22c>
 80047f8:	2401      	movs	r4, #1
 80047fa:	2300      	movs	r3, #0
 80047fc:	9307      	str	r3, [sp, #28]
 80047fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8004800:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8004804:	2200      	movs	r2, #0
 8004806:	f8cd b00c 	str.w	fp, [sp, #12]
 800480a:	2312      	movs	r3, #18
 800480c:	920c      	str	r2, [sp, #48]	@ 0x30
 800480e:	e7db      	b.n	80047c8 <_dtoa_r+0x250>
 8004810:	2301      	movs	r3, #1
 8004812:	9309      	str	r3, [sp, #36]	@ 0x24
 8004814:	e7f4      	b.n	8004800 <_dtoa_r+0x288>
 8004816:	f04f 0b01 	mov.w	fp, #1
 800481a:	f8cd b00c 	str.w	fp, [sp, #12]
 800481e:	465b      	mov	r3, fp
 8004820:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004824:	e7d0      	b.n	80047c8 <_dtoa_r+0x250>
 8004826:	3101      	adds	r1, #1
 8004828:	0052      	lsls	r2, r2, #1
 800482a:	e7d1      	b.n	80047d0 <_dtoa_r+0x258>
 800482c:	f3af 8000 	nop.w
 8004830:	636f4361 	.word	0x636f4361
 8004834:	3fd287a7 	.word	0x3fd287a7
 8004838:	8b60c8b3 	.word	0x8b60c8b3
 800483c:	3fc68a28 	.word	0x3fc68a28
 8004840:	509f79fb 	.word	0x509f79fb
 8004844:	3fd34413 	.word	0x3fd34413
 8004848:	0800627b 	.word	0x0800627b
 800484c:	08006292 	.word	0x08006292
 8004850:	7ff00000 	.word	0x7ff00000
 8004854:	0800624b 	.word	0x0800624b
 8004858:	3ff80000 	.word	0x3ff80000
 800485c:	080063f8 	.word	0x080063f8
 8004860:	080062ea 	.word	0x080062ea
 8004864:	08006277 	.word	0x08006277
 8004868:	0800624a 	.word	0x0800624a
 800486c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004870:	6018      	str	r0, [r3, #0]
 8004872:	9b03      	ldr	r3, [sp, #12]
 8004874:	2b0e      	cmp	r3, #14
 8004876:	f200 80a1 	bhi.w	80049bc <_dtoa_r+0x444>
 800487a:	2c00      	cmp	r4, #0
 800487c:	f000 809e 	beq.w	80049bc <_dtoa_r+0x444>
 8004880:	2f00      	cmp	r7, #0
 8004882:	dd33      	ble.n	80048ec <_dtoa_r+0x374>
 8004884:	4b9c      	ldr	r3, [pc, #624]	@ (8004af8 <_dtoa_r+0x580>)
 8004886:	f007 020f 	and.w	r2, r7, #15
 800488a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800488e:	ed93 7b00 	vldr	d7, [r3]
 8004892:	05f8      	lsls	r0, r7, #23
 8004894:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004898:	ea4f 1427 	mov.w	r4, r7, asr #4
 800489c:	d516      	bpl.n	80048cc <_dtoa_r+0x354>
 800489e:	4b97      	ldr	r3, [pc, #604]	@ (8004afc <_dtoa_r+0x584>)
 80048a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80048a8:	f7fb ffd8 	bl	800085c <__aeabi_ddiv>
 80048ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048b0:	f004 040f 	and.w	r4, r4, #15
 80048b4:	2603      	movs	r6, #3
 80048b6:	4d91      	ldr	r5, [pc, #580]	@ (8004afc <_dtoa_r+0x584>)
 80048b8:	b954      	cbnz	r4, 80048d0 <_dtoa_r+0x358>
 80048ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80048be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048c2:	f7fb ffcb 	bl	800085c <__aeabi_ddiv>
 80048c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048ca:	e028      	b.n	800491e <_dtoa_r+0x3a6>
 80048cc:	2602      	movs	r6, #2
 80048ce:	e7f2      	b.n	80048b6 <_dtoa_r+0x33e>
 80048d0:	07e1      	lsls	r1, r4, #31
 80048d2:	d508      	bpl.n	80048e6 <_dtoa_r+0x36e>
 80048d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80048d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048dc:	f7fb fe94 	bl	8000608 <__aeabi_dmul>
 80048e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80048e4:	3601      	adds	r6, #1
 80048e6:	1064      	asrs	r4, r4, #1
 80048e8:	3508      	adds	r5, #8
 80048ea:	e7e5      	b.n	80048b8 <_dtoa_r+0x340>
 80048ec:	f000 80af 	beq.w	8004a4e <_dtoa_r+0x4d6>
 80048f0:	427c      	negs	r4, r7
 80048f2:	4b81      	ldr	r3, [pc, #516]	@ (8004af8 <_dtoa_r+0x580>)
 80048f4:	4d81      	ldr	r5, [pc, #516]	@ (8004afc <_dtoa_r+0x584>)
 80048f6:	f004 020f 	and.w	r2, r4, #15
 80048fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004906:	f7fb fe7f 	bl	8000608 <__aeabi_dmul>
 800490a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800490e:	1124      	asrs	r4, r4, #4
 8004910:	2300      	movs	r3, #0
 8004912:	2602      	movs	r6, #2
 8004914:	2c00      	cmp	r4, #0
 8004916:	f040 808f 	bne.w	8004a38 <_dtoa_r+0x4c0>
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1d3      	bne.n	80048c6 <_dtoa_r+0x34e>
 800491e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004920:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 8094 	beq.w	8004a52 <_dtoa_r+0x4da>
 800492a:	4b75      	ldr	r3, [pc, #468]	@ (8004b00 <_dtoa_r+0x588>)
 800492c:	2200      	movs	r2, #0
 800492e:	4620      	mov	r0, r4
 8004930:	4629      	mov	r1, r5
 8004932:	f7fc f8db 	bl	8000aec <__aeabi_dcmplt>
 8004936:	2800      	cmp	r0, #0
 8004938:	f000 808b 	beq.w	8004a52 <_dtoa_r+0x4da>
 800493c:	9b03      	ldr	r3, [sp, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 8087 	beq.w	8004a52 <_dtoa_r+0x4da>
 8004944:	f1bb 0f00 	cmp.w	fp, #0
 8004948:	dd34      	ble.n	80049b4 <_dtoa_r+0x43c>
 800494a:	4620      	mov	r0, r4
 800494c:	4b6d      	ldr	r3, [pc, #436]	@ (8004b04 <_dtoa_r+0x58c>)
 800494e:	2200      	movs	r2, #0
 8004950:	4629      	mov	r1, r5
 8004952:	f7fb fe59 	bl	8000608 <__aeabi_dmul>
 8004956:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800495a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800495e:	3601      	adds	r6, #1
 8004960:	465c      	mov	r4, fp
 8004962:	4630      	mov	r0, r6
 8004964:	f7fb fde6 	bl	8000534 <__aeabi_i2d>
 8004968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800496c:	f7fb fe4c 	bl	8000608 <__aeabi_dmul>
 8004970:	4b65      	ldr	r3, [pc, #404]	@ (8004b08 <_dtoa_r+0x590>)
 8004972:	2200      	movs	r2, #0
 8004974:	f7fb fc92 	bl	800029c <__adddf3>
 8004978:	4605      	mov	r5, r0
 800497a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800497e:	2c00      	cmp	r4, #0
 8004980:	d16a      	bne.n	8004a58 <_dtoa_r+0x4e0>
 8004982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004986:	4b61      	ldr	r3, [pc, #388]	@ (8004b0c <_dtoa_r+0x594>)
 8004988:	2200      	movs	r2, #0
 800498a:	f7fb fc85 	bl	8000298 <__aeabi_dsub>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004996:	462a      	mov	r2, r5
 8004998:	4633      	mov	r3, r6
 800499a:	f7fc f8c5 	bl	8000b28 <__aeabi_dcmpgt>
 800499e:	2800      	cmp	r0, #0
 80049a0:	f040 8298 	bne.w	8004ed4 <_dtoa_r+0x95c>
 80049a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049a8:	462a      	mov	r2, r5
 80049aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80049ae:	f7fc f89d 	bl	8000aec <__aeabi_dcmplt>
 80049b2:	bb38      	cbnz	r0, 8004a04 <_dtoa_r+0x48c>
 80049b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80049b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80049bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f2c0 8157 	blt.w	8004c72 <_dtoa_r+0x6fa>
 80049c4:	2f0e      	cmp	r7, #14
 80049c6:	f300 8154 	bgt.w	8004c72 <_dtoa_r+0x6fa>
 80049ca:	4b4b      	ldr	r3, [pc, #300]	@ (8004af8 <_dtoa_r+0x580>)
 80049cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80049d0:	ed93 7b00 	vldr	d7, [r3]
 80049d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	ed8d 7b00 	vstr	d7, [sp]
 80049dc:	f280 80e5 	bge.w	8004baa <_dtoa_r+0x632>
 80049e0:	9b03      	ldr	r3, [sp, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f300 80e1 	bgt.w	8004baa <_dtoa_r+0x632>
 80049e8:	d10c      	bne.n	8004a04 <_dtoa_r+0x48c>
 80049ea:	4b48      	ldr	r3, [pc, #288]	@ (8004b0c <_dtoa_r+0x594>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	ec51 0b17 	vmov	r0, r1, d7
 80049f2:	f7fb fe09 	bl	8000608 <__aeabi_dmul>
 80049f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049fa:	f7fc f88b 	bl	8000b14 <__aeabi_dcmpge>
 80049fe:	2800      	cmp	r0, #0
 8004a00:	f000 8266 	beq.w	8004ed0 <_dtoa_r+0x958>
 8004a04:	2400      	movs	r4, #0
 8004a06:	4625      	mov	r5, r4
 8004a08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a0a:	4656      	mov	r6, sl
 8004a0c:	ea6f 0803 	mvn.w	r8, r3
 8004a10:	2700      	movs	r7, #0
 8004a12:	4621      	mov	r1, r4
 8004a14:	4648      	mov	r0, r9
 8004a16:	f000 fcbf 	bl	8005398 <_Bfree>
 8004a1a:	2d00      	cmp	r5, #0
 8004a1c:	f000 80bd 	beq.w	8004b9a <_dtoa_r+0x622>
 8004a20:	b12f      	cbz	r7, 8004a2e <_dtoa_r+0x4b6>
 8004a22:	42af      	cmp	r7, r5
 8004a24:	d003      	beq.n	8004a2e <_dtoa_r+0x4b6>
 8004a26:	4639      	mov	r1, r7
 8004a28:	4648      	mov	r0, r9
 8004a2a:	f000 fcb5 	bl	8005398 <_Bfree>
 8004a2e:	4629      	mov	r1, r5
 8004a30:	4648      	mov	r0, r9
 8004a32:	f000 fcb1 	bl	8005398 <_Bfree>
 8004a36:	e0b0      	b.n	8004b9a <_dtoa_r+0x622>
 8004a38:	07e2      	lsls	r2, r4, #31
 8004a3a:	d505      	bpl.n	8004a48 <_dtoa_r+0x4d0>
 8004a3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a40:	f7fb fde2 	bl	8000608 <__aeabi_dmul>
 8004a44:	3601      	adds	r6, #1
 8004a46:	2301      	movs	r3, #1
 8004a48:	1064      	asrs	r4, r4, #1
 8004a4a:	3508      	adds	r5, #8
 8004a4c:	e762      	b.n	8004914 <_dtoa_r+0x39c>
 8004a4e:	2602      	movs	r6, #2
 8004a50:	e765      	b.n	800491e <_dtoa_r+0x3a6>
 8004a52:	9c03      	ldr	r4, [sp, #12]
 8004a54:	46b8      	mov	r8, r7
 8004a56:	e784      	b.n	8004962 <_dtoa_r+0x3ea>
 8004a58:	4b27      	ldr	r3, [pc, #156]	@ (8004af8 <_dtoa_r+0x580>)
 8004a5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a64:	4454      	add	r4, sl
 8004a66:	2900      	cmp	r1, #0
 8004a68:	d054      	beq.n	8004b14 <_dtoa_r+0x59c>
 8004a6a:	4929      	ldr	r1, [pc, #164]	@ (8004b10 <_dtoa_r+0x598>)
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	f7fb fef5 	bl	800085c <__aeabi_ddiv>
 8004a72:	4633      	mov	r3, r6
 8004a74:	462a      	mov	r2, r5
 8004a76:	f7fb fc0f 	bl	8000298 <__aeabi_dsub>
 8004a7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004a7e:	4656      	mov	r6, sl
 8004a80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a84:	f7fc f870 	bl	8000b68 <__aeabi_d2iz>
 8004a88:	4605      	mov	r5, r0
 8004a8a:	f7fb fd53 	bl	8000534 <__aeabi_i2d>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a96:	f7fb fbff 	bl	8000298 <__aeabi_dsub>
 8004a9a:	3530      	adds	r5, #48	@ 0x30
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004aa4:	f806 5b01 	strb.w	r5, [r6], #1
 8004aa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004aac:	f7fc f81e 	bl	8000aec <__aeabi_dcmplt>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	d172      	bne.n	8004b9a <_dtoa_r+0x622>
 8004ab4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ab8:	4911      	ldr	r1, [pc, #68]	@ (8004b00 <_dtoa_r+0x588>)
 8004aba:	2000      	movs	r0, #0
 8004abc:	f7fb fbec 	bl	8000298 <__aeabi_dsub>
 8004ac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004ac4:	f7fc f812 	bl	8000aec <__aeabi_dcmplt>
 8004ac8:	2800      	cmp	r0, #0
 8004aca:	f040 80b4 	bne.w	8004c36 <_dtoa_r+0x6be>
 8004ace:	42a6      	cmp	r6, r4
 8004ad0:	f43f af70 	beq.w	80049b4 <_dtoa_r+0x43c>
 8004ad4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b04 <_dtoa_r+0x58c>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	f7fb fd94 	bl	8000608 <__aeabi_dmul>
 8004ae0:	4b08      	ldr	r3, [pc, #32]	@ (8004b04 <_dtoa_r+0x58c>)
 8004ae2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004aec:	f7fb fd8c 	bl	8000608 <__aeabi_dmul>
 8004af0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004af4:	e7c4      	b.n	8004a80 <_dtoa_r+0x508>
 8004af6:	bf00      	nop
 8004af8:	080063f8 	.word	0x080063f8
 8004afc:	080063d0 	.word	0x080063d0
 8004b00:	3ff00000 	.word	0x3ff00000
 8004b04:	40240000 	.word	0x40240000
 8004b08:	401c0000 	.word	0x401c0000
 8004b0c:	40140000 	.word	0x40140000
 8004b10:	3fe00000 	.word	0x3fe00000
 8004b14:	4631      	mov	r1, r6
 8004b16:	4628      	mov	r0, r5
 8004b18:	f7fb fd76 	bl	8000608 <__aeabi_dmul>
 8004b1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b20:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004b22:	4656      	mov	r6, sl
 8004b24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b28:	f7fc f81e 	bl	8000b68 <__aeabi_d2iz>
 8004b2c:	4605      	mov	r5, r0
 8004b2e:	f7fb fd01 	bl	8000534 <__aeabi_i2d>
 8004b32:	4602      	mov	r2, r0
 8004b34:	460b      	mov	r3, r1
 8004b36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b3a:	f7fb fbad 	bl	8000298 <__aeabi_dsub>
 8004b3e:	3530      	adds	r5, #48	@ 0x30
 8004b40:	f806 5b01 	strb.w	r5, [r6], #1
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	42a6      	cmp	r6, r4
 8004b4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	d124      	bne.n	8004b9e <_dtoa_r+0x626>
 8004b54:	4baf      	ldr	r3, [pc, #700]	@ (8004e14 <_dtoa_r+0x89c>)
 8004b56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b5a:	f7fb fb9f 	bl	800029c <__adddf3>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b66:	f7fb ffdf 	bl	8000b28 <__aeabi_dcmpgt>
 8004b6a:	2800      	cmp	r0, #0
 8004b6c:	d163      	bne.n	8004c36 <_dtoa_r+0x6be>
 8004b6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b72:	49a8      	ldr	r1, [pc, #672]	@ (8004e14 <_dtoa_r+0x89c>)
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7fb fb8f 	bl	8000298 <__aeabi_dsub>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b82:	f7fb ffb3 	bl	8000aec <__aeabi_dcmplt>
 8004b86:	2800      	cmp	r0, #0
 8004b88:	f43f af14 	beq.w	80049b4 <_dtoa_r+0x43c>
 8004b8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004b8e:	1e73      	subs	r3, r6, #1
 8004b90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004b92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004b96:	2b30      	cmp	r3, #48	@ 0x30
 8004b98:	d0f8      	beq.n	8004b8c <_dtoa_r+0x614>
 8004b9a:	4647      	mov	r7, r8
 8004b9c:	e03b      	b.n	8004c16 <_dtoa_r+0x69e>
 8004b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8004e18 <_dtoa_r+0x8a0>)
 8004ba0:	f7fb fd32 	bl	8000608 <__aeabi_dmul>
 8004ba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ba8:	e7bc      	b.n	8004b24 <_dtoa_r+0x5ac>
 8004baa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004bae:	4656      	mov	r6, sl
 8004bb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	f7fb fe50 	bl	800085c <__aeabi_ddiv>
 8004bbc:	f7fb ffd4 	bl	8000b68 <__aeabi_d2iz>
 8004bc0:	4680      	mov	r8, r0
 8004bc2:	f7fb fcb7 	bl	8000534 <__aeabi_i2d>
 8004bc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bca:	f7fb fd1d 	bl	8000608 <__aeabi_dmul>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004bda:	f7fb fb5d 	bl	8000298 <__aeabi_dsub>
 8004bde:	f806 4b01 	strb.w	r4, [r6], #1
 8004be2:	9d03      	ldr	r5, [sp, #12]
 8004be4:	eba6 040a 	sub.w	r4, r6, sl
 8004be8:	42a5      	cmp	r5, r4
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	d133      	bne.n	8004c58 <_dtoa_r+0x6e0>
 8004bf0:	f7fb fb54 	bl	800029c <__adddf3>
 8004bf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	460d      	mov	r5, r1
 8004bfc:	f7fb ff94 	bl	8000b28 <__aeabi_dcmpgt>
 8004c00:	b9c0      	cbnz	r0, 8004c34 <_dtoa_r+0x6bc>
 8004c02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c06:	4620      	mov	r0, r4
 8004c08:	4629      	mov	r1, r5
 8004c0a:	f7fb ff65 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c0e:	b110      	cbz	r0, 8004c16 <_dtoa_r+0x69e>
 8004c10:	f018 0f01 	tst.w	r8, #1
 8004c14:	d10e      	bne.n	8004c34 <_dtoa_r+0x6bc>
 8004c16:	9902      	ldr	r1, [sp, #8]
 8004c18:	4648      	mov	r0, r9
 8004c1a:	f000 fbbd 	bl	8005398 <_Bfree>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	7033      	strb	r3, [r6, #0]
 8004c22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c24:	3701      	adds	r7, #1
 8004c26:	601f      	str	r7, [r3, #0]
 8004c28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 824b 	beq.w	80050c6 <_dtoa_r+0xb4e>
 8004c30:	601e      	str	r6, [r3, #0]
 8004c32:	e248      	b.n	80050c6 <_dtoa_r+0xb4e>
 8004c34:	46b8      	mov	r8, r7
 8004c36:	4633      	mov	r3, r6
 8004c38:	461e      	mov	r6, r3
 8004c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c3e:	2a39      	cmp	r2, #57	@ 0x39
 8004c40:	d106      	bne.n	8004c50 <_dtoa_r+0x6d8>
 8004c42:	459a      	cmp	sl, r3
 8004c44:	d1f8      	bne.n	8004c38 <_dtoa_r+0x6c0>
 8004c46:	2230      	movs	r2, #48	@ 0x30
 8004c48:	f108 0801 	add.w	r8, r8, #1
 8004c4c:	f88a 2000 	strb.w	r2, [sl]
 8004c50:	781a      	ldrb	r2, [r3, #0]
 8004c52:	3201      	adds	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]
 8004c56:	e7a0      	b.n	8004b9a <_dtoa_r+0x622>
 8004c58:	4b6f      	ldr	r3, [pc, #444]	@ (8004e18 <_dtoa_r+0x8a0>)
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f7fb fcd4 	bl	8000608 <__aeabi_dmul>
 8004c60:	2200      	movs	r2, #0
 8004c62:	2300      	movs	r3, #0
 8004c64:	4604      	mov	r4, r0
 8004c66:	460d      	mov	r5, r1
 8004c68:	f7fb ff36 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	d09f      	beq.n	8004bb0 <_dtoa_r+0x638>
 8004c70:	e7d1      	b.n	8004c16 <_dtoa_r+0x69e>
 8004c72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c74:	2a00      	cmp	r2, #0
 8004c76:	f000 80ea 	beq.w	8004e4e <_dtoa_r+0x8d6>
 8004c7a:	9a07      	ldr	r2, [sp, #28]
 8004c7c:	2a01      	cmp	r2, #1
 8004c7e:	f300 80cd 	bgt.w	8004e1c <_dtoa_r+0x8a4>
 8004c82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c84:	2a00      	cmp	r2, #0
 8004c86:	f000 80c1 	beq.w	8004e0c <_dtoa_r+0x894>
 8004c8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004c8e:	9c08      	ldr	r4, [sp, #32]
 8004c90:	9e00      	ldr	r6, [sp, #0]
 8004c92:	9a00      	ldr	r2, [sp, #0]
 8004c94:	441a      	add	r2, r3
 8004c96:	9200      	str	r2, [sp, #0]
 8004c98:	9a06      	ldr	r2, [sp, #24]
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	441a      	add	r2, r3
 8004c9e:	4648      	mov	r0, r9
 8004ca0:	9206      	str	r2, [sp, #24]
 8004ca2:	f000 fc2d 	bl	8005500 <__i2b>
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	b166      	cbz	r6, 8004cc4 <_dtoa_r+0x74c>
 8004caa:	9b06      	ldr	r3, [sp, #24]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	dd09      	ble.n	8004cc4 <_dtoa_r+0x74c>
 8004cb0:	42b3      	cmp	r3, r6
 8004cb2:	9a00      	ldr	r2, [sp, #0]
 8004cb4:	bfa8      	it	ge
 8004cb6:	4633      	movge	r3, r6
 8004cb8:	1ad2      	subs	r2, r2, r3
 8004cba:	9200      	str	r2, [sp, #0]
 8004cbc:	9a06      	ldr	r2, [sp, #24]
 8004cbe:	1af6      	subs	r6, r6, r3
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	9306      	str	r3, [sp, #24]
 8004cc4:	9b08      	ldr	r3, [sp, #32]
 8004cc6:	b30b      	cbz	r3, 8004d0c <_dtoa_r+0x794>
 8004cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 80c6 	beq.w	8004e5c <_dtoa_r+0x8e4>
 8004cd0:	2c00      	cmp	r4, #0
 8004cd2:	f000 80c0 	beq.w	8004e56 <_dtoa_r+0x8de>
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	4622      	mov	r2, r4
 8004cda:	4648      	mov	r0, r9
 8004cdc:	f000 fcc8 	bl	8005670 <__pow5mult>
 8004ce0:	9a02      	ldr	r2, [sp, #8]
 8004ce2:	4601      	mov	r1, r0
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	4648      	mov	r0, r9
 8004ce8:	f000 fc20 	bl	800552c <__multiply>
 8004cec:	9902      	ldr	r1, [sp, #8]
 8004cee:	4680      	mov	r8, r0
 8004cf0:	4648      	mov	r0, r9
 8004cf2:	f000 fb51 	bl	8005398 <_Bfree>
 8004cf6:	9b08      	ldr	r3, [sp, #32]
 8004cf8:	1b1b      	subs	r3, r3, r4
 8004cfa:	9308      	str	r3, [sp, #32]
 8004cfc:	f000 80b1 	beq.w	8004e62 <_dtoa_r+0x8ea>
 8004d00:	9a08      	ldr	r2, [sp, #32]
 8004d02:	4641      	mov	r1, r8
 8004d04:	4648      	mov	r0, r9
 8004d06:	f000 fcb3 	bl	8005670 <__pow5mult>
 8004d0a:	9002      	str	r0, [sp, #8]
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	4648      	mov	r0, r9
 8004d10:	f000 fbf6 	bl	8005500 <__i2b>
 8004d14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d16:	4604      	mov	r4, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f000 81d8 	beq.w	80050ce <_dtoa_r+0xb56>
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4601      	mov	r1, r0
 8004d22:	4648      	mov	r0, r9
 8004d24:	f000 fca4 	bl	8005670 <__pow5mult>
 8004d28:	9b07      	ldr	r3, [sp, #28]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	f300 809f 	bgt.w	8004e70 <_dtoa_r+0x8f8>
 8004d32:	9b04      	ldr	r3, [sp, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f040 8097 	bne.w	8004e68 <_dtoa_r+0x8f0>
 8004d3a:	9b05      	ldr	r3, [sp, #20]
 8004d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f040 8093 	bne.w	8004e6c <_dtoa_r+0x8f4>
 8004d46:	9b05      	ldr	r3, [sp, #20]
 8004d48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d4c:	0d1b      	lsrs	r3, r3, #20
 8004d4e:	051b      	lsls	r3, r3, #20
 8004d50:	b133      	cbz	r3, 8004d60 <_dtoa_r+0x7e8>
 8004d52:	9b00      	ldr	r3, [sp, #0]
 8004d54:	3301      	adds	r3, #1
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	9b06      	ldr	r3, [sp, #24]
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	9306      	str	r3, [sp, #24]
 8004d5e:	2301      	movs	r3, #1
 8004d60:	9308      	str	r3, [sp, #32]
 8004d62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 81b8 	beq.w	80050da <_dtoa_r+0xb62>
 8004d6a:	6923      	ldr	r3, [r4, #16]
 8004d6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d70:	6918      	ldr	r0, [r3, #16]
 8004d72:	f000 fb79 	bl	8005468 <__hi0bits>
 8004d76:	f1c0 0020 	rsb	r0, r0, #32
 8004d7a:	9b06      	ldr	r3, [sp, #24]
 8004d7c:	4418      	add	r0, r3
 8004d7e:	f010 001f 	ands.w	r0, r0, #31
 8004d82:	f000 8082 	beq.w	8004e8a <_dtoa_r+0x912>
 8004d86:	f1c0 0320 	rsb	r3, r0, #32
 8004d8a:	2b04      	cmp	r3, #4
 8004d8c:	dd73      	ble.n	8004e76 <_dtoa_r+0x8fe>
 8004d8e:	9b00      	ldr	r3, [sp, #0]
 8004d90:	f1c0 001c 	rsb	r0, r0, #28
 8004d94:	4403      	add	r3, r0
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	9b06      	ldr	r3, [sp, #24]
 8004d9a:	4403      	add	r3, r0
 8004d9c:	4406      	add	r6, r0
 8004d9e:	9306      	str	r3, [sp, #24]
 8004da0:	9b00      	ldr	r3, [sp, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	dd05      	ble.n	8004db2 <_dtoa_r+0x83a>
 8004da6:	9902      	ldr	r1, [sp, #8]
 8004da8:	461a      	mov	r2, r3
 8004daa:	4648      	mov	r0, r9
 8004dac:	f000 fcba 	bl	8005724 <__lshift>
 8004db0:	9002      	str	r0, [sp, #8]
 8004db2:	9b06      	ldr	r3, [sp, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	dd05      	ble.n	8004dc4 <_dtoa_r+0x84c>
 8004db8:	4621      	mov	r1, r4
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4648      	mov	r0, r9
 8004dbe:	f000 fcb1 	bl	8005724 <__lshift>
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d061      	beq.n	8004e8e <_dtoa_r+0x916>
 8004dca:	9802      	ldr	r0, [sp, #8]
 8004dcc:	4621      	mov	r1, r4
 8004dce:	f000 fd15 	bl	80057fc <__mcmp>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	da5b      	bge.n	8004e8e <_dtoa_r+0x916>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	9902      	ldr	r1, [sp, #8]
 8004dda:	220a      	movs	r2, #10
 8004ddc:	4648      	mov	r0, r9
 8004dde:	f000 fafd 	bl	80053dc <__multadd>
 8004de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de4:	9002      	str	r0, [sp, #8]
 8004de6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 8177 	beq.w	80050de <_dtoa_r+0xb66>
 8004df0:	4629      	mov	r1, r5
 8004df2:	2300      	movs	r3, #0
 8004df4:	220a      	movs	r2, #10
 8004df6:	4648      	mov	r0, r9
 8004df8:	f000 faf0 	bl	80053dc <__multadd>
 8004dfc:	f1bb 0f00 	cmp.w	fp, #0
 8004e00:	4605      	mov	r5, r0
 8004e02:	dc6f      	bgt.n	8004ee4 <_dtoa_r+0x96c>
 8004e04:	9b07      	ldr	r3, [sp, #28]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	dc49      	bgt.n	8004e9e <_dtoa_r+0x926>
 8004e0a:	e06b      	b.n	8004ee4 <_dtoa_r+0x96c>
 8004e0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004e12:	e73c      	b.n	8004c8e <_dtoa_r+0x716>
 8004e14:	3fe00000 	.word	0x3fe00000
 8004e18:	40240000 	.word	0x40240000
 8004e1c:	9b03      	ldr	r3, [sp, #12]
 8004e1e:	1e5c      	subs	r4, r3, #1
 8004e20:	9b08      	ldr	r3, [sp, #32]
 8004e22:	42a3      	cmp	r3, r4
 8004e24:	db09      	blt.n	8004e3a <_dtoa_r+0x8c2>
 8004e26:	1b1c      	subs	r4, r3, r4
 8004e28:	9b03      	ldr	r3, [sp, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f6bf af30 	bge.w	8004c90 <_dtoa_r+0x718>
 8004e30:	9b00      	ldr	r3, [sp, #0]
 8004e32:	9a03      	ldr	r2, [sp, #12]
 8004e34:	1a9e      	subs	r6, r3, r2
 8004e36:	2300      	movs	r3, #0
 8004e38:	e72b      	b.n	8004c92 <_dtoa_r+0x71a>
 8004e3a:	9b08      	ldr	r3, [sp, #32]
 8004e3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e3e:	9408      	str	r4, [sp, #32]
 8004e40:	1ae3      	subs	r3, r4, r3
 8004e42:	441a      	add	r2, r3
 8004e44:	9e00      	ldr	r6, [sp, #0]
 8004e46:	9b03      	ldr	r3, [sp, #12]
 8004e48:	920d      	str	r2, [sp, #52]	@ 0x34
 8004e4a:	2400      	movs	r4, #0
 8004e4c:	e721      	b.n	8004c92 <_dtoa_r+0x71a>
 8004e4e:	9c08      	ldr	r4, [sp, #32]
 8004e50:	9e00      	ldr	r6, [sp, #0]
 8004e52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004e54:	e728      	b.n	8004ca8 <_dtoa_r+0x730>
 8004e56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004e5a:	e751      	b.n	8004d00 <_dtoa_r+0x788>
 8004e5c:	9a08      	ldr	r2, [sp, #32]
 8004e5e:	9902      	ldr	r1, [sp, #8]
 8004e60:	e750      	b.n	8004d04 <_dtoa_r+0x78c>
 8004e62:	f8cd 8008 	str.w	r8, [sp, #8]
 8004e66:	e751      	b.n	8004d0c <_dtoa_r+0x794>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e779      	b.n	8004d60 <_dtoa_r+0x7e8>
 8004e6c:	9b04      	ldr	r3, [sp, #16]
 8004e6e:	e777      	b.n	8004d60 <_dtoa_r+0x7e8>
 8004e70:	2300      	movs	r3, #0
 8004e72:	9308      	str	r3, [sp, #32]
 8004e74:	e779      	b.n	8004d6a <_dtoa_r+0x7f2>
 8004e76:	d093      	beq.n	8004da0 <_dtoa_r+0x828>
 8004e78:	9a00      	ldr	r2, [sp, #0]
 8004e7a:	331c      	adds	r3, #28
 8004e7c:	441a      	add	r2, r3
 8004e7e:	9200      	str	r2, [sp, #0]
 8004e80:	9a06      	ldr	r2, [sp, #24]
 8004e82:	441a      	add	r2, r3
 8004e84:	441e      	add	r6, r3
 8004e86:	9206      	str	r2, [sp, #24]
 8004e88:	e78a      	b.n	8004da0 <_dtoa_r+0x828>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	e7f4      	b.n	8004e78 <_dtoa_r+0x900>
 8004e8e:	9b03      	ldr	r3, [sp, #12]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	46b8      	mov	r8, r7
 8004e94:	dc20      	bgt.n	8004ed8 <_dtoa_r+0x960>
 8004e96:	469b      	mov	fp, r3
 8004e98:	9b07      	ldr	r3, [sp, #28]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	dd1e      	ble.n	8004edc <_dtoa_r+0x964>
 8004e9e:	f1bb 0f00 	cmp.w	fp, #0
 8004ea2:	f47f adb1 	bne.w	8004a08 <_dtoa_r+0x490>
 8004ea6:	4621      	mov	r1, r4
 8004ea8:	465b      	mov	r3, fp
 8004eaa:	2205      	movs	r2, #5
 8004eac:	4648      	mov	r0, r9
 8004eae:	f000 fa95 	bl	80053dc <__multadd>
 8004eb2:	4601      	mov	r1, r0
 8004eb4:	4604      	mov	r4, r0
 8004eb6:	9802      	ldr	r0, [sp, #8]
 8004eb8:	f000 fca0 	bl	80057fc <__mcmp>
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	f77f ada3 	ble.w	8004a08 <_dtoa_r+0x490>
 8004ec2:	4656      	mov	r6, sl
 8004ec4:	2331      	movs	r3, #49	@ 0x31
 8004ec6:	f806 3b01 	strb.w	r3, [r6], #1
 8004eca:	f108 0801 	add.w	r8, r8, #1
 8004ece:	e59f      	b.n	8004a10 <_dtoa_r+0x498>
 8004ed0:	9c03      	ldr	r4, [sp, #12]
 8004ed2:	46b8      	mov	r8, r7
 8004ed4:	4625      	mov	r5, r4
 8004ed6:	e7f4      	b.n	8004ec2 <_dtoa_r+0x94a>
 8004ed8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 8101 	beq.w	80050e6 <_dtoa_r+0xb6e>
 8004ee4:	2e00      	cmp	r6, #0
 8004ee6:	dd05      	ble.n	8004ef4 <_dtoa_r+0x97c>
 8004ee8:	4629      	mov	r1, r5
 8004eea:	4632      	mov	r2, r6
 8004eec:	4648      	mov	r0, r9
 8004eee:	f000 fc19 	bl	8005724 <__lshift>
 8004ef2:	4605      	mov	r5, r0
 8004ef4:	9b08      	ldr	r3, [sp, #32]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d05c      	beq.n	8004fb4 <_dtoa_r+0xa3c>
 8004efa:	6869      	ldr	r1, [r5, #4]
 8004efc:	4648      	mov	r0, r9
 8004efe:	f000 fa0b 	bl	8005318 <_Balloc>
 8004f02:	4606      	mov	r6, r0
 8004f04:	b928      	cbnz	r0, 8004f12 <_dtoa_r+0x99a>
 8004f06:	4b82      	ldr	r3, [pc, #520]	@ (8005110 <_dtoa_r+0xb98>)
 8004f08:	4602      	mov	r2, r0
 8004f0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004f0e:	f7ff bb4a 	b.w	80045a6 <_dtoa_r+0x2e>
 8004f12:	692a      	ldr	r2, [r5, #16]
 8004f14:	3202      	adds	r2, #2
 8004f16:	0092      	lsls	r2, r2, #2
 8004f18:	f105 010c 	add.w	r1, r5, #12
 8004f1c:	300c      	adds	r0, #12
 8004f1e:	f001 f807 	bl	8005f30 <memcpy>
 8004f22:	2201      	movs	r2, #1
 8004f24:	4631      	mov	r1, r6
 8004f26:	4648      	mov	r0, r9
 8004f28:	f000 fbfc 	bl	8005724 <__lshift>
 8004f2c:	f10a 0301 	add.w	r3, sl, #1
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	eb0a 030b 	add.w	r3, sl, fp
 8004f36:	9308      	str	r3, [sp, #32]
 8004f38:	9b04      	ldr	r3, [sp, #16]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	462f      	mov	r7, r5
 8004f40:	9306      	str	r3, [sp, #24]
 8004f42:	4605      	mov	r5, r0
 8004f44:	9b00      	ldr	r3, [sp, #0]
 8004f46:	9802      	ldr	r0, [sp, #8]
 8004f48:	4621      	mov	r1, r4
 8004f4a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8004f4e:	f7ff fa88 	bl	8004462 <quorem>
 8004f52:	4603      	mov	r3, r0
 8004f54:	3330      	adds	r3, #48	@ 0x30
 8004f56:	9003      	str	r0, [sp, #12]
 8004f58:	4639      	mov	r1, r7
 8004f5a:	9802      	ldr	r0, [sp, #8]
 8004f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f5e:	f000 fc4d 	bl	80057fc <__mcmp>
 8004f62:	462a      	mov	r2, r5
 8004f64:	9004      	str	r0, [sp, #16]
 8004f66:	4621      	mov	r1, r4
 8004f68:	4648      	mov	r0, r9
 8004f6a:	f000 fc63 	bl	8005834 <__mdiff>
 8004f6e:	68c2      	ldr	r2, [r0, #12]
 8004f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f72:	4606      	mov	r6, r0
 8004f74:	bb02      	cbnz	r2, 8004fb8 <_dtoa_r+0xa40>
 8004f76:	4601      	mov	r1, r0
 8004f78:	9802      	ldr	r0, [sp, #8]
 8004f7a:	f000 fc3f 	bl	80057fc <__mcmp>
 8004f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f80:	4602      	mov	r2, r0
 8004f82:	4631      	mov	r1, r6
 8004f84:	4648      	mov	r0, r9
 8004f86:	920c      	str	r2, [sp, #48]	@ 0x30
 8004f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f8a:	f000 fa05 	bl	8005398 <_Bfree>
 8004f8e:	9b07      	ldr	r3, [sp, #28]
 8004f90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f92:	9e00      	ldr	r6, [sp, #0]
 8004f94:	ea42 0103 	orr.w	r1, r2, r3
 8004f98:	9b06      	ldr	r3, [sp, #24]
 8004f9a:	4319      	orrs	r1, r3
 8004f9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f9e:	d10d      	bne.n	8004fbc <_dtoa_r+0xa44>
 8004fa0:	2b39      	cmp	r3, #57	@ 0x39
 8004fa2:	d027      	beq.n	8004ff4 <_dtoa_r+0xa7c>
 8004fa4:	9a04      	ldr	r2, [sp, #16]
 8004fa6:	2a00      	cmp	r2, #0
 8004fa8:	dd01      	ble.n	8004fae <_dtoa_r+0xa36>
 8004faa:	9b03      	ldr	r3, [sp, #12]
 8004fac:	3331      	adds	r3, #49	@ 0x31
 8004fae:	f88b 3000 	strb.w	r3, [fp]
 8004fb2:	e52e      	b.n	8004a12 <_dtoa_r+0x49a>
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	e7b9      	b.n	8004f2c <_dtoa_r+0x9b4>
 8004fb8:	2201      	movs	r2, #1
 8004fba:	e7e2      	b.n	8004f82 <_dtoa_r+0xa0a>
 8004fbc:	9904      	ldr	r1, [sp, #16]
 8004fbe:	2900      	cmp	r1, #0
 8004fc0:	db04      	blt.n	8004fcc <_dtoa_r+0xa54>
 8004fc2:	9807      	ldr	r0, [sp, #28]
 8004fc4:	4301      	orrs	r1, r0
 8004fc6:	9806      	ldr	r0, [sp, #24]
 8004fc8:	4301      	orrs	r1, r0
 8004fca:	d120      	bne.n	800500e <_dtoa_r+0xa96>
 8004fcc:	2a00      	cmp	r2, #0
 8004fce:	ddee      	ble.n	8004fae <_dtoa_r+0xa36>
 8004fd0:	9902      	ldr	r1, [sp, #8]
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	4648      	mov	r0, r9
 8004fd8:	f000 fba4 	bl	8005724 <__lshift>
 8004fdc:	4621      	mov	r1, r4
 8004fde:	9002      	str	r0, [sp, #8]
 8004fe0:	f000 fc0c 	bl	80057fc <__mcmp>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	9b00      	ldr	r3, [sp, #0]
 8004fe8:	dc02      	bgt.n	8004ff0 <_dtoa_r+0xa78>
 8004fea:	d1e0      	bne.n	8004fae <_dtoa_r+0xa36>
 8004fec:	07da      	lsls	r2, r3, #31
 8004fee:	d5de      	bpl.n	8004fae <_dtoa_r+0xa36>
 8004ff0:	2b39      	cmp	r3, #57	@ 0x39
 8004ff2:	d1da      	bne.n	8004faa <_dtoa_r+0xa32>
 8004ff4:	2339      	movs	r3, #57	@ 0x39
 8004ff6:	f88b 3000 	strb.w	r3, [fp]
 8004ffa:	4633      	mov	r3, r6
 8004ffc:	461e      	mov	r6, r3
 8004ffe:	3b01      	subs	r3, #1
 8005000:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005004:	2a39      	cmp	r2, #57	@ 0x39
 8005006:	d04e      	beq.n	80050a6 <_dtoa_r+0xb2e>
 8005008:	3201      	adds	r2, #1
 800500a:	701a      	strb	r2, [r3, #0]
 800500c:	e501      	b.n	8004a12 <_dtoa_r+0x49a>
 800500e:	2a00      	cmp	r2, #0
 8005010:	dd03      	ble.n	800501a <_dtoa_r+0xaa2>
 8005012:	2b39      	cmp	r3, #57	@ 0x39
 8005014:	d0ee      	beq.n	8004ff4 <_dtoa_r+0xa7c>
 8005016:	3301      	adds	r3, #1
 8005018:	e7c9      	b.n	8004fae <_dtoa_r+0xa36>
 800501a:	9a00      	ldr	r2, [sp, #0]
 800501c:	9908      	ldr	r1, [sp, #32]
 800501e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005022:	428a      	cmp	r2, r1
 8005024:	d028      	beq.n	8005078 <_dtoa_r+0xb00>
 8005026:	9902      	ldr	r1, [sp, #8]
 8005028:	2300      	movs	r3, #0
 800502a:	220a      	movs	r2, #10
 800502c:	4648      	mov	r0, r9
 800502e:	f000 f9d5 	bl	80053dc <__multadd>
 8005032:	42af      	cmp	r7, r5
 8005034:	9002      	str	r0, [sp, #8]
 8005036:	f04f 0300 	mov.w	r3, #0
 800503a:	f04f 020a 	mov.w	r2, #10
 800503e:	4639      	mov	r1, r7
 8005040:	4648      	mov	r0, r9
 8005042:	d107      	bne.n	8005054 <_dtoa_r+0xadc>
 8005044:	f000 f9ca 	bl	80053dc <__multadd>
 8005048:	4607      	mov	r7, r0
 800504a:	4605      	mov	r5, r0
 800504c:	9b00      	ldr	r3, [sp, #0]
 800504e:	3301      	adds	r3, #1
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	e777      	b.n	8004f44 <_dtoa_r+0x9cc>
 8005054:	f000 f9c2 	bl	80053dc <__multadd>
 8005058:	4629      	mov	r1, r5
 800505a:	4607      	mov	r7, r0
 800505c:	2300      	movs	r3, #0
 800505e:	220a      	movs	r2, #10
 8005060:	4648      	mov	r0, r9
 8005062:	f000 f9bb 	bl	80053dc <__multadd>
 8005066:	4605      	mov	r5, r0
 8005068:	e7f0      	b.n	800504c <_dtoa_r+0xad4>
 800506a:	f1bb 0f00 	cmp.w	fp, #0
 800506e:	bfcc      	ite	gt
 8005070:	465e      	movgt	r6, fp
 8005072:	2601      	movle	r6, #1
 8005074:	4456      	add	r6, sl
 8005076:	2700      	movs	r7, #0
 8005078:	9902      	ldr	r1, [sp, #8]
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	2201      	movs	r2, #1
 800507e:	4648      	mov	r0, r9
 8005080:	f000 fb50 	bl	8005724 <__lshift>
 8005084:	4621      	mov	r1, r4
 8005086:	9002      	str	r0, [sp, #8]
 8005088:	f000 fbb8 	bl	80057fc <__mcmp>
 800508c:	2800      	cmp	r0, #0
 800508e:	dcb4      	bgt.n	8004ffa <_dtoa_r+0xa82>
 8005090:	d102      	bne.n	8005098 <_dtoa_r+0xb20>
 8005092:	9b00      	ldr	r3, [sp, #0]
 8005094:	07db      	lsls	r3, r3, #31
 8005096:	d4b0      	bmi.n	8004ffa <_dtoa_r+0xa82>
 8005098:	4633      	mov	r3, r6
 800509a:	461e      	mov	r6, r3
 800509c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050a0:	2a30      	cmp	r2, #48	@ 0x30
 80050a2:	d0fa      	beq.n	800509a <_dtoa_r+0xb22>
 80050a4:	e4b5      	b.n	8004a12 <_dtoa_r+0x49a>
 80050a6:	459a      	cmp	sl, r3
 80050a8:	d1a8      	bne.n	8004ffc <_dtoa_r+0xa84>
 80050aa:	2331      	movs	r3, #49	@ 0x31
 80050ac:	f108 0801 	add.w	r8, r8, #1
 80050b0:	f88a 3000 	strb.w	r3, [sl]
 80050b4:	e4ad      	b.n	8004a12 <_dtoa_r+0x49a>
 80050b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005114 <_dtoa_r+0xb9c>
 80050bc:	b11b      	cbz	r3, 80050c6 <_dtoa_r+0xb4e>
 80050be:	f10a 0308 	add.w	r3, sl, #8
 80050c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	4650      	mov	r0, sl
 80050c8:	b017      	add	sp, #92	@ 0x5c
 80050ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ce:	9b07      	ldr	r3, [sp, #28]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	f77f ae2e 	ble.w	8004d32 <_dtoa_r+0x7ba>
 80050d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050d8:	9308      	str	r3, [sp, #32]
 80050da:	2001      	movs	r0, #1
 80050dc:	e64d      	b.n	8004d7a <_dtoa_r+0x802>
 80050de:	f1bb 0f00 	cmp.w	fp, #0
 80050e2:	f77f aed9 	ble.w	8004e98 <_dtoa_r+0x920>
 80050e6:	4656      	mov	r6, sl
 80050e8:	9802      	ldr	r0, [sp, #8]
 80050ea:	4621      	mov	r1, r4
 80050ec:	f7ff f9b9 	bl	8004462 <quorem>
 80050f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80050f4:	f806 3b01 	strb.w	r3, [r6], #1
 80050f8:	eba6 020a 	sub.w	r2, r6, sl
 80050fc:	4593      	cmp	fp, r2
 80050fe:	ddb4      	ble.n	800506a <_dtoa_r+0xaf2>
 8005100:	9902      	ldr	r1, [sp, #8]
 8005102:	2300      	movs	r3, #0
 8005104:	220a      	movs	r2, #10
 8005106:	4648      	mov	r0, r9
 8005108:	f000 f968 	bl	80053dc <__multadd>
 800510c:	9002      	str	r0, [sp, #8]
 800510e:	e7eb      	b.n	80050e8 <_dtoa_r+0xb70>
 8005110:	080062ea 	.word	0x080062ea
 8005114:	0800626e 	.word	0x0800626e

08005118 <_free_r>:
 8005118:	b538      	push	{r3, r4, r5, lr}
 800511a:	4605      	mov	r5, r0
 800511c:	2900      	cmp	r1, #0
 800511e:	d041      	beq.n	80051a4 <_free_r+0x8c>
 8005120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005124:	1f0c      	subs	r4, r1, #4
 8005126:	2b00      	cmp	r3, #0
 8005128:	bfb8      	it	lt
 800512a:	18e4      	addlt	r4, r4, r3
 800512c:	f000 f8e8 	bl	8005300 <__malloc_lock>
 8005130:	4a1d      	ldr	r2, [pc, #116]	@ (80051a8 <_free_r+0x90>)
 8005132:	6813      	ldr	r3, [r2, #0]
 8005134:	b933      	cbnz	r3, 8005144 <_free_r+0x2c>
 8005136:	6063      	str	r3, [r4, #4]
 8005138:	6014      	str	r4, [r2, #0]
 800513a:	4628      	mov	r0, r5
 800513c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005140:	f000 b8e4 	b.w	800530c <__malloc_unlock>
 8005144:	42a3      	cmp	r3, r4
 8005146:	d908      	bls.n	800515a <_free_r+0x42>
 8005148:	6820      	ldr	r0, [r4, #0]
 800514a:	1821      	adds	r1, r4, r0
 800514c:	428b      	cmp	r3, r1
 800514e:	bf01      	itttt	eq
 8005150:	6819      	ldreq	r1, [r3, #0]
 8005152:	685b      	ldreq	r3, [r3, #4]
 8005154:	1809      	addeq	r1, r1, r0
 8005156:	6021      	streq	r1, [r4, #0]
 8005158:	e7ed      	b.n	8005136 <_free_r+0x1e>
 800515a:	461a      	mov	r2, r3
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	b10b      	cbz	r3, 8005164 <_free_r+0x4c>
 8005160:	42a3      	cmp	r3, r4
 8005162:	d9fa      	bls.n	800515a <_free_r+0x42>
 8005164:	6811      	ldr	r1, [r2, #0]
 8005166:	1850      	adds	r0, r2, r1
 8005168:	42a0      	cmp	r0, r4
 800516a:	d10b      	bne.n	8005184 <_free_r+0x6c>
 800516c:	6820      	ldr	r0, [r4, #0]
 800516e:	4401      	add	r1, r0
 8005170:	1850      	adds	r0, r2, r1
 8005172:	4283      	cmp	r3, r0
 8005174:	6011      	str	r1, [r2, #0]
 8005176:	d1e0      	bne.n	800513a <_free_r+0x22>
 8005178:	6818      	ldr	r0, [r3, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	6053      	str	r3, [r2, #4]
 800517e:	4408      	add	r0, r1
 8005180:	6010      	str	r0, [r2, #0]
 8005182:	e7da      	b.n	800513a <_free_r+0x22>
 8005184:	d902      	bls.n	800518c <_free_r+0x74>
 8005186:	230c      	movs	r3, #12
 8005188:	602b      	str	r3, [r5, #0]
 800518a:	e7d6      	b.n	800513a <_free_r+0x22>
 800518c:	6820      	ldr	r0, [r4, #0]
 800518e:	1821      	adds	r1, r4, r0
 8005190:	428b      	cmp	r3, r1
 8005192:	bf04      	itt	eq
 8005194:	6819      	ldreq	r1, [r3, #0]
 8005196:	685b      	ldreq	r3, [r3, #4]
 8005198:	6063      	str	r3, [r4, #4]
 800519a:	bf04      	itt	eq
 800519c:	1809      	addeq	r1, r1, r0
 800519e:	6021      	streq	r1, [r4, #0]
 80051a0:	6054      	str	r4, [r2, #4]
 80051a2:	e7ca      	b.n	800513a <_free_r+0x22>
 80051a4:	bd38      	pop	{r3, r4, r5, pc}
 80051a6:	bf00      	nop
 80051a8:	2000043c 	.word	0x2000043c

080051ac <malloc>:
 80051ac:	4b02      	ldr	r3, [pc, #8]	@ (80051b8 <malloc+0xc>)
 80051ae:	4601      	mov	r1, r0
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	f000 b825 	b.w	8005200 <_malloc_r>
 80051b6:	bf00      	nop
 80051b8:	20000020 	.word	0x20000020

080051bc <sbrk_aligned>:
 80051bc:	b570      	push	{r4, r5, r6, lr}
 80051be:	4e0f      	ldr	r6, [pc, #60]	@ (80051fc <sbrk_aligned+0x40>)
 80051c0:	460c      	mov	r4, r1
 80051c2:	6831      	ldr	r1, [r6, #0]
 80051c4:	4605      	mov	r5, r0
 80051c6:	b911      	cbnz	r1, 80051ce <sbrk_aligned+0x12>
 80051c8:	f000 fea2 	bl	8005f10 <_sbrk_r>
 80051cc:	6030      	str	r0, [r6, #0]
 80051ce:	4621      	mov	r1, r4
 80051d0:	4628      	mov	r0, r5
 80051d2:	f000 fe9d 	bl	8005f10 <_sbrk_r>
 80051d6:	1c43      	adds	r3, r0, #1
 80051d8:	d103      	bne.n	80051e2 <sbrk_aligned+0x26>
 80051da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80051de:	4620      	mov	r0, r4
 80051e0:	bd70      	pop	{r4, r5, r6, pc}
 80051e2:	1cc4      	adds	r4, r0, #3
 80051e4:	f024 0403 	bic.w	r4, r4, #3
 80051e8:	42a0      	cmp	r0, r4
 80051ea:	d0f8      	beq.n	80051de <sbrk_aligned+0x22>
 80051ec:	1a21      	subs	r1, r4, r0
 80051ee:	4628      	mov	r0, r5
 80051f0:	f000 fe8e 	bl	8005f10 <_sbrk_r>
 80051f4:	3001      	adds	r0, #1
 80051f6:	d1f2      	bne.n	80051de <sbrk_aligned+0x22>
 80051f8:	e7ef      	b.n	80051da <sbrk_aligned+0x1e>
 80051fa:	bf00      	nop
 80051fc:	20000438 	.word	0x20000438

08005200 <_malloc_r>:
 8005200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005204:	1ccd      	adds	r5, r1, #3
 8005206:	f025 0503 	bic.w	r5, r5, #3
 800520a:	3508      	adds	r5, #8
 800520c:	2d0c      	cmp	r5, #12
 800520e:	bf38      	it	cc
 8005210:	250c      	movcc	r5, #12
 8005212:	2d00      	cmp	r5, #0
 8005214:	4606      	mov	r6, r0
 8005216:	db01      	blt.n	800521c <_malloc_r+0x1c>
 8005218:	42a9      	cmp	r1, r5
 800521a:	d904      	bls.n	8005226 <_malloc_r+0x26>
 800521c:	230c      	movs	r3, #12
 800521e:	6033      	str	r3, [r6, #0]
 8005220:	2000      	movs	r0, #0
 8005222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005226:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052fc <_malloc_r+0xfc>
 800522a:	f000 f869 	bl	8005300 <__malloc_lock>
 800522e:	f8d8 3000 	ldr.w	r3, [r8]
 8005232:	461c      	mov	r4, r3
 8005234:	bb44      	cbnz	r4, 8005288 <_malloc_r+0x88>
 8005236:	4629      	mov	r1, r5
 8005238:	4630      	mov	r0, r6
 800523a:	f7ff ffbf 	bl	80051bc <sbrk_aligned>
 800523e:	1c43      	adds	r3, r0, #1
 8005240:	4604      	mov	r4, r0
 8005242:	d158      	bne.n	80052f6 <_malloc_r+0xf6>
 8005244:	f8d8 4000 	ldr.w	r4, [r8]
 8005248:	4627      	mov	r7, r4
 800524a:	2f00      	cmp	r7, #0
 800524c:	d143      	bne.n	80052d6 <_malloc_r+0xd6>
 800524e:	2c00      	cmp	r4, #0
 8005250:	d04b      	beq.n	80052ea <_malloc_r+0xea>
 8005252:	6823      	ldr	r3, [r4, #0]
 8005254:	4639      	mov	r1, r7
 8005256:	4630      	mov	r0, r6
 8005258:	eb04 0903 	add.w	r9, r4, r3
 800525c:	f000 fe58 	bl	8005f10 <_sbrk_r>
 8005260:	4581      	cmp	r9, r0
 8005262:	d142      	bne.n	80052ea <_malloc_r+0xea>
 8005264:	6821      	ldr	r1, [r4, #0]
 8005266:	1a6d      	subs	r5, r5, r1
 8005268:	4629      	mov	r1, r5
 800526a:	4630      	mov	r0, r6
 800526c:	f7ff ffa6 	bl	80051bc <sbrk_aligned>
 8005270:	3001      	adds	r0, #1
 8005272:	d03a      	beq.n	80052ea <_malloc_r+0xea>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	442b      	add	r3, r5
 8005278:	6023      	str	r3, [r4, #0]
 800527a:	f8d8 3000 	ldr.w	r3, [r8]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	bb62      	cbnz	r2, 80052dc <_malloc_r+0xdc>
 8005282:	f8c8 7000 	str.w	r7, [r8]
 8005286:	e00f      	b.n	80052a8 <_malloc_r+0xa8>
 8005288:	6822      	ldr	r2, [r4, #0]
 800528a:	1b52      	subs	r2, r2, r5
 800528c:	d420      	bmi.n	80052d0 <_malloc_r+0xd0>
 800528e:	2a0b      	cmp	r2, #11
 8005290:	d917      	bls.n	80052c2 <_malloc_r+0xc2>
 8005292:	1961      	adds	r1, r4, r5
 8005294:	42a3      	cmp	r3, r4
 8005296:	6025      	str	r5, [r4, #0]
 8005298:	bf18      	it	ne
 800529a:	6059      	strne	r1, [r3, #4]
 800529c:	6863      	ldr	r3, [r4, #4]
 800529e:	bf08      	it	eq
 80052a0:	f8c8 1000 	streq.w	r1, [r8]
 80052a4:	5162      	str	r2, [r4, r5]
 80052a6:	604b      	str	r3, [r1, #4]
 80052a8:	4630      	mov	r0, r6
 80052aa:	f000 f82f 	bl	800530c <__malloc_unlock>
 80052ae:	f104 000b 	add.w	r0, r4, #11
 80052b2:	1d23      	adds	r3, r4, #4
 80052b4:	f020 0007 	bic.w	r0, r0, #7
 80052b8:	1ac2      	subs	r2, r0, r3
 80052ba:	bf1c      	itt	ne
 80052bc:	1a1b      	subne	r3, r3, r0
 80052be:	50a3      	strne	r3, [r4, r2]
 80052c0:	e7af      	b.n	8005222 <_malloc_r+0x22>
 80052c2:	6862      	ldr	r2, [r4, #4]
 80052c4:	42a3      	cmp	r3, r4
 80052c6:	bf0c      	ite	eq
 80052c8:	f8c8 2000 	streq.w	r2, [r8]
 80052cc:	605a      	strne	r2, [r3, #4]
 80052ce:	e7eb      	b.n	80052a8 <_malloc_r+0xa8>
 80052d0:	4623      	mov	r3, r4
 80052d2:	6864      	ldr	r4, [r4, #4]
 80052d4:	e7ae      	b.n	8005234 <_malloc_r+0x34>
 80052d6:	463c      	mov	r4, r7
 80052d8:	687f      	ldr	r7, [r7, #4]
 80052da:	e7b6      	b.n	800524a <_malloc_r+0x4a>
 80052dc:	461a      	mov	r2, r3
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	42a3      	cmp	r3, r4
 80052e2:	d1fb      	bne.n	80052dc <_malloc_r+0xdc>
 80052e4:	2300      	movs	r3, #0
 80052e6:	6053      	str	r3, [r2, #4]
 80052e8:	e7de      	b.n	80052a8 <_malloc_r+0xa8>
 80052ea:	230c      	movs	r3, #12
 80052ec:	6033      	str	r3, [r6, #0]
 80052ee:	4630      	mov	r0, r6
 80052f0:	f000 f80c 	bl	800530c <__malloc_unlock>
 80052f4:	e794      	b.n	8005220 <_malloc_r+0x20>
 80052f6:	6005      	str	r5, [r0, #0]
 80052f8:	e7d6      	b.n	80052a8 <_malloc_r+0xa8>
 80052fa:	bf00      	nop
 80052fc:	2000043c 	.word	0x2000043c

08005300 <__malloc_lock>:
 8005300:	4801      	ldr	r0, [pc, #4]	@ (8005308 <__malloc_lock+0x8>)
 8005302:	f7ff b8ac 	b.w	800445e <__retarget_lock_acquire_recursive>
 8005306:	bf00      	nop
 8005308:	20000434 	.word	0x20000434

0800530c <__malloc_unlock>:
 800530c:	4801      	ldr	r0, [pc, #4]	@ (8005314 <__malloc_unlock+0x8>)
 800530e:	f7ff b8a7 	b.w	8004460 <__retarget_lock_release_recursive>
 8005312:	bf00      	nop
 8005314:	20000434 	.word	0x20000434

08005318 <_Balloc>:
 8005318:	b570      	push	{r4, r5, r6, lr}
 800531a:	69c6      	ldr	r6, [r0, #28]
 800531c:	4604      	mov	r4, r0
 800531e:	460d      	mov	r5, r1
 8005320:	b976      	cbnz	r6, 8005340 <_Balloc+0x28>
 8005322:	2010      	movs	r0, #16
 8005324:	f7ff ff42 	bl	80051ac <malloc>
 8005328:	4602      	mov	r2, r0
 800532a:	61e0      	str	r0, [r4, #28]
 800532c:	b920      	cbnz	r0, 8005338 <_Balloc+0x20>
 800532e:	4b18      	ldr	r3, [pc, #96]	@ (8005390 <_Balloc+0x78>)
 8005330:	4818      	ldr	r0, [pc, #96]	@ (8005394 <_Balloc+0x7c>)
 8005332:	216b      	movs	r1, #107	@ 0x6b
 8005334:	f000 fe0a 	bl	8005f4c <__assert_func>
 8005338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800533c:	6006      	str	r6, [r0, #0]
 800533e:	60c6      	str	r6, [r0, #12]
 8005340:	69e6      	ldr	r6, [r4, #28]
 8005342:	68f3      	ldr	r3, [r6, #12]
 8005344:	b183      	cbz	r3, 8005368 <_Balloc+0x50>
 8005346:	69e3      	ldr	r3, [r4, #28]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800534e:	b9b8      	cbnz	r0, 8005380 <_Balloc+0x68>
 8005350:	2101      	movs	r1, #1
 8005352:	fa01 f605 	lsl.w	r6, r1, r5
 8005356:	1d72      	adds	r2, r6, #5
 8005358:	0092      	lsls	r2, r2, #2
 800535a:	4620      	mov	r0, r4
 800535c:	f000 fe14 	bl	8005f88 <_calloc_r>
 8005360:	b160      	cbz	r0, 800537c <_Balloc+0x64>
 8005362:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005366:	e00e      	b.n	8005386 <_Balloc+0x6e>
 8005368:	2221      	movs	r2, #33	@ 0x21
 800536a:	2104      	movs	r1, #4
 800536c:	4620      	mov	r0, r4
 800536e:	f000 fe0b 	bl	8005f88 <_calloc_r>
 8005372:	69e3      	ldr	r3, [r4, #28]
 8005374:	60f0      	str	r0, [r6, #12]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1e4      	bne.n	8005346 <_Balloc+0x2e>
 800537c:	2000      	movs	r0, #0
 800537e:	bd70      	pop	{r4, r5, r6, pc}
 8005380:	6802      	ldr	r2, [r0, #0]
 8005382:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005386:	2300      	movs	r3, #0
 8005388:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800538c:	e7f7      	b.n	800537e <_Balloc+0x66>
 800538e:	bf00      	nop
 8005390:	0800627b 	.word	0x0800627b
 8005394:	080062fb 	.word	0x080062fb

08005398 <_Bfree>:
 8005398:	b570      	push	{r4, r5, r6, lr}
 800539a:	69c6      	ldr	r6, [r0, #28]
 800539c:	4605      	mov	r5, r0
 800539e:	460c      	mov	r4, r1
 80053a0:	b976      	cbnz	r6, 80053c0 <_Bfree+0x28>
 80053a2:	2010      	movs	r0, #16
 80053a4:	f7ff ff02 	bl	80051ac <malloc>
 80053a8:	4602      	mov	r2, r0
 80053aa:	61e8      	str	r0, [r5, #28]
 80053ac:	b920      	cbnz	r0, 80053b8 <_Bfree+0x20>
 80053ae:	4b09      	ldr	r3, [pc, #36]	@ (80053d4 <_Bfree+0x3c>)
 80053b0:	4809      	ldr	r0, [pc, #36]	@ (80053d8 <_Bfree+0x40>)
 80053b2:	218f      	movs	r1, #143	@ 0x8f
 80053b4:	f000 fdca 	bl	8005f4c <__assert_func>
 80053b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053bc:	6006      	str	r6, [r0, #0]
 80053be:	60c6      	str	r6, [r0, #12]
 80053c0:	b13c      	cbz	r4, 80053d2 <_Bfree+0x3a>
 80053c2:	69eb      	ldr	r3, [r5, #28]
 80053c4:	6862      	ldr	r2, [r4, #4]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053cc:	6021      	str	r1, [r4, #0]
 80053ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80053d2:	bd70      	pop	{r4, r5, r6, pc}
 80053d4:	0800627b 	.word	0x0800627b
 80053d8:	080062fb 	.word	0x080062fb

080053dc <__multadd>:
 80053dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053e0:	690d      	ldr	r5, [r1, #16]
 80053e2:	4607      	mov	r7, r0
 80053e4:	460c      	mov	r4, r1
 80053e6:	461e      	mov	r6, r3
 80053e8:	f101 0c14 	add.w	ip, r1, #20
 80053ec:	2000      	movs	r0, #0
 80053ee:	f8dc 3000 	ldr.w	r3, [ip]
 80053f2:	b299      	uxth	r1, r3
 80053f4:	fb02 6101 	mla	r1, r2, r1, r6
 80053f8:	0c1e      	lsrs	r6, r3, #16
 80053fa:	0c0b      	lsrs	r3, r1, #16
 80053fc:	fb02 3306 	mla	r3, r2, r6, r3
 8005400:	b289      	uxth	r1, r1
 8005402:	3001      	adds	r0, #1
 8005404:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005408:	4285      	cmp	r5, r0
 800540a:	f84c 1b04 	str.w	r1, [ip], #4
 800540e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005412:	dcec      	bgt.n	80053ee <__multadd+0x12>
 8005414:	b30e      	cbz	r6, 800545a <__multadd+0x7e>
 8005416:	68a3      	ldr	r3, [r4, #8]
 8005418:	42ab      	cmp	r3, r5
 800541a:	dc19      	bgt.n	8005450 <__multadd+0x74>
 800541c:	6861      	ldr	r1, [r4, #4]
 800541e:	4638      	mov	r0, r7
 8005420:	3101      	adds	r1, #1
 8005422:	f7ff ff79 	bl	8005318 <_Balloc>
 8005426:	4680      	mov	r8, r0
 8005428:	b928      	cbnz	r0, 8005436 <__multadd+0x5a>
 800542a:	4602      	mov	r2, r0
 800542c:	4b0c      	ldr	r3, [pc, #48]	@ (8005460 <__multadd+0x84>)
 800542e:	480d      	ldr	r0, [pc, #52]	@ (8005464 <__multadd+0x88>)
 8005430:	21ba      	movs	r1, #186	@ 0xba
 8005432:	f000 fd8b 	bl	8005f4c <__assert_func>
 8005436:	6922      	ldr	r2, [r4, #16]
 8005438:	3202      	adds	r2, #2
 800543a:	f104 010c 	add.w	r1, r4, #12
 800543e:	0092      	lsls	r2, r2, #2
 8005440:	300c      	adds	r0, #12
 8005442:	f000 fd75 	bl	8005f30 <memcpy>
 8005446:	4621      	mov	r1, r4
 8005448:	4638      	mov	r0, r7
 800544a:	f7ff ffa5 	bl	8005398 <_Bfree>
 800544e:	4644      	mov	r4, r8
 8005450:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005454:	3501      	adds	r5, #1
 8005456:	615e      	str	r6, [r3, #20]
 8005458:	6125      	str	r5, [r4, #16]
 800545a:	4620      	mov	r0, r4
 800545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005460:	080062ea 	.word	0x080062ea
 8005464:	080062fb 	.word	0x080062fb

08005468 <__hi0bits>:
 8005468:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800546c:	4603      	mov	r3, r0
 800546e:	bf36      	itet	cc
 8005470:	0403      	lslcc	r3, r0, #16
 8005472:	2000      	movcs	r0, #0
 8005474:	2010      	movcc	r0, #16
 8005476:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800547a:	bf3c      	itt	cc
 800547c:	021b      	lslcc	r3, r3, #8
 800547e:	3008      	addcc	r0, #8
 8005480:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005484:	bf3c      	itt	cc
 8005486:	011b      	lslcc	r3, r3, #4
 8005488:	3004      	addcc	r0, #4
 800548a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548e:	bf3c      	itt	cc
 8005490:	009b      	lslcc	r3, r3, #2
 8005492:	3002      	addcc	r0, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	db05      	blt.n	80054a4 <__hi0bits+0x3c>
 8005498:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800549c:	f100 0001 	add.w	r0, r0, #1
 80054a0:	bf08      	it	eq
 80054a2:	2020      	moveq	r0, #32
 80054a4:	4770      	bx	lr

080054a6 <__lo0bits>:
 80054a6:	6803      	ldr	r3, [r0, #0]
 80054a8:	4602      	mov	r2, r0
 80054aa:	f013 0007 	ands.w	r0, r3, #7
 80054ae:	d00b      	beq.n	80054c8 <__lo0bits+0x22>
 80054b0:	07d9      	lsls	r1, r3, #31
 80054b2:	d421      	bmi.n	80054f8 <__lo0bits+0x52>
 80054b4:	0798      	lsls	r0, r3, #30
 80054b6:	bf49      	itett	mi
 80054b8:	085b      	lsrmi	r3, r3, #1
 80054ba:	089b      	lsrpl	r3, r3, #2
 80054bc:	2001      	movmi	r0, #1
 80054be:	6013      	strmi	r3, [r2, #0]
 80054c0:	bf5c      	itt	pl
 80054c2:	6013      	strpl	r3, [r2, #0]
 80054c4:	2002      	movpl	r0, #2
 80054c6:	4770      	bx	lr
 80054c8:	b299      	uxth	r1, r3
 80054ca:	b909      	cbnz	r1, 80054d0 <__lo0bits+0x2a>
 80054cc:	0c1b      	lsrs	r3, r3, #16
 80054ce:	2010      	movs	r0, #16
 80054d0:	b2d9      	uxtb	r1, r3
 80054d2:	b909      	cbnz	r1, 80054d8 <__lo0bits+0x32>
 80054d4:	3008      	adds	r0, #8
 80054d6:	0a1b      	lsrs	r3, r3, #8
 80054d8:	0719      	lsls	r1, r3, #28
 80054da:	bf04      	itt	eq
 80054dc:	091b      	lsreq	r3, r3, #4
 80054de:	3004      	addeq	r0, #4
 80054e0:	0799      	lsls	r1, r3, #30
 80054e2:	bf04      	itt	eq
 80054e4:	089b      	lsreq	r3, r3, #2
 80054e6:	3002      	addeq	r0, #2
 80054e8:	07d9      	lsls	r1, r3, #31
 80054ea:	d403      	bmi.n	80054f4 <__lo0bits+0x4e>
 80054ec:	085b      	lsrs	r3, r3, #1
 80054ee:	f100 0001 	add.w	r0, r0, #1
 80054f2:	d003      	beq.n	80054fc <__lo0bits+0x56>
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	4770      	bx	lr
 80054f8:	2000      	movs	r0, #0
 80054fa:	4770      	bx	lr
 80054fc:	2020      	movs	r0, #32
 80054fe:	4770      	bx	lr

08005500 <__i2b>:
 8005500:	b510      	push	{r4, lr}
 8005502:	460c      	mov	r4, r1
 8005504:	2101      	movs	r1, #1
 8005506:	f7ff ff07 	bl	8005318 <_Balloc>
 800550a:	4602      	mov	r2, r0
 800550c:	b928      	cbnz	r0, 800551a <__i2b+0x1a>
 800550e:	4b05      	ldr	r3, [pc, #20]	@ (8005524 <__i2b+0x24>)
 8005510:	4805      	ldr	r0, [pc, #20]	@ (8005528 <__i2b+0x28>)
 8005512:	f240 1145 	movw	r1, #325	@ 0x145
 8005516:	f000 fd19 	bl	8005f4c <__assert_func>
 800551a:	2301      	movs	r3, #1
 800551c:	6144      	str	r4, [r0, #20]
 800551e:	6103      	str	r3, [r0, #16]
 8005520:	bd10      	pop	{r4, pc}
 8005522:	bf00      	nop
 8005524:	080062ea 	.word	0x080062ea
 8005528:	080062fb 	.word	0x080062fb

0800552c <__multiply>:
 800552c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005530:	4617      	mov	r7, r2
 8005532:	690a      	ldr	r2, [r1, #16]
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	429a      	cmp	r2, r3
 8005538:	bfa8      	it	ge
 800553a:	463b      	movge	r3, r7
 800553c:	4689      	mov	r9, r1
 800553e:	bfa4      	itt	ge
 8005540:	460f      	movge	r7, r1
 8005542:	4699      	movge	r9, r3
 8005544:	693d      	ldr	r5, [r7, #16]
 8005546:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	eb05 060a 	add.w	r6, r5, sl
 8005552:	42b3      	cmp	r3, r6
 8005554:	b085      	sub	sp, #20
 8005556:	bfb8      	it	lt
 8005558:	3101      	addlt	r1, #1
 800555a:	f7ff fedd 	bl	8005318 <_Balloc>
 800555e:	b930      	cbnz	r0, 800556e <__multiply+0x42>
 8005560:	4602      	mov	r2, r0
 8005562:	4b41      	ldr	r3, [pc, #260]	@ (8005668 <__multiply+0x13c>)
 8005564:	4841      	ldr	r0, [pc, #260]	@ (800566c <__multiply+0x140>)
 8005566:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800556a:	f000 fcef 	bl	8005f4c <__assert_func>
 800556e:	f100 0414 	add.w	r4, r0, #20
 8005572:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005576:	4623      	mov	r3, r4
 8005578:	2200      	movs	r2, #0
 800557a:	4573      	cmp	r3, lr
 800557c:	d320      	bcc.n	80055c0 <__multiply+0x94>
 800557e:	f107 0814 	add.w	r8, r7, #20
 8005582:	f109 0114 	add.w	r1, r9, #20
 8005586:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800558a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800558e:	9302      	str	r3, [sp, #8]
 8005590:	1beb      	subs	r3, r5, r7
 8005592:	3b15      	subs	r3, #21
 8005594:	f023 0303 	bic.w	r3, r3, #3
 8005598:	3304      	adds	r3, #4
 800559a:	3715      	adds	r7, #21
 800559c:	42bd      	cmp	r5, r7
 800559e:	bf38      	it	cc
 80055a0:	2304      	movcc	r3, #4
 80055a2:	9301      	str	r3, [sp, #4]
 80055a4:	9b02      	ldr	r3, [sp, #8]
 80055a6:	9103      	str	r1, [sp, #12]
 80055a8:	428b      	cmp	r3, r1
 80055aa:	d80c      	bhi.n	80055c6 <__multiply+0x9a>
 80055ac:	2e00      	cmp	r6, #0
 80055ae:	dd03      	ble.n	80055b8 <__multiply+0x8c>
 80055b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d055      	beq.n	8005664 <__multiply+0x138>
 80055b8:	6106      	str	r6, [r0, #16]
 80055ba:	b005      	add	sp, #20
 80055bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c0:	f843 2b04 	str.w	r2, [r3], #4
 80055c4:	e7d9      	b.n	800557a <__multiply+0x4e>
 80055c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80055ca:	f1ba 0f00 	cmp.w	sl, #0
 80055ce:	d01f      	beq.n	8005610 <__multiply+0xe4>
 80055d0:	46c4      	mov	ip, r8
 80055d2:	46a1      	mov	r9, r4
 80055d4:	2700      	movs	r7, #0
 80055d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80055da:	f8d9 3000 	ldr.w	r3, [r9]
 80055de:	fa1f fb82 	uxth.w	fp, r2
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80055e8:	443b      	add	r3, r7
 80055ea:	f8d9 7000 	ldr.w	r7, [r9]
 80055ee:	0c12      	lsrs	r2, r2, #16
 80055f0:	0c3f      	lsrs	r7, r7, #16
 80055f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80055f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005600:	4565      	cmp	r5, ip
 8005602:	f849 3b04 	str.w	r3, [r9], #4
 8005606:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800560a:	d8e4      	bhi.n	80055d6 <__multiply+0xaa>
 800560c:	9b01      	ldr	r3, [sp, #4]
 800560e:	50e7      	str	r7, [r4, r3]
 8005610:	9b03      	ldr	r3, [sp, #12]
 8005612:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005616:	3104      	adds	r1, #4
 8005618:	f1b9 0f00 	cmp.w	r9, #0
 800561c:	d020      	beq.n	8005660 <__multiply+0x134>
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	4647      	mov	r7, r8
 8005622:	46a4      	mov	ip, r4
 8005624:	f04f 0a00 	mov.w	sl, #0
 8005628:	f8b7 b000 	ldrh.w	fp, [r7]
 800562c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005630:	fb09 220b 	mla	r2, r9, fp, r2
 8005634:	4452      	add	r2, sl
 8005636:	b29b      	uxth	r3, r3
 8005638:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800563c:	f84c 3b04 	str.w	r3, [ip], #4
 8005640:	f857 3b04 	ldr.w	r3, [r7], #4
 8005644:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005648:	f8bc 3000 	ldrh.w	r3, [ip]
 800564c:	fb09 330a 	mla	r3, r9, sl, r3
 8005650:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005654:	42bd      	cmp	r5, r7
 8005656:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800565a:	d8e5      	bhi.n	8005628 <__multiply+0xfc>
 800565c:	9a01      	ldr	r2, [sp, #4]
 800565e:	50a3      	str	r3, [r4, r2]
 8005660:	3404      	adds	r4, #4
 8005662:	e79f      	b.n	80055a4 <__multiply+0x78>
 8005664:	3e01      	subs	r6, #1
 8005666:	e7a1      	b.n	80055ac <__multiply+0x80>
 8005668:	080062ea 	.word	0x080062ea
 800566c:	080062fb 	.word	0x080062fb

08005670 <__pow5mult>:
 8005670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005674:	4615      	mov	r5, r2
 8005676:	f012 0203 	ands.w	r2, r2, #3
 800567a:	4607      	mov	r7, r0
 800567c:	460e      	mov	r6, r1
 800567e:	d007      	beq.n	8005690 <__pow5mult+0x20>
 8005680:	4c25      	ldr	r4, [pc, #148]	@ (8005718 <__pow5mult+0xa8>)
 8005682:	3a01      	subs	r2, #1
 8005684:	2300      	movs	r3, #0
 8005686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800568a:	f7ff fea7 	bl	80053dc <__multadd>
 800568e:	4606      	mov	r6, r0
 8005690:	10ad      	asrs	r5, r5, #2
 8005692:	d03d      	beq.n	8005710 <__pow5mult+0xa0>
 8005694:	69fc      	ldr	r4, [r7, #28]
 8005696:	b97c      	cbnz	r4, 80056b8 <__pow5mult+0x48>
 8005698:	2010      	movs	r0, #16
 800569a:	f7ff fd87 	bl	80051ac <malloc>
 800569e:	4602      	mov	r2, r0
 80056a0:	61f8      	str	r0, [r7, #28]
 80056a2:	b928      	cbnz	r0, 80056b0 <__pow5mult+0x40>
 80056a4:	4b1d      	ldr	r3, [pc, #116]	@ (800571c <__pow5mult+0xac>)
 80056a6:	481e      	ldr	r0, [pc, #120]	@ (8005720 <__pow5mult+0xb0>)
 80056a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80056ac:	f000 fc4e 	bl	8005f4c <__assert_func>
 80056b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80056b4:	6004      	str	r4, [r0, #0]
 80056b6:	60c4      	str	r4, [r0, #12]
 80056b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80056bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80056c0:	b94c      	cbnz	r4, 80056d6 <__pow5mult+0x66>
 80056c2:	f240 2171 	movw	r1, #625	@ 0x271
 80056c6:	4638      	mov	r0, r7
 80056c8:	f7ff ff1a 	bl	8005500 <__i2b>
 80056cc:	2300      	movs	r3, #0
 80056ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80056d2:	4604      	mov	r4, r0
 80056d4:	6003      	str	r3, [r0, #0]
 80056d6:	f04f 0900 	mov.w	r9, #0
 80056da:	07eb      	lsls	r3, r5, #31
 80056dc:	d50a      	bpl.n	80056f4 <__pow5mult+0x84>
 80056de:	4631      	mov	r1, r6
 80056e0:	4622      	mov	r2, r4
 80056e2:	4638      	mov	r0, r7
 80056e4:	f7ff ff22 	bl	800552c <__multiply>
 80056e8:	4631      	mov	r1, r6
 80056ea:	4680      	mov	r8, r0
 80056ec:	4638      	mov	r0, r7
 80056ee:	f7ff fe53 	bl	8005398 <_Bfree>
 80056f2:	4646      	mov	r6, r8
 80056f4:	106d      	asrs	r5, r5, #1
 80056f6:	d00b      	beq.n	8005710 <__pow5mult+0xa0>
 80056f8:	6820      	ldr	r0, [r4, #0]
 80056fa:	b938      	cbnz	r0, 800570c <__pow5mult+0x9c>
 80056fc:	4622      	mov	r2, r4
 80056fe:	4621      	mov	r1, r4
 8005700:	4638      	mov	r0, r7
 8005702:	f7ff ff13 	bl	800552c <__multiply>
 8005706:	6020      	str	r0, [r4, #0]
 8005708:	f8c0 9000 	str.w	r9, [r0]
 800570c:	4604      	mov	r4, r0
 800570e:	e7e4      	b.n	80056da <__pow5mult+0x6a>
 8005710:	4630      	mov	r0, r6
 8005712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005716:	bf00      	nop
 8005718:	080063c4 	.word	0x080063c4
 800571c:	0800627b 	.word	0x0800627b
 8005720:	080062fb 	.word	0x080062fb

08005724 <__lshift>:
 8005724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005728:	460c      	mov	r4, r1
 800572a:	6849      	ldr	r1, [r1, #4]
 800572c:	6923      	ldr	r3, [r4, #16]
 800572e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005732:	68a3      	ldr	r3, [r4, #8]
 8005734:	4607      	mov	r7, r0
 8005736:	4691      	mov	r9, r2
 8005738:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800573c:	f108 0601 	add.w	r6, r8, #1
 8005740:	42b3      	cmp	r3, r6
 8005742:	db0b      	blt.n	800575c <__lshift+0x38>
 8005744:	4638      	mov	r0, r7
 8005746:	f7ff fde7 	bl	8005318 <_Balloc>
 800574a:	4605      	mov	r5, r0
 800574c:	b948      	cbnz	r0, 8005762 <__lshift+0x3e>
 800574e:	4602      	mov	r2, r0
 8005750:	4b28      	ldr	r3, [pc, #160]	@ (80057f4 <__lshift+0xd0>)
 8005752:	4829      	ldr	r0, [pc, #164]	@ (80057f8 <__lshift+0xd4>)
 8005754:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005758:	f000 fbf8 	bl	8005f4c <__assert_func>
 800575c:	3101      	adds	r1, #1
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	e7ee      	b.n	8005740 <__lshift+0x1c>
 8005762:	2300      	movs	r3, #0
 8005764:	f100 0114 	add.w	r1, r0, #20
 8005768:	f100 0210 	add.w	r2, r0, #16
 800576c:	4618      	mov	r0, r3
 800576e:	4553      	cmp	r3, sl
 8005770:	db33      	blt.n	80057da <__lshift+0xb6>
 8005772:	6920      	ldr	r0, [r4, #16]
 8005774:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005778:	f104 0314 	add.w	r3, r4, #20
 800577c:	f019 091f 	ands.w	r9, r9, #31
 8005780:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005784:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005788:	d02b      	beq.n	80057e2 <__lshift+0xbe>
 800578a:	f1c9 0e20 	rsb	lr, r9, #32
 800578e:	468a      	mov	sl, r1
 8005790:	2200      	movs	r2, #0
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	fa00 f009 	lsl.w	r0, r0, r9
 8005798:	4310      	orrs	r0, r2
 800579a:	f84a 0b04 	str.w	r0, [sl], #4
 800579e:	f853 2b04 	ldr.w	r2, [r3], #4
 80057a2:	459c      	cmp	ip, r3
 80057a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80057a8:	d8f3      	bhi.n	8005792 <__lshift+0x6e>
 80057aa:	ebac 0304 	sub.w	r3, ip, r4
 80057ae:	3b15      	subs	r3, #21
 80057b0:	f023 0303 	bic.w	r3, r3, #3
 80057b4:	3304      	adds	r3, #4
 80057b6:	f104 0015 	add.w	r0, r4, #21
 80057ba:	4560      	cmp	r0, ip
 80057bc:	bf88      	it	hi
 80057be:	2304      	movhi	r3, #4
 80057c0:	50ca      	str	r2, [r1, r3]
 80057c2:	b10a      	cbz	r2, 80057c8 <__lshift+0xa4>
 80057c4:	f108 0602 	add.w	r6, r8, #2
 80057c8:	3e01      	subs	r6, #1
 80057ca:	4638      	mov	r0, r7
 80057cc:	612e      	str	r6, [r5, #16]
 80057ce:	4621      	mov	r1, r4
 80057d0:	f7ff fde2 	bl	8005398 <_Bfree>
 80057d4:	4628      	mov	r0, r5
 80057d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057da:	f842 0f04 	str.w	r0, [r2, #4]!
 80057de:	3301      	adds	r3, #1
 80057e0:	e7c5      	b.n	800576e <__lshift+0x4a>
 80057e2:	3904      	subs	r1, #4
 80057e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80057e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80057ec:	459c      	cmp	ip, r3
 80057ee:	d8f9      	bhi.n	80057e4 <__lshift+0xc0>
 80057f0:	e7ea      	b.n	80057c8 <__lshift+0xa4>
 80057f2:	bf00      	nop
 80057f4:	080062ea 	.word	0x080062ea
 80057f8:	080062fb 	.word	0x080062fb

080057fc <__mcmp>:
 80057fc:	690a      	ldr	r2, [r1, #16]
 80057fe:	4603      	mov	r3, r0
 8005800:	6900      	ldr	r0, [r0, #16]
 8005802:	1a80      	subs	r0, r0, r2
 8005804:	b530      	push	{r4, r5, lr}
 8005806:	d10e      	bne.n	8005826 <__mcmp+0x2a>
 8005808:	3314      	adds	r3, #20
 800580a:	3114      	adds	r1, #20
 800580c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005810:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005814:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005818:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800581c:	4295      	cmp	r5, r2
 800581e:	d003      	beq.n	8005828 <__mcmp+0x2c>
 8005820:	d205      	bcs.n	800582e <__mcmp+0x32>
 8005822:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005826:	bd30      	pop	{r4, r5, pc}
 8005828:	42a3      	cmp	r3, r4
 800582a:	d3f3      	bcc.n	8005814 <__mcmp+0x18>
 800582c:	e7fb      	b.n	8005826 <__mcmp+0x2a>
 800582e:	2001      	movs	r0, #1
 8005830:	e7f9      	b.n	8005826 <__mcmp+0x2a>
	...

08005834 <__mdiff>:
 8005834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005838:	4689      	mov	r9, r1
 800583a:	4606      	mov	r6, r0
 800583c:	4611      	mov	r1, r2
 800583e:	4648      	mov	r0, r9
 8005840:	4614      	mov	r4, r2
 8005842:	f7ff ffdb 	bl	80057fc <__mcmp>
 8005846:	1e05      	subs	r5, r0, #0
 8005848:	d112      	bne.n	8005870 <__mdiff+0x3c>
 800584a:	4629      	mov	r1, r5
 800584c:	4630      	mov	r0, r6
 800584e:	f7ff fd63 	bl	8005318 <_Balloc>
 8005852:	4602      	mov	r2, r0
 8005854:	b928      	cbnz	r0, 8005862 <__mdiff+0x2e>
 8005856:	4b3f      	ldr	r3, [pc, #252]	@ (8005954 <__mdiff+0x120>)
 8005858:	f240 2137 	movw	r1, #567	@ 0x237
 800585c:	483e      	ldr	r0, [pc, #248]	@ (8005958 <__mdiff+0x124>)
 800585e:	f000 fb75 	bl	8005f4c <__assert_func>
 8005862:	2301      	movs	r3, #1
 8005864:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005868:	4610      	mov	r0, r2
 800586a:	b003      	add	sp, #12
 800586c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005870:	bfbc      	itt	lt
 8005872:	464b      	movlt	r3, r9
 8005874:	46a1      	movlt	r9, r4
 8005876:	4630      	mov	r0, r6
 8005878:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800587c:	bfba      	itte	lt
 800587e:	461c      	movlt	r4, r3
 8005880:	2501      	movlt	r5, #1
 8005882:	2500      	movge	r5, #0
 8005884:	f7ff fd48 	bl	8005318 <_Balloc>
 8005888:	4602      	mov	r2, r0
 800588a:	b918      	cbnz	r0, 8005894 <__mdiff+0x60>
 800588c:	4b31      	ldr	r3, [pc, #196]	@ (8005954 <__mdiff+0x120>)
 800588e:	f240 2145 	movw	r1, #581	@ 0x245
 8005892:	e7e3      	b.n	800585c <__mdiff+0x28>
 8005894:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005898:	6926      	ldr	r6, [r4, #16]
 800589a:	60c5      	str	r5, [r0, #12]
 800589c:	f109 0310 	add.w	r3, r9, #16
 80058a0:	f109 0514 	add.w	r5, r9, #20
 80058a4:	f104 0e14 	add.w	lr, r4, #20
 80058a8:	f100 0b14 	add.w	fp, r0, #20
 80058ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80058b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80058b4:	9301      	str	r3, [sp, #4]
 80058b6:	46d9      	mov	r9, fp
 80058b8:	f04f 0c00 	mov.w	ip, #0
 80058bc:	9b01      	ldr	r3, [sp, #4]
 80058be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80058c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80058c6:	9301      	str	r3, [sp, #4]
 80058c8:	fa1f f38a 	uxth.w	r3, sl
 80058cc:	4619      	mov	r1, r3
 80058ce:	b283      	uxth	r3, r0
 80058d0:	1acb      	subs	r3, r1, r3
 80058d2:	0c00      	lsrs	r0, r0, #16
 80058d4:	4463      	add	r3, ip
 80058d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80058da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80058de:	b29b      	uxth	r3, r3
 80058e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80058e4:	4576      	cmp	r6, lr
 80058e6:	f849 3b04 	str.w	r3, [r9], #4
 80058ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80058ee:	d8e5      	bhi.n	80058bc <__mdiff+0x88>
 80058f0:	1b33      	subs	r3, r6, r4
 80058f2:	3b15      	subs	r3, #21
 80058f4:	f023 0303 	bic.w	r3, r3, #3
 80058f8:	3415      	adds	r4, #21
 80058fa:	3304      	adds	r3, #4
 80058fc:	42a6      	cmp	r6, r4
 80058fe:	bf38      	it	cc
 8005900:	2304      	movcc	r3, #4
 8005902:	441d      	add	r5, r3
 8005904:	445b      	add	r3, fp
 8005906:	461e      	mov	r6, r3
 8005908:	462c      	mov	r4, r5
 800590a:	4544      	cmp	r4, r8
 800590c:	d30e      	bcc.n	800592c <__mdiff+0xf8>
 800590e:	f108 0103 	add.w	r1, r8, #3
 8005912:	1b49      	subs	r1, r1, r5
 8005914:	f021 0103 	bic.w	r1, r1, #3
 8005918:	3d03      	subs	r5, #3
 800591a:	45a8      	cmp	r8, r5
 800591c:	bf38      	it	cc
 800591e:	2100      	movcc	r1, #0
 8005920:	440b      	add	r3, r1
 8005922:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005926:	b191      	cbz	r1, 800594e <__mdiff+0x11a>
 8005928:	6117      	str	r7, [r2, #16]
 800592a:	e79d      	b.n	8005868 <__mdiff+0x34>
 800592c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005930:	46e6      	mov	lr, ip
 8005932:	0c08      	lsrs	r0, r1, #16
 8005934:	fa1c fc81 	uxtah	ip, ip, r1
 8005938:	4471      	add	r1, lr
 800593a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800593e:	b289      	uxth	r1, r1
 8005940:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005944:	f846 1b04 	str.w	r1, [r6], #4
 8005948:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800594c:	e7dd      	b.n	800590a <__mdiff+0xd6>
 800594e:	3f01      	subs	r7, #1
 8005950:	e7e7      	b.n	8005922 <__mdiff+0xee>
 8005952:	bf00      	nop
 8005954:	080062ea 	.word	0x080062ea
 8005958:	080062fb 	.word	0x080062fb

0800595c <__d2b>:
 800595c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005960:	460f      	mov	r7, r1
 8005962:	2101      	movs	r1, #1
 8005964:	ec59 8b10 	vmov	r8, r9, d0
 8005968:	4616      	mov	r6, r2
 800596a:	f7ff fcd5 	bl	8005318 <_Balloc>
 800596e:	4604      	mov	r4, r0
 8005970:	b930      	cbnz	r0, 8005980 <__d2b+0x24>
 8005972:	4602      	mov	r2, r0
 8005974:	4b23      	ldr	r3, [pc, #140]	@ (8005a04 <__d2b+0xa8>)
 8005976:	4824      	ldr	r0, [pc, #144]	@ (8005a08 <__d2b+0xac>)
 8005978:	f240 310f 	movw	r1, #783	@ 0x30f
 800597c:	f000 fae6 	bl	8005f4c <__assert_func>
 8005980:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005984:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005988:	b10d      	cbz	r5, 800598e <__d2b+0x32>
 800598a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	f1b8 0300 	subs.w	r3, r8, #0
 8005994:	d023      	beq.n	80059de <__d2b+0x82>
 8005996:	4668      	mov	r0, sp
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	f7ff fd84 	bl	80054a6 <__lo0bits>
 800599e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80059a2:	b1d0      	cbz	r0, 80059da <__d2b+0x7e>
 80059a4:	f1c0 0320 	rsb	r3, r0, #32
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	430b      	orrs	r3, r1
 80059ae:	40c2      	lsrs	r2, r0
 80059b0:	6163      	str	r3, [r4, #20]
 80059b2:	9201      	str	r2, [sp, #4]
 80059b4:	9b01      	ldr	r3, [sp, #4]
 80059b6:	61a3      	str	r3, [r4, #24]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	bf0c      	ite	eq
 80059bc:	2201      	moveq	r2, #1
 80059be:	2202      	movne	r2, #2
 80059c0:	6122      	str	r2, [r4, #16]
 80059c2:	b1a5      	cbz	r5, 80059ee <__d2b+0x92>
 80059c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80059c8:	4405      	add	r5, r0
 80059ca:	603d      	str	r5, [r7, #0]
 80059cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80059d0:	6030      	str	r0, [r6, #0]
 80059d2:	4620      	mov	r0, r4
 80059d4:	b003      	add	sp, #12
 80059d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80059da:	6161      	str	r1, [r4, #20]
 80059dc:	e7ea      	b.n	80059b4 <__d2b+0x58>
 80059de:	a801      	add	r0, sp, #4
 80059e0:	f7ff fd61 	bl	80054a6 <__lo0bits>
 80059e4:	9b01      	ldr	r3, [sp, #4]
 80059e6:	6163      	str	r3, [r4, #20]
 80059e8:	3020      	adds	r0, #32
 80059ea:	2201      	movs	r2, #1
 80059ec:	e7e8      	b.n	80059c0 <__d2b+0x64>
 80059ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80059f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80059f6:	6038      	str	r0, [r7, #0]
 80059f8:	6918      	ldr	r0, [r3, #16]
 80059fa:	f7ff fd35 	bl	8005468 <__hi0bits>
 80059fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a02:	e7e5      	b.n	80059d0 <__d2b+0x74>
 8005a04:	080062ea 	.word	0x080062ea
 8005a08:	080062fb 	.word	0x080062fb

08005a0c <__sfputc_r>:
 8005a0c:	6893      	ldr	r3, [r2, #8]
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	b410      	push	{r4}
 8005a14:	6093      	str	r3, [r2, #8]
 8005a16:	da08      	bge.n	8005a2a <__sfputc_r+0x1e>
 8005a18:	6994      	ldr	r4, [r2, #24]
 8005a1a:	42a3      	cmp	r3, r4
 8005a1c:	db01      	blt.n	8005a22 <__sfputc_r+0x16>
 8005a1e:	290a      	cmp	r1, #10
 8005a20:	d103      	bne.n	8005a2a <__sfputc_r+0x1e>
 8005a22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a26:	f000 b9df 	b.w	8005de8 <__swbuf_r>
 8005a2a:	6813      	ldr	r3, [r2, #0]
 8005a2c:	1c58      	adds	r0, r3, #1
 8005a2e:	6010      	str	r0, [r2, #0]
 8005a30:	7019      	strb	r1, [r3, #0]
 8005a32:	4608      	mov	r0, r1
 8005a34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <__sfputs_r>:
 8005a3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a3c:	4606      	mov	r6, r0
 8005a3e:	460f      	mov	r7, r1
 8005a40:	4614      	mov	r4, r2
 8005a42:	18d5      	adds	r5, r2, r3
 8005a44:	42ac      	cmp	r4, r5
 8005a46:	d101      	bne.n	8005a4c <__sfputs_r+0x12>
 8005a48:	2000      	movs	r0, #0
 8005a4a:	e007      	b.n	8005a5c <__sfputs_r+0x22>
 8005a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a50:	463a      	mov	r2, r7
 8005a52:	4630      	mov	r0, r6
 8005a54:	f7ff ffda 	bl	8005a0c <__sfputc_r>
 8005a58:	1c43      	adds	r3, r0, #1
 8005a5a:	d1f3      	bne.n	8005a44 <__sfputs_r+0xa>
 8005a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a60 <_vfiprintf_r>:
 8005a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a64:	460d      	mov	r5, r1
 8005a66:	b09d      	sub	sp, #116	@ 0x74
 8005a68:	4614      	mov	r4, r2
 8005a6a:	4698      	mov	r8, r3
 8005a6c:	4606      	mov	r6, r0
 8005a6e:	b118      	cbz	r0, 8005a78 <_vfiprintf_r+0x18>
 8005a70:	6a03      	ldr	r3, [r0, #32]
 8005a72:	b90b      	cbnz	r3, 8005a78 <_vfiprintf_r+0x18>
 8005a74:	f7fe fbea 	bl	800424c <__sinit>
 8005a78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a7a:	07d9      	lsls	r1, r3, #31
 8005a7c:	d405      	bmi.n	8005a8a <_vfiprintf_r+0x2a>
 8005a7e:	89ab      	ldrh	r3, [r5, #12]
 8005a80:	059a      	lsls	r2, r3, #22
 8005a82:	d402      	bmi.n	8005a8a <_vfiprintf_r+0x2a>
 8005a84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a86:	f7fe fcea 	bl	800445e <__retarget_lock_acquire_recursive>
 8005a8a:	89ab      	ldrh	r3, [r5, #12]
 8005a8c:	071b      	lsls	r3, r3, #28
 8005a8e:	d501      	bpl.n	8005a94 <_vfiprintf_r+0x34>
 8005a90:	692b      	ldr	r3, [r5, #16]
 8005a92:	b99b      	cbnz	r3, 8005abc <_vfiprintf_r+0x5c>
 8005a94:	4629      	mov	r1, r5
 8005a96:	4630      	mov	r0, r6
 8005a98:	f000 f9e4 	bl	8005e64 <__swsetup_r>
 8005a9c:	b170      	cbz	r0, 8005abc <_vfiprintf_r+0x5c>
 8005a9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005aa0:	07dc      	lsls	r4, r3, #31
 8005aa2:	d504      	bpl.n	8005aae <_vfiprintf_r+0x4e>
 8005aa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005aa8:	b01d      	add	sp, #116	@ 0x74
 8005aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aae:	89ab      	ldrh	r3, [r5, #12]
 8005ab0:	0598      	lsls	r0, r3, #22
 8005ab2:	d4f7      	bmi.n	8005aa4 <_vfiprintf_r+0x44>
 8005ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ab6:	f7fe fcd3 	bl	8004460 <__retarget_lock_release_recursive>
 8005aba:	e7f3      	b.n	8005aa4 <_vfiprintf_r+0x44>
 8005abc:	2300      	movs	r3, #0
 8005abe:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ac0:	2320      	movs	r3, #32
 8005ac2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ac6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aca:	2330      	movs	r3, #48	@ 0x30
 8005acc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005c7c <_vfiprintf_r+0x21c>
 8005ad0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ad4:	f04f 0901 	mov.w	r9, #1
 8005ad8:	4623      	mov	r3, r4
 8005ada:	469a      	mov	sl, r3
 8005adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ae0:	b10a      	cbz	r2, 8005ae6 <_vfiprintf_r+0x86>
 8005ae2:	2a25      	cmp	r2, #37	@ 0x25
 8005ae4:	d1f9      	bne.n	8005ada <_vfiprintf_r+0x7a>
 8005ae6:	ebba 0b04 	subs.w	fp, sl, r4
 8005aea:	d00b      	beq.n	8005b04 <_vfiprintf_r+0xa4>
 8005aec:	465b      	mov	r3, fp
 8005aee:	4622      	mov	r2, r4
 8005af0:	4629      	mov	r1, r5
 8005af2:	4630      	mov	r0, r6
 8005af4:	f7ff ffa1 	bl	8005a3a <__sfputs_r>
 8005af8:	3001      	adds	r0, #1
 8005afa:	f000 80a7 	beq.w	8005c4c <_vfiprintf_r+0x1ec>
 8005afe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b00:	445a      	add	r2, fp
 8005b02:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b04:	f89a 3000 	ldrb.w	r3, [sl]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 809f 	beq.w	8005c4c <_vfiprintf_r+0x1ec>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b18:	f10a 0a01 	add.w	sl, sl, #1
 8005b1c:	9304      	str	r3, [sp, #16]
 8005b1e:	9307      	str	r3, [sp, #28]
 8005b20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b24:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b26:	4654      	mov	r4, sl
 8005b28:	2205      	movs	r2, #5
 8005b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b2e:	4853      	ldr	r0, [pc, #332]	@ (8005c7c <_vfiprintf_r+0x21c>)
 8005b30:	f7fa fb56 	bl	80001e0 <memchr>
 8005b34:	9a04      	ldr	r2, [sp, #16]
 8005b36:	b9d8      	cbnz	r0, 8005b70 <_vfiprintf_r+0x110>
 8005b38:	06d1      	lsls	r1, r2, #27
 8005b3a:	bf44      	itt	mi
 8005b3c:	2320      	movmi	r3, #32
 8005b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b42:	0713      	lsls	r3, r2, #28
 8005b44:	bf44      	itt	mi
 8005b46:	232b      	movmi	r3, #43	@ 0x2b
 8005b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8005b50:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b52:	d015      	beq.n	8005b80 <_vfiprintf_r+0x120>
 8005b54:	9a07      	ldr	r2, [sp, #28]
 8005b56:	4654      	mov	r4, sl
 8005b58:	2000      	movs	r0, #0
 8005b5a:	f04f 0c0a 	mov.w	ip, #10
 8005b5e:	4621      	mov	r1, r4
 8005b60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b64:	3b30      	subs	r3, #48	@ 0x30
 8005b66:	2b09      	cmp	r3, #9
 8005b68:	d94b      	bls.n	8005c02 <_vfiprintf_r+0x1a2>
 8005b6a:	b1b0      	cbz	r0, 8005b9a <_vfiprintf_r+0x13a>
 8005b6c:	9207      	str	r2, [sp, #28]
 8005b6e:	e014      	b.n	8005b9a <_vfiprintf_r+0x13a>
 8005b70:	eba0 0308 	sub.w	r3, r0, r8
 8005b74:	fa09 f303 	lsl.w	r3, r9, r3
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	9304      	str	r3, [sp, #16]
 8005b7c:	46a2      	mov	sl, r4
 8005b7e:	e7d2      	b.n	8005b26 <_vfiprintf_r+0xc6>
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	1d19      	adds	r1, r3, #4
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	9103      	str	r1, [sp, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	bfbb      	ittet	lt
 8005b8c:	425b      	neglt	r3, r3
 8005b8e:	f042 0202 	orrlt.w	r2, r2, #2
 8005b92:	9307      	strge	r3, [sp, #28]
 8005b94:	9307      	strlt	r3, [sp, #28]
 8005b96:	bfb8      	it	lt
 8005b98:	9204      	strlt	r2, [sp, #16]
 8005b9a:	7823      	ldrb	r3, [r4, #0]
 8005b9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b9e:	d10a      	bne.n	8005bb6 <_vfiprintf_r+0x156>
 8005ba0:	7863      	ldrb	r3, [r4, #1]
 8005ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ba4:	d132      	bne.n	8005c0c <_vfiprintf_r+0x1ac>
 8005ba6:	9b03      	ldr	r3, [sp, #12]
 8005ba8:	1d1a      	adds	r2, r3, #4
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	9203      	str	r2, [sp, #12]
 8005bae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bb2:	3402      	adds	r4, #2
 8005bb4:	9305      	str	r3, [sp, #20]
 8005bb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005c8c <_vfiprintf_r+0x22c>
 8005bba:	7821      	ldrb	r1, [r4, #0]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	4650      	mov	r0, sl
 8005bc0:	f7fa fb0e 	bl	80001e0 <memchr>
 8005bc4:	b138      	cbz	r0, 8005bd6 <_vfiprintf_r+0x176>
 8005bc6:	9b04      	ldr	r3, [sp, #16]
 8005bc8:	eba0 000a 	sub.w	r0, r0, sl
 8005bcc:	2240      	movs	r2, #64	@ 0x40
 8005bce:	4082      	lsls	r2, r0
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	3401      	adds	r4, #1
 8005bd4:	9304      	str	r3, [sp, #16]
 8005bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bda:	4829      	ldr	r0, [pc, #164]	@ (8005c80 <_vfiprintf_r+0x220>)
 8005bdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005be0:	2206      	movs	r2, #6
 8005be2:	f7fa fafd 	bl	80001e0 <memchr>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	d03f      	beq.n	8005c6a <_vfiprintf_r+0x20a>
 8005bea:	4b26      	ldr	r3, [pc, #152]	@ (8005c84 <_vfiprintf_r+0x224>)
 8005bec:	bb1b      	cbnz	r3, 8005c36 <_vfiprintf_r+0x1d6>
 8005bee:	9b03      	ldr	r3, [sp, #12]
 8005bf0:	3307      	adds	r3, #7
 8005bf2:	f023 0307 	bic.w	r3, r3, #7
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	9303      	str	r3, [sp, #12]
 8005bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bfc:	443b      	add	r3, r7
 8005bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c00:	e76a      	b.n	8005ad8 <_vfiprintf_r+0x78>
 8005c02:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c06:	460c      	mov	r4, r1
 8005c08:	2001      	movs	r0, #1
 8005c0a:	e7a8      	b.n	8005b5e <_vfiprintf_r+0xfe>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	3401      	adds	r4, #1
 8005c10:	9305      	str	r3, [sp, #20]
 8005c12:	4619      	mov	r1, r3
 8005c14:	f04f 0c0a 	mov.w	ip, #10
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c1e:	3a30      	subs	r2, #48	@ 0x30
 8005c20:	2a09      	cmp	r2, #9
 8005c22:	d903      	bls.n	8005c2c <_vfiprintf_r+0x1cc>
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d0c6      	beq.n	8005bb6 <_vfiprintf_r+0x156>
 8005c28:	9105      	str	r1, [sp, #20]
 8005c2a:	e7c4      	b.n	8005bb6 <_vfiprintf_r+0x156>
 8005c2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c30:	4604      	mov	r4, r0
 8005c32:	2301      	movs	r3, #1
 8005c34:	e7f0      	b.n	8005c18 <_vfiprintf_r+0x1b8>
 8005c36:	ab03      	add	r3, sp, #12
 8005c38:	9300      	str	r3, [sp, #0]
 8005c3a:	462a      	mov	r2, r5
 8005c3c:	4b12      	ldr	r3, [pc, #72]	@ (8005c88 <_vfiprintf_r+0x228>)
 8005c3e:	a904      	add	r1, sp, #16
 8005c40:	4630      	mov	r0, r6
 8005c42:	f7fd fec1 	bl	80039c8 <_printf_float>
 8005c46:	4607      	mov	r7, r0
 8005c48:	1c78      	adds	r0, r7, #1
 8005c4a:	d1d6      	bne.n	8005bfa <_vfiprintf_r+0x19a>
 8005c4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c4e:	07d9      	lsls	r1, r3, #31
 8005c50:	d405      	bmi.n	8005c5e <_vfiprintf_r+0x1fe>
 8005c52:	89ab      	ldrh	r3, [r5, #12]
 8005c54:	059a      	lsls	r2, r3, #22
 8005c56:	d402      	bmi.n	8005c5e <_vfiprintf_r+0x1fe>
 8005c58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c5a:	f7fe fc01 	bl	8004460 <__retarget_lock_release_recursive>
 8005c5e:	89ab      	ldrh	r3, [r5, #12]
 8005c60:	065b      	lsls	r3, r3, #25
 8005c62:	f53f af1f 	bmi.w	8005aa4 <_vfiprintf_r+0x44>
 8005c66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c68:	e71e      	b.n	8005aa8 <_vfiprintf_r+0x48>
 8005c6a:	ab03      	add	r3, sp, #12
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	462a      	mov	r2, r5
 8005c70:	4b05      	ldr	r3, [pc, #20]	@ (8005c88 <_vfiprintf_r+0x228>)
 8005c72:	a904      	add	r1, sp, #16
 8005c74:	4630      	mov	r0, r6
 8005c76:	f7fe f93f 	bl	8003ef8 <_printf_i>
 8005c7a:	e7e4      	b.n	8005c46 <_vfiprintf_r+0x1e6>
 8005c7c:	08006354 	.word	0x08006354
 8005c80:	0800635e 	.word	0x0800635e
 8005c84:	080039c9 	.word	0x080039c9
 8005c88:	08005a3b 	.word	0x08005a3b
 8005c8c:	0800635a 	.word	0x0800635a

08005c90 <__sflush_r>:
 8005c90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c98:	0716      	lsls	r6, r2, #28
 8005c9a:	4605      	mov	r5, r0
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	d454      	bmi.n	8005d4a <__sflush_r+0xba>
 8005ca0:	684b      	ldr	r3, [r1, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	dc02      	bgt.n	8005cac <__sflush_r+0x1c>
 8005ca6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	dd48      	ble.n	8005d3e <__sflush_r+0xae>
 8005cac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cae:	2e00      	cmp	r6, #0
 8005cb0:	d045      	beq.n	8005d3e <__sflush_r+0xae>
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005cb8:	682f      	ldr	r7, [r5, #0]
 8005cba:	6a21      	ldr	r1, [r4, #32]
 8005cbc:	602b      	str	r3, [r5, #0]
 8005cbe:	d030      	beq.n	8005d22 <__sflush_r+0x92>
 8005cc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	0759      	lsls	r1, r3, #29
 8005cc6:	d505      	bpl.n	8005cd4 <__sflush_r+0x44>
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	1ad2      	subs	r2, r2, r3
 8005ccc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cce:	b10b      	cbz	r3, 8005cd4 <__sflush_r+0x44>
 8005cd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cd2:	1ad2      	subs	r2, r2, r3
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cd8:	6a21      	ldr	r1, [r4, #32]
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b0      	blx	r6
 8005cde:	1c43      	adds	r3, r0, #1
 8005ce0:	89a3      	ldrh	r3, [r4, #12]
 8005ce2:	d106      	bne.n	8005cf2 <__sflush_r+0x62>
 8005ce4:	6829      	ldr	r1, [r5, #0]
 8005ce6:	291d      	cmp	r1, #29
 8005ce8:	d82b      	bhi.n	8005d42 <__sflush_r+0xb2>
 8005cea:	4a2a      	ldr	r2, [pc, #168]	@ (8005d94 <__sflush_r+0x104>)
 8005cec:	40ca      	lsrs	r2, r1
 8005cee:	07d6      	lsls	r6, r2, #31
 8005cf0:	d527      	bpl.n	8005d42 <__sflush_r+0xb2>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	6062      	str	r2, [r4, #4]
 8005cf6:	04d9      	lsls	r1, r3, #19
 8005cf8:	6922      	ldr	r2, [r4, #16]
 8005cfa:	6022      	str	r2, [r4, #0]
 8005cfc:	d504      	bpl.n	8005d08 <__sflush_r+0x78>
 8005cfe:	1c42      	adds	r2, r0, #1
 8005d00:	d101      	bne.n	8005d06 <__sflush_r+0x76>
 8005d02:	682b      	ldr	r3, [r5, #0]
 8005d04:	b903      	cbnz	r3, 8005d08 <__sflush_r+0x78>
 8005d06:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d0a:	602f      	str	r7, [r5, #0]
 8005d0c:	b1b9      	cbz	r1, 8005d3e <__sflush_r+0xae>
 8005d0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d12:	4299      	cmp	r1, r3
 8005d14:	d002      	beq.n	8005d1c <__sflush_r+0x8c>
 8005d16:	4628      	mov	r0, r5
 8005d18:	f7ff f9fe 	bl	8005118 <_free_r>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d20:	e00d      	b.n	8005d3e <__sflush_r+0xae>
 8005d22:	2301      	movs	r3, #1
 8005d24:	4628      	mov	r0, r5
 8005d26:	47b0      	blx	r6
 8005d28:	4602      	mov	r2, r0
 8005d2a:	1c50      	adds	r0, r2, #1
 8005d2c:	d1c9      	bne.n	8005cc2 <__sflush_r+0x32>
 8005d2e:	682b      	ldr	r3, [r5, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d0c6      	beq.n	8005cc2 <__sflush_r+0x32>
 8005d34:	2b1d      	cmp	r3, #29
 8005d36:	d001      	beq.n	8005d3c <__sflush_r+0xac>
 8005d38:	2b16      	cmp	r3, #22
 8005d3a:	d11e      	bne.n	8005d7a <__sflush_r+0xea>
 8005d3c:	602f      	str	r7, [r5, #0]
 8005d3e:	2000      	movs	r0, #0
 8005d40:	e022      	b.n	8005d88 <__sflush_r+0xf8>
 8005d42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d46:	b21b      	sxth	r3, r3
 8005d48:	e01b      	b.n	8005d82 <__sflush_r+0xf2>
 8005d4a:	690f      	ldr	r7, [r1, #16]
 8005d4c:	2f00      	cmp	r7, #0
 8005d4e:	d0f6      	beq.n	8005d3e <__sflush_r+0xae>
 8005d50:	0793      	lsls	r3, r2, #30
 8005d52:	680e      	ldr	r6, [r1, #0]
 8005d54:	bf08      	it	eq
 8005d56:	694b      	ldreq	r3, [r1, #20]
 8005d58:	600f      	str	r7, [r1, #0]
 8005d5a:	bf18      	it	ne
 8005d5c:	2300      	movne	r3, #0
 8005d5e:	eba6 0807 	sub.w	r8, r6, r7
 8005d62:	608b      	str	r3, [r1, #8]
 8005d64:	f1b8 0f00 	cmp.w	r8, #0
 8005d68:	dde9      	ble.n	8005d3e <__sflush_r+0xae>
 8005d6a:	6a21      	ldr	r1, [r4, #32]
 8005d6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d6e:	4643      	mov	r3, r8
 8005d70:	463a      	mov	r2, r7
 8005d72:	4628      	mov	r0, r5
 8005d74:	47b0      	blx	r6
 8005d76:	2800      	cmp	r0, #0
 8005d78:	dc08      	bgt.n	8005d8c <__sflush_r+0xfc>
 8005d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d82:	81a3      	strh	r3, [r4, #12]
 8005d84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d8c:	4407      	add	r7, r0
 8005d8e:	eba8 0800 	sub.w	r8, r8, r0
 8005d92:	e7e7      	b.n	8005d64 <__sflush_r+0xd4>
 8005d94:	20400001 	.word	0x20400001

08005d98 <_fflush_r>:
 8005d98:	b538      	push	{r3, r4, r5, lr}
 8005d9a:	690b      	ldr	r3, [r1, #16]
 8005d9c:	4605      	mov	r5, r0
 8005d9e:	460c      	mov	r4, r1
 8005da0:	b913      	cbnz	r3, 8005da8 <_fflush_r+0x10>
 8005da2:	2500      	movs	r5, #0
 8005da4:	4628      	mov	r0, r5
 8005da6:	bd38      	pop	{r3, r4, r5, pc}
 8005da8:	b118      	cbz	r0, 8005db2 <_fflush_r+0x1a>
 8005daa:	6a03      	ldr	r3, [r0, #32]
 8005dac:	b90b      	cbnz	r3, 8005db2 <_fflush_r+0x1a>
 8005dae:	f7fe fa4d 	bl	800424c <__sinit>
 8005db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f3      	beq.n	8005da2 <_fflush_r+0xa>
 8005dba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005dbc:	07d0      	lsls	r0, r2, #31
 8005dbe:	d404      	bmi.n	8005dca <_fflush_r+0x32>
 8005dc0:	0599      	lsls	r1, r3, #22
 8005dc2:	d402      	bmi.n	8005dca <_fflush_r+0x32>
 8005dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dc6:	f7fe fb4a 	bl	800445e <__retarget_lock_acquire_recursive>
 8005dca:	4628      	mov	r0, r5
 8005dcc:	4621      	mov	r1, r4
 8005dce:	f7ff ff5f 	bl	8005c90 <__sflush_r>
 8005dd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dd4:	07da      	lsls	r2, r3, #31
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	d4e4      	bmi.n	8005da4 <_fflush_r+0xc>
 8005dda:	89a3      	ldrh	r3, [r4, #12]
 8005ddc:	059b      	lsls	r3, r3, #22
 8005dde:	d4e1      	bmi.n	8005da4 <_fflush_r+0xc>
 8005de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005de2:	f7fe fb3d 	bl	8004460 <__retarget_lock_release_recursive>
 8005de6:	e7dd      	b.n	8005da4 <_fflush_r+0xc>

08005de8 <__swbuf_r>:
 8005de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dea:	460e      	mov	r6, r1
 8005dec:	4614      	mov	r4, r2
 8005dee:	4605      	mov	r5, r0
 8005df0:	b118      	cbz	r0, 8005dfa <__swbuf_r+0x12>
 8005df2:	6a03      	ldr	r3, [r0, #32]
 8005df4:	b90b      	cbnz	r3, 8005dfa <__swbuf_r+0x12>
 8005df6:	f7fe fa29 	bl	800424c <__sinit>
 8005dfa:	69a3      	ldr	r3, [r4, #24]
 8005dfc:	60a3      	str	r3, [r4, #8]
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	071a      	lsls	r2, r3, #28
 8005e02:	d501      	bpl.n	8005e08 <__swbuf_r+0x20>
 8005e04:	6923      	ldr	r3, [r4, #16]
 8005e06:	b943      	cbnz	r3, 8005e1a <__swbuf_r+0x32>
 8005e08:	4621      	mov	r1, r4
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f000 f82a 	bl	8005e64 <__swsetup_r>
 8005e10:	b118      	cbz	r0, 8005e1a <__swbuf_r+0x32>
 8005e12:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005e16:	4638      	mov	r0, r7
 8005e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	6922      	ldr	r2, [r4, #16]
 8005e1e:	1a98      	subs	r0, r3, r2
 8005e20:	6963      	ldr	r3, [r4, #20]
 8005e22:	b2f6      	uxtb	r6, r6
 8005e24:	4283      	cmp	r3, r0
 8005e26:	4637      	mov	r7, r6
 8005e28:	dc05      	bgt.n	8005e36 <__swbuf_r+0x4e>
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	f7ff ffb3 	bl	8005d98 <_fflush_r>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d1ed      	bne.n	8005e12 <__swbuf_r+0x2a>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	60a3      	str	r3, [r4, #8]
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	6022      	str	r2, [r4, #0]
 8005e42:	701e      	strb	r6, [r3, #0]
 8005e44:	6962      	ldr	r2, [r4, #20]
 8005e46:	1c43      	adds	r3, r0, #1
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d004      	beq.n	8005e56 <__swbuf_r+0x6e>
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	07db      	lsls	r3, r3, #31
 8005e50:	d5e1      	bpl.n	8005e16 <__swbuf_r+0x2e>
 8005e52:	2e0a      	cmp	r6, #10
 8005e54:	d1df      	bne.n	8005e16 <__swbuf_r+0x2e>
 8005e56:	4621      	mov	r1, r4
 8005e58:	4628      	mov	r0, r5
 8005e5a:	f7ff ff9d 	bl	8005d98 <_fflush_r>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d0d9      	beq.n	8005e16 <__swbuf_r+0x2e>
 8005e62:	e7d6      	b.n	8005e12 <__swbuf_r+0x2a>

08005e64 <__swsetup_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4b29      	ldr	r3, [pc, #164]	@ (8005f0c <__swsetup_r+0xa8>)
 8005e68:	4605      	mov	r5, r0
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	b118      	cbz	r0, 8005e78 <__swsetup_r+0x14>
 8005e70:	6a03      	ldr	r3, [r0, #32]
 8005e72:	b90b      	cbnz	r3, 8005e78 <__swsetup_r+0x14>
 8005e74:	f7fe f9ea 	bl	800424c <__sinit>
 8005e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e7c:	0719      	lsls	r1, r3, #28
 8005e7e:	d422      	bmi.n	8005ec6 <__swsetup_r+0x62>
 8005e80:	06da      	lsls	r2, r3, #27
 8005e82:	d407      	bmi.n	8005e94 <__swsetup_r+0x30>
 8005e84:	2209      	movs	r2, #9
 8005e86:	602a      	str	r2, [r5, #0]
 8005e88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e8c:	81a3      	strh	r3, [r4, #12]
 8005e8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e92:	e033      	b.n	8005efc <__swsetup_r+0x98>
 8005e94:	0758      	lsls	r0, r3, #29
 8005e96:	d512      	bpl.n	8005ebe <__swsetup_r+0x5a>
 8005e98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e9a:	b141      	cbz	r1, 8005eae <__swsetup_r+0x4a>
 8005e9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ea0:	4299      	cmp	r1, r3
 8005ea2:	d002      	beq.n	8005eaa <__swsetup_r+0x46>
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f7ff f937 	bl	8005118 <_free_r>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	6363      	str	r3, [r4, #52]	@ 0x34
 8005eae:	89a3      	ldrh	r3, [r4, #12]
 8005eb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005eb4:	81a3      	strh	r3, [r4, #12]
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	6923      	ldr	r3, [r4, #16]
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	89a3      	ldrh	r3, [r4, #12]
 8005ec0:	f043 0308 	orr.w	r3, r3, #8
 8005ec4:	81a3      	strh	r3, [r4, #12]
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	b94b      	cbnz	r3, 8005ede <__swsetup_r+0x7a>
 8005eca:	89a3      	ldrh	r3, [r4, #12]
 8005ecc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed4:	d003      	beq.n	8005ede <__swsetup_r+0x7a>
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f000 f8c1 	bl	8006060 <__smakebuf_r>
 8005ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee2:	f013 0201 	ands.w	r2, r3, #1
 8005ee6:	d00a      	beq.n	8005efe <__swsetup_r+0x9a>
 8005ee8:	2200      	movs	r2, #0
 8005eea:	60a2      	str	r2, [r4, #8]
 8005eec:	6962      	ldr	r2, [r4, #20]
 8005eee:	4252      	negs	r2, r2
 8005ef0:	61a2      	str	r2, [r4, #24]
 8005ef2:	6922      	ldr	r2, [r4, #16]
 8005ef4:	b942      	cbnz	r2, 8005f08 <__swsetup_r+0xa4>
 8005ef6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005efa:	d1c5      	bne.n	8005e88 <__swsetup_r+0x24>
 8005efc:	bd38      	pop	{r3, r4, r5, pc}
 8005efe:	0799      	lsls	r1, r3, #30
 8005f00:	bf58      	it	pl
 8005f02:	6962      	ldrpl	r2, [r4, #20]
 8005f04:	60a2      	str	r2, [r4, #8]
 8005f06:	e7f4      	b.n	8005ef2 <__swsetup_r+0x8e>
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e7f7      	b.n	8005efc <__swsetup_r+0x98>
 8005f0c:	20000020 	.word	0x20000020

08005f10 <_sbrk_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4d06      	ldr	r5, [pc, #24]	@ (8005f2c <_sbrk_r+0x1c>)
 8005f14:	2300      	movs	r3, #0
 8005f16:	4604      	mov	r4, r0
 8005f18:	4608      	mov	r0, r1
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	f7fb fa70 	bl	8001400 <_sbrk>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d102      	bne.n	8005f2a <_sbrk_r+0x1a>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	b103      	cbz	r3, 8005f2a <_sbrk_r+0x1a>
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	20000430 	.word	0x20000430

08005f30 <memcpy>:
 8005f30:	440a      	add	r2, r1
 8005f32:	4291      	cmp	r1, r2
 8005f34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005f38:	d100      	bne.n	8005f3c <memcpy+0xc>
 8005f3a:	4770      	bx	lr
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f46:	4291      	cmp	r1, r2
 8005f48:	d1f9      	bne.n	8005f3e <memcpy+0xe>
 8005f4a:	bd10      	pop	{r4, pc}

08005f4c <__assert_func>:
 8005f4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f4e:	4614      	mov	r4, r2
 8005f50:	461a      	mov	r2, r3
 8005f52:	4b09      	ldr	r3, [pc, #36]	@ (8005f78 <__assert_func+0x2c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4605      	mov	r5, r0
 8005f58:	68d8      	ldr	r0, [r3, #12]
 8005f5a:	b14c      	cbz	r4, 8005f70 <__assert_func+0x24>
 8005f5c:	4b07      	ldr	r3, [pc, #28]	@ (8005f7c <__assert_func+0x30>)
 8005f5e:	9100      	str	r1, [sp, #0]
 8005f60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f64:	4906      	ldr	r1, [pc, #24]	@ (8005f80 <__assert_func+0x34>)
 8005f66:	462b      	mov	r3, r5
 8005f68:	f000 f842 	bl	8005ff0 <fiprintf>
 8005f6c:	f000 f8d6 	bl	800611c <abort>
 8005f70:	4b04      	ldr	r3, [pc, #16]	@ (8005f84 <__assert_func+0x38>)
 8005f72:	461c      	mov	r4, r3
 8005f74:	e7f3      	b.n	8005f5e <__assert_func+0x12>
 8005f76:	bf00      	nop
 8005f78:	20000020 	.word	0x20000020
 8005f7c:	0800636f 	.word	0x0800636f
 8005f80:	0800637c 	.word	0x0800637c
 8005f84:	080063aa 	.word	0x080063aa

08005f88 <_calloc_r>:
 8005f88:	b570      	push	{r4, r5, r6, lr}
 8005f8a:	fba1 5402 	umull	r5, r4, r1, r2
 8005f8e:	b934      	cbnz	r4, 8005f9e <_calloc_r+0x16>
 8005f90:	4629      	mov	r1, r5
 8005f92:	f7ff f935 	bl	8005200 <_malloc_r>
 8005f96:	4606      	mov	r6, r0
 8005f98:	b928      	cbnz	r0, 8005fa6 <_calloc_r+0x1e>
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	bd70      	pop	{r4, r5, r6, pc}
 8005f9e:	220c      	movs	r2, #12
 8005fa0:	6002      	str	r2, [r0, #0]
 8005fa2:	2600      	movs	r6, #0
 8005fa4:	e7f9      	b.n	8005f9a <_calloc_r+0x12>
 8005fa6:	462a      	mov	r2, r5
 8005fa8:	4621      	mov	r1, r4
 8005faa:	f7fe f9da 	bl	8004362 <memset>
 8005fae:	e7f4      	b.n	8005f9a <_calloc_r+0x12>

08005fb0 <__ascii_mbtowc>:
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	b901      	cbnz	r1, 8005fb6 <__ascii_mbtowc+0x6>
 8005fb4:	a901      	add	r1, sp, #4
 8005fb6:	b142      	cbz	r2, 8005fca <__ascii_mbtowc+0x1a>
 8005fb8:	b14b      	cbz	r3, 8005fce <__ascii_mbtowc+0x1e>
 8005fba:	7813      	ldrb	r3, [r2, #0]
 8005fbc:	600b      	str	r3, [r1, #0]
 8005fbe:	7812      	ldrb	r2, [r2, #0]
 8005fc0:	1e10      	subs	r0, r2, #0
 8005fc2:	bf18      	it	ne
 8005fc4:	2001      	movne	r0, #1
 8005fc6:	b002      	add	sp, #8
 8005fc8:	4770      	bx	lr
 8005fca:	4610      	mov	r0, r2
 8005fcc:	e7fb      	b.n	8005fc6 <__ascii_mbtowc+0x16>
 8005fce:	f06f 0001 	mvn.w	r0, #1
 8005fd2:	e7f8      	b.n	8005fc6 <__ascii_mbtowc+0x16>

08005fd4 <__ascii_wctomb>:
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	4608      	mov	r0, r1
 8005fd8:	b141      	cbz	r1, 8005fec <__ascii_wctomb+0x18>
 8005fda:	2aff      	cmp	r2, #255	@ 0xff
 8005fdc:	d904      	bls.n	8005fe8 <__ascii_wctomb+0x14>
 8005fde:	228a      	movs	r2, #138	@ 0x8a
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fe6:	4770      	bx	lr
 8005fe8:	700a      	strb	r2, [r1, #0]
 8005fea:	2001      	movs	r0, #1
 8005fec:	4770      	bx	lr
	...

08005ff0 <fiprintf>:
 8005ff0:	b40e      	push	{r1, r2, r3}
 8005ff2:	b503      	push	{r0, r1, lr}
 8005ff4:	4601      	mov	r1, r0
 8005ff6:	ab03      	add	r3, sp, #12
 8005ff8:	4805      	ldr	r0, [pc, #20]	@ (8006010 <fiprintf+0x20>)
 8005ffa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ffe:	6800      	ldr	r0, [r0, #0]
 8006000:	9301      	str	r3, [sp, #4]
 8006002:	f7ff fd2d 	bl	8005a60 <_vfiprintf_r>
 8006006:	b002      	add	sp, #8
 8006008:	f85d eb04 	ldr.w	lr, [sp], #4
 800600c:	b003      	add	sp, #12
 800600e:	4770      	bx	lr
 8006010:	20000020 	.word	0x20000020

08006014 <__swhatbuf_r>:
 8006014:	b570      	push	{r4, r5, r6, lr}
 8006016:	460c      	mov	r4, r1
 8006018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601c:	2900      	cmp	r1, #0
 800601e:	b096      	sub	sp, #88	@ 0x58
 8006020:	4615      	mov	r5, r2
 8006022:	461e      	mov	r6, r3
 8006024:	da0d      	bge.n	8006042 <__swhatbuf_r+0x2e>
 8006026:	89a3      	ldrh	r3, [r4, #12]
 8006028:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800602c:	f04f 0100 	mov.w	r1, #0
 8006030:	bf14      	ite	ne
 8006032:	2340      	movne	r3, #64	@ 0x40
 8006034:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006038:	2000      	movs	r0, #0
 800603a:	6031      	str	r1, [r6, #0]
 800603c:	602b      	str	r3, [r5, #0]
 800603e:	b016      	add	sp, #88	@ 0x58
 8006040:	bd70      	pop	{r4, r5, r6, pc}
 8006042:	466a      	mov	r2, sp
 8006044:	f000 f848 	bl	80060d8 <_fstat_r>
 8006048:	2800      	cmp	r0, #0
 800604a:	dbec      	blt.n	8006026 <__swhatbuf_r+0x12>
 800604c:	9901      	ldr	r1, [sp, #4]
 800604e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006052:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006056:	4259      	negs	r1, r3
 8006058:	4159      	adcs	r1, r3
 800605a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800605e:	e7eb      	b.n	8006038 <__swhatbuf_r+0x24>

08006060 <__smakebuf_r>:
 8006060:	898b      	ldrh	r3, [r1, #12]
 8006062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006064:	079d      	lsls	r5, r3, #30
 8006066:	4606      	mov	r6, r0
 8006068:	460c      	mov	r4, r1
 800606a:	d507      	bpl.n	800607c <__smakebuf_r+0x1c>
 800606c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	2301      	movs	r3, #1
 8006076:	6163      	str	r3, [r4, #20]
 8006078:	b003      	add	sp, #12
 800607a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800607c:	ab01      	add	r3, sp, #4
 800607e:	466a      	mov	r2, sp
 8006080:	f7ff ffc8 	bl	8006014 <__swhatbuf_r>
 8006084:	9f00      	ldr	r7, [sp, #0]
 8006086:	4605      	mov	r5, r0
 8006088:	4639      	mov	r1, r7
 800608a:	4630      	mov	r0, r6
 800608c:	f7ff f8b8 	bl	8005200 <_malloc_r>
 8006090:	b948      	cbnz	r0, 80060a6 <__smakebuf_r+0x46>
 8006092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006096:	059a      	lsls	r2, r3, #22
 8006098:	d4ee      	bmi.n	8006078 <__smakebuf_r+0x18>
 800609a:	f023 0303 	bic.w	r3, r3, #3
 800609e:	f043 0302 	orr.w	r3, r3, #2
 80060a2:	81a3      	strh	r3, [r4, #12]
 80060a4:	e7e2      	b.n	800606c <__smakebuf_r+0xc>
 80060a6:	89a3      	ldrh	r3, [r4, #12]
 80060a8:	6020      	str	r0, [r4, #0]
 80060aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060ae:	81a3      	strh	r3, [r4, #12]
 80060b0:	9b01      	ldr	r3, [sp, #4]
 80060b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80060b6:	b15b      	cbz	r3, 80060d0 <__smakebuf_r+0x70>
 80060b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060bc:	4630      	mov	r0, r6
 80060be:	f000 f81d 	bl	80060fc <_isatty_r>
 80060c2:	b128      	cbz	r0, 80060d0 <__smakebuf_r+0x70>
 80060c4:	89a3      	ldrh	r3, [r4, #12]
 80060c6:	f023 0303 	bic.w	r3, r3, #3
 80060ca:	f043 0301 	orr.w	r3, r3, #1
 80060ce:	81a3      	strh	r3, [r4, #12]
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	431d      	orrs	r5, r3
 80060d4:	81a5      	strh	r5, [r4, #12]
 80060d6:	e7cf      	b.n	8006078 <__smakebuf_r+0x18>

080060d8 <_fstat_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	4d07      	ldr	r5, [pc, #28]	@ (80060f8 <_fstat_r+0x20>)
 80060dc:	2300      	movs	r3, #0
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	4611      	mov	r1, r2
 80060e4:	602b      	str	r3, [r5, #0]
 80060e6:	f7fc fe88 	bl	8002dfa <_fstat>
 80060ea:	1c43      	adds	r3, r0, #1
 80060ec:	d102      	bne.n	80060f4 <_fstat_r+0x1c>
 80060ee:	682b      	ldr	r3, [r5, #0]
 80060f0:	b103      	cbz	r3, 80060f4 <_fstat_r+0x1c>
 80060f2:	6023      	str	r3, [r4, #0]
 80060f4:	bd38      	pop	{r3, r4, r5, pc}
 80060f6:	bf00      	nop
 80060f8:	20000430 	.word	0x20000430

080060fc <_isatty_r>:
 80060fc:	b538      	push	{r3, r4, r5, lr}
 80060fe:	4d06      	ldr	r5, [pc, #24]	@ (8006118 <_isatty_r+0x1c>)
 8006100:	2300      	movs	r3, #0
 8006102:	4604      	mov	r4, r0
 8006104:	4608      	mov	r0, r1
 8006106:	602b      	str	r3, [r5, #0]
 8006108:	f7fc ffdc 	bl	80030c4 <_isatty>
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d102      	bne.n	8006116 <_isatty_r+0x1a>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	b103      	cbz	r3, 8006116 <_isatty_r+0x1a>
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	bd38      	pop	{r3, r4, r5, pc}
 8006118:	20000430 	.word	0x20000430

0800611c <abort>:
 800611c:	b508      	push	{r3, lr}
 800611e:	2006      	movs	r0, #6
 8006120:	f000 f82c 	bl	800617c <raise>
 8006124:	2001      	movs	r0, #1
 8006126:	f000 f84d 	bl	80061c4 <_exit>

0800612a <_raise_r>:
 800612a:	291f      	cmp	r1, #31
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4605      	mov	r5, r0
 8006130:	460c      	mov	r4, r1
 8006132:	d904      	bls.n	800613e <_raise_r+0x14>
 8006134:	2316      	movs	r3, #22
 8006136:	6003      	str	r3, [r0, #0]
 8006138:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800613c:	bd38      	pop	{r3, r4, r5, pc}
 800613e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006140:	b112      	cbz	r2, 8006148 <_raise_r+0x1e>
 8006142:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006146:	b94b      	cbnz	r3, 800615c <_raise_r+0x32>
 8006148:	4628      	mov	r0, r5
 800614a:	f000 f831 	bl	80061b0 <_getpid_r>
 800614e:	4622      	mov	r2, r4
 8006150:	4601      	mov	r1, r0
 8006152:	4628      	mov	r0, r5
 8006154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006158:	f000 b818 	b.w	800618c <_kill_r>
 800615c:	2b01      	cmp	r3, #1
 800615e:	d00a      	beq.n	8006176 <_raise_r+0x4c>
 8006160:	1c59      	adds	r1, r3, #1
 8006162:	d103      	bne.n	800616c <_raise_r+0x42>
 8006164:	2316      	movs	r3, #22
 8006166:	6003      	str	r3, [r0, #0]
 8006168:	2001      	movs	r0, #1
 800616a:	e7e7      	b.n	800613c <_raise_r+0x12>
 800616c:	2100      	movs	r1, #0
 800616e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006172:	4620      	mov	r0, r4
 8006174:	4798      	blx	r3
 8006176:	2000      	movs	r0, #0
 8006178:	e7e0      	b.n	800613c <_raise_r+0x12>
	...

0800617c <raise>:
 800617c:	4b02      	ldr	r3, [pc, #8]	@ (8006188 <raise+0xc>)
 800617e:	4601      	mov	r1, r0
 8006180:	6818      	ldr	r0, [r3, #0]
 8006182:	f7ff bfd2 	b.w	800612a <_raise_r>
 8006186:	bf00      	nop
 8006188:	20000020 	.word	0x20000020

0800618c <_kill_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4d07      	ldr	r5, [pc, #28]	@ (80061ac <_kill_r+0x20>)
 8006190:	2300      	movs	r3, #0
 8006192:	4604      	mov	r4, r0
 8006194:	4608      	mov	r0, r1
 8006196:	4611      	mov	r1, r2
 8006198:	602b      	str	r3, [r5, #0]
 800619a:	f000 f80b 	bl	80061b4 <_kill>
 800619e:	1c43      	adds	r3, r0, #1
 80061a0:	d102      	bne.n	80061a8 <_kill_r+0x1c>
 80061a2:	682b      	ldr	r3, [r5, #0]
 80061a4:	b103      	cbz	r3, 80061a8 <_kill_r+0x1c>
 80061a6:	6023      	str	r3, [r4, #0]
 80061a8:	bd38      	pop	{r3, r4, r5, pc}
 80061aa:	bf00      	nop
 80061ac:	20000430 	.word	0x20000430

080061b0 <_getpid_r>:
 80061b0:	f7fc be00 	b.w	8002db4 <_getpid>

080061b4 <_kill>:
 80061b4:	4b02      	ldr	r3, [pc, #8]	@ (80061c0 <_kill+0xc>)
 80061b6:	2258      	movs	r2, #88	@ 0x58
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061be:	4770      	bx	lr
 80061c0:	20000430 	.word	0x20000430

080061c4 <_exit>:
 80061c4:	e7fe      	b.n	80061c4 <_exit>
	...

080061c8 <_init>:
 80061c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ca:	bf00      	nop
 80061cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ce:	bc08      	pop	{r3}
 80061d0:	469e      	mov	lr, r3
 80061d2:	4770      	bx	lr

080061d4 <_fini>:
 80061d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d6:	bf00      	nop
 80061d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061da:	bc08      	pop	{r3}
 80061dc:	469e      	mov	lr, r3
 80061de:	4770      	bx	lr
