;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 19-Jun-15 04:41:43 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x05A10000  	1441
0x0008	0x05850000  	1413
0x000C	0x05850000  	1413
0x0010	0x05850000  	1413
0x0014	0x05850000  	1413
0x0018	0x05850000  	1413
0x001C	0x05850000  	1413
0x0020	0x05850000  	1413
0x0024	0x05850000  	1413
0x0028	0x05850000  	1413
0x002C	0x05850000  	1413
0x0030	0x05850000  	1413
0x0034	0x05850000  	1413
0x0038	0x05850000  	1413
0x003C	0x05850000  	1413
0x0040	0x05850000  	1413
0x0044	0x05850000  	1413
0x0048	0x05850000  	1413
0x004C	0x05850000  	1413
0x0050	0x05850000  	1413
0x0054	0x05850000  	1413
0x0058	0x05850000  	1413
0x005C	0x05850000  	1413
0x0060	0x05850000  	1413
0x0064	0x05850000  	1413
0x0068	0x05850000  	1413
0x006C	0x05850000  	1413
0x0070	0x05850000  	1413
0x0074	0x05850000  	1413
0x0078	0x05850000  	1413
0x007C	0x05850000  	1413
0x0080	0x05850000  	1413
0x0084	0x05850000  	1413
0x0088	0x05850000  	1413
0x008C	0x05850000  	1413
0x0090	0x05850000  	1413
0x0094	0x05850000  	1413
0x0098	0x05850000  	1413
0x009C	0x05850000  	1413
0x00A0	0x05850000  	1413
0x00A4	0x05850000  	1413
0x00A8	0x05850000  	1413
0x00AC	0x05850000  	1413
0x00B0	0x05850000  	1413
0x00B4	0x05850000  	1413
0x00B8	0x05850000  	1413
0x00BC	0x05850000  	1413
0x00C0	0x05850000  	1413
0x00C4	0x05850000  	1413
0x00C8	0x05850000  	1413
0x00CC	0x05850000  	1413
0x00D0	0x05850000  	1413
0x00D4	0x05850000  	1413
0x00D8	0x05850000  	1413
0x00DC	0x05850000  	1413
0x00E0	0x05850000  	1413
0x00E4	0x05850000  	1413
0x00E8	0x05850000  	1413
0x00EC	0x05850000  	1413
0x00F0	0x05850000  	1413
0x00F4	0x05850000  	1413
0x00F8	0x05850000  	1413
0x00FC	0x05850000  	1413
0x0100	0x05850000  	1413
0x0104	0x05850000  	1413
0x0108	0x05850000  	1413
0x010C	0x05850000  	1413
0x0110	0x05850000  	1413
0x0114	0x05850000  	1413
0x0118	0x05850000  	1413
0x011C	0x05850000  	1413
0x0120	0x05850000  	1413
0x0124	0x05850000  	1413
0x0128	0x05850000  	1413
0x012C	0x05850000  	1413
; end of ____SysVT
_main:
;DAC_ex6.c, 4 :: 		void main()
0x05A0	0xB081    SUB	SP, SP, #4
0x05A2	0xF000F845  BL	1584
0x05A6	0xF000F8BB  BL	1824
0x05AA	0xF7FFFFEF  BL	1420
;DAC_ex6.c, 6 :: 		signed int value = 2047;
; value start address is: 8 (R2)
0x05AE	0xF24072FF  MOVW	R2, #2047
0x05B2	0xB212    SXTH	R2, R2
;DAC_ex6.c, 8 :: 		setup();
0x05B4	0xF8AD2000  STRH	R2, [SP, #0]
; value end address is: 8 (R2)
0x05B8	0xF7FFFFC4  BL	_setup+0
0x05BC	0xF9BD2000  LDRSH	R2, [SP, #0]
;DAC_ex6.c, 10 :: 		while(1)
L_main0:
;DAC_ex6.c, 12 :: 		if(GPIOF_IDRbits.IDR13 == 0)
; value start address is: 8 (R2)
0x05C0	0x4919    LDR	R1, [PC, #100]
0x05C2	0x6808    LDR	R0, [R1, #0]
0x05C4	0xB910    CBNZ	R0, L__main8
;DAC_ex6.c, 14 :: 		value++;
0x05C6	0x1C52    ADDS	R2, R2, #1
0x05C8	0xB212    SXTH	R2, R2
; value end address is: 8 (R2)
;DAC_ex6.c, 15 :: 		}
0x05CA	0xE7FF    B	L_main2
L__main8:
;DAC_ex6.c, 12 :: 		if(GPIOF_IDRbits.IDR13 == 0)
;DAC_ex6.c, 15 :: 		}
L_main2:
;DAC_ex6.c, 16 :: 		if(GPIOF_IDRbits.IDR14 == 0)
; value start address is: 8 (R2)
0x05CC	0x4917    LDR	R1, [PC, #92]
0x05CE	0x6808    LDR	R0, [R1, #0]
0x05D0	0xB910    CBNZ	R0, L__main9
;DAC_ex6.c, 18 :: 		value--;
0x05D2	0x1E51    SUBS	R1, R2, #1
0x05D4	0xB209    SXTH	R1, R1
; value end address is: 8 (R2)
; value start address is: 4 (R1)
; value end address is: 4 (R1)
;DAC_ex6.c, 19 :: 		}
0x05D6	0xE000    B	L_main3
L__main9:
;DAC_ex6.c, 16 :: 		if(GPIOF_IDRbits.IDR14 == 0)
0x05D8	0xB211    SXTH	R1, R2
;DAC_ex6.c, 19 :: 		}
L_main3:
;DAC_ex6.c, 21 :: 		if(value >= 4095)
; value start address is: 4 (R1)
0x05DA	0xF64070FF  MOVW	R0, #4095
0x05DE	0x4281    CMP	R1, R0
0x05E0	0xDB03    BLT	L__main10
;DAC_ex6.c, 23 :: 		value = 4095;
0x05E2	0xF64071FF  MOVW	R1, #4095
0x05E6	0xB209    SXTH	R1, R1
; value end address is: 4 (R1)
;DAC_ex6.c, 24 :: 		}
0x05E8	0xE7FF    B	L_main4
L__main10:
;DAC_ex6.c, 21 :: 		if(value >= 4095)
;DAC_ex6.c, 24 :: 		}
L_main4:
;DAC_ex6.c, 25 :: 		if(value <= 0)
; value start address is: 4 (R1)
0x05EA	0x2900    CMP	R1, #0
0x05EC	0xDC02    BGT	L__main11
; value end address is: 4 (R1)
;DAC_ex6.c, 27 :: 		value = 0;
; value start address is: 24 (R6)
0x05EE	0x2600    MOVS	R6, #0
0x05F0	0xB236    SXTH	R6, R6
; value end address is: 24 (R6)
;DAC_ex6.c, 28 :: 		}
0x05F2	0xE000    B	L_main5
L__main11:
;DAC_ex6.c, 25 :: 		if(value <= 0)
0x05F4	0xB20E    SXTH	R6, R1
;DAC_ex6.c, 28 :: 		}
L_main5:
;DAC_ex6.c, 30 :: 		DAC1_Ch1_Output(value);
; value start address is: 24 (R6)
0x05F6	0xB230    SXTH	R0, R6
0x05F8	0xF7FFFF8A  BL	_DAC1_Ch1_Output+0
;DAC_ex6.c, 31 :: 		DAC1_Ch2_Output((4095 - value));
0x05FC	0xF64070FF  MOVW	R0, #4095
0x0600	0xB200    SXTH	R0, R0
0x0602	0x1B80    SUB	R0, R0, R6
0x0604	0xB200    SXTH	R0, R0
0x0606	0xF7FFFF69  BL	_DAC1_Ch2_Output+0
;DAC_ex6.c, 33 :: 		delay_ms(1);
0x060A	0xF64267DF  MOVW	R7, #11999
0x060E	0xF2C00700  MOVT	R7, #0
L_main6:
0x0612	0x1E7F    SUBS	R7, R7, #1
0x0614	0xD1FD    BNE	L_main6
0x0616	0xBF00    NOP
0x0618	0xBF00    NOP
0x061A	0xBF00    NOP
0x061C	0xBF00    NOP
0x061E	0xBF00    NOP
;DAC_ex6.c, 34 :: 		};
0x0620	0xB232    SXTH	R2, R6
; value end address is: 24 (R6)
0x0622	0xE7CD    B	L_main0
;DAC_ex6.c, 35 :: 		}
L_end_main:
L__main_end_loop:
0x0624	0xE7FE    B	L__main_end_loop
0x0626	0xBF00    NOP
0x0628	0x81344223  	GPIOF_IDRbits+0
0x062C	0x81384223  	GPIOF_IDRbits+0
; end of _main
_setup:
;DAC_ex6.c, 38 :: 		void setup()
0x0544	0xB081    SUB	SP, SP, #4
0x0546	0xF8CDE000  STR	LR, [SP, #0]
;DAC_ex6.c, 40 :: 		GPIO_Clk_Enable(&GPIOA_BASE);
0x054A	0x480C    LDR	R0, [PC, #48]
0x054C	0xF7FFFE36  BL	_GPIO_Clk_Enable+0
;DAC_ex6.c, 41 :: 		GPIO_Clk_Enable(&GPIOF_BASE);
0x0550	0x480B    LDR	R0, [PC, #44]
0x0552	0xF7FFFE33  BL	_GPIO_Clk_Enable+0
;DAC_ex6.c, 43 :: 		GPIO_Config(&GPIOA_BASE, (_GPIO_PINMASK_4 | _GPIO_PINMASK_5), _GPIO_CFG_MODE_ANALOG);
0x0556	0xF04F0201  MOV	R2, #1
0x055A	0x2130    MOVS	R1, #48
0x055C	0x4807    LDR	R0, [PC, #28]
0x055E	0xF7FFFE73  BL	_GPIO_Config+0
;DAC_ex6.c, 44 :: 		GPIO_Config(&GPIOF_BASE, (_GPIO_PINMASK_13 | _GPIO_PINMASK_14), (_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_UP));
0x0562	0x2282    MOVS	R2, #130
0x0564	0xF2460100  MOVW	R1, #24576
0x0568	0x4805    LDR	R0, [PC, #20]
0x056A	0xF7FFFE6D  BL	_GPIO_Config+0
;DAC_ex6.c, 46 :: 		DAC1_Init(_DAC_DUAL_MODE_ENABLE);
0x056E	0x2003    MOVS	R0, #3
0x0570	0xF7FFFE06  BL	_DAC1_Init+0
;DAC_ex6.c, 47 :: 		}
L_end_setup:
0x0574	0xF8DDE000  LDR	LR, [SP, #0]
0x0578	0xB001    ADD	SP, SP, #4
0x057A	0x4770    BX	LR
0x057C	0x08004001  	GPIOA_BASE+0
0x0580	0x1C004001  	GPIOF_BASE+0
; end of _setup
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x01BE	0x4919    LDR	R1, [PC, #100]
0x01C0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01C4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01C6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x01C8	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01CA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01CC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01CE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01D0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01D2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01D4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01D6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01D8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01DA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01DC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01DE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01E0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01E2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01E6	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01E8	0x490F    LDR	R1, [PC, #60]
0x01EA	0x4288    CMP	R0, R1
0x01EC	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x01EE	0x490F    LDR	R1, [PC, #60]
0x01F0	0x4288    CMP	R0, R1
0x01F2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x01F4	0x490E    LDR	R1, [PC, #56]
0x01F6	0x4288    CMP	R0, R1
0x01F8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01FA	0x490E    LDR	R1, [PC, #56]
0x01FC	0x4288    CMP	R0, R1
0x01FE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0200	0x490D    LDR	R1, [PC, #52]
0x0202	0x4288    CMP	R0, R1
0x0204	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0206	0x490D    LDR	R1, [PC, #52]
0x0208	0x4288    CMP	R0, R1
0x020A	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x020C	0x490C    LDR	R1, [PC, #48]
0x020E	0x4288    CMP	R0, R1
0x0210	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0212	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0214	0x490B    LDR	R1, [PC, #44]
0x0216	0x6809    LDR	R1, [R1, #0]
0x0218	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x021C	0x4909    LDR	R1, [PC, #36]
0x021E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0220	0xB001    ADD	SP, SP, #4
0x0222	0x4770    BX	LR
0x0224	0xFC00FFFF  	#-1024
0x0228	0x08004001  	#1073809408
0x022C	0x0C004001  	#1073810432
0x0230	0x10004001  	#1073811456
0x0234	0x14004001  	#1073812480
0x0238	0x18004001  	#1073813504
0x023C	0x1C004001  	#1073814528
0x0240	0x20004001  	#1073815552
0x0244	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0248	0xB081    SUB	SP, SP, #4
0x024A	0xF8CDE000  STR	LR, [SP, #0]
0x024E	0xB28C    UXTH	R4, R1
0x0250	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0252	0x4B77    LDR	R3, [PC, #476]
0x0254	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0258	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x025A	0x4618    MOV	R0, R3
0x025C	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0260	0xF1B40FFF  CMP	R4, #255
0x0264	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0266	0x4B73    LDR	R3, [PC, #460]
0x0268	0x429D    CMP	R5, R3
0x026A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x026C	0xF04F3333  MOV	R3, #858993459
0x0270	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0272	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0274	0x2D42    CMP	R5, #66
0x0276	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0278	0xF04F3344  MOV	R3, #1145324612
0x027C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x027E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0280	0xF64F73FF  MOVW	R3, #65535
0x0284	0x429C    CMP	R4, R3
0x0286	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0288	0x4B6A    LDR	R3, [PC, #424]
0x028A	0x429D    CMP	R5, R3
0x028C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x028E	0xF04F3333  MOV	R3, #858993459
0x0292	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0294	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0296	0xF04F3333  MOV	R3, #858993459
0x029A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x029C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x029E	0x2D42    CMP	R5, #66
0x02A0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02A2	0xF04F3344  MOV	R3, #1145324612
0x02A6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02A8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02AA	0xF04F3344  MOV	R3, #1145324612
0x02AE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02B0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02B2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02B4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02B6	0xF0050301  AND	R3, R5, #1
0x02BA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02BC	0x2100    MOVS	R1, #0
0x02BE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02C0	0xF0050302  AND	R3, R5, #2
0x02C4	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02C6	0xF40573C0  AND	R3, R5, #384
0x02CA	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x02CC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02CE	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x02D0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x02D2	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x02D4	0xF0050304  AND	R3, R5, #4
0x02D8	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x02DA	0xF0050320  AND	R3, R5, #32
0x02DE	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x02E0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02E2	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x02E4	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x02E6	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x02E8	0xF0050308  AND	R3, R5, #8
0x02EC	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x02EE	0xF0050320  AND	R3, R5, #32
0x02F2	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x02F4	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x02F6	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02F8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02FA	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02FC	0x4B4E    LDR	R3, [PC, #312]
0x02FE	0xEA050303  AND	R3, R5, R3, LSL #0
0x0302	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0304	0x2003    MOVS	R0, #3
0x0306	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0308	0xF4057300  AND	R3, R5, #512
0x030C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x030E	0x2002    MOVS	R0, #2
0x0310	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0312	0xF4056380  AND	R3, R5, #1024
0x0316	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0318	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x031A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x031C	0xF005030C  AND	R3, R5, #12
0x0320	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0322	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0324	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0326	0xF00403FF  AND	R3, R4, #255
0x032A	0xB29B    UXTH	R3, R3
0x032C	0x2B00    CMP	R3, #0
0x032E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0330	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0332	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0334	0xFA1FF884  UXTH	R8, R4
0x0338	0x4632    MOV	R2, R6
0x033A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x033C	0x2808    CMP	R0, #8
0x033E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0340	0xF04F0301  MOV	R3, #1
0x0344	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0348	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x034C	0x42A3    CMP	R3, R4
0x034E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0350	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0352	0xF04F030F  MOV	R3, #15
0x0356	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0358	0x43DB    MVN	R3, R3
0x035A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x035E	0xFA01F305  LSL	R3, R1, R5
0x0362	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0366	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0368	0xF4067381  AND	R3, R6, #258
0x036C	0xF5B37F81  CMP	R3, #258
0x0370	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0372	0xF2020414  ADDW	R4, R2, #20
0x0376	0xF04F0301  MOV	R3, #1
0x037A	0x4083    LSLS	R3, R0
0x037C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x037E	0xF0060382  AND	R3, R6, #130
0x0382	0x2B82    CMP	R3, #130
0x0384	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0386	0xF2020410  ADDW	R4, R2, #16
0x038A	0xF04F0301  MOV	R3, #1
0x038E	0x4083    LSLS	R3, R0
0x0390	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0392	0x462F    MOV	R7, R5
0x0394	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0396	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0398	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x039A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x039C	0xFA1FF088  UXTH	R0, R8
0x03A0	0x460F    MOV	R7, R1
0x03A2	0x4631    MOV	R1, R6
0x03A4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03A6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03A8	0x460F    MOV	R7, R1
0x03AA	0x4629    MOV	R1, R5
0x03AC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03AE	0xF1B00FFF  CMP	R0, #255
0x03B2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03B4	0x1D33    ADDS	R3, R6, #4
0x03B6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03BA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03BC	0x2A08    CMP	R2, #8
0x03BE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03C0	0xF2020408  ADDW	R4, R2, #8
0x03C4	0xF04F0301  MOV	R3, #1
0x03C8	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x03CC	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x03D0	0x42A3    CMP	R3, R4
0x03D2	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x03D4	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x03D6	0xF04F030F  MOV	R3, #15
0x03DA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x03DC	0x43DB    MVN	R3, R3
0x03DE	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x03E2	0xFA07F305  LSL	R3, R7, R5
0x03E6	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x03EA	0xF4017381  AND	R3, R1, #258
0x03EE	0xF5B37F81  CMP	R3, #258
0x03F2	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x03F4	0xF2060514  ADDW	R5, R6, #20
0x03F8	0xF2020408  ADDW	R4, R2, #8
0x03FC	0xF04F0301  MOV	R3, #1
0x0400	0x40A3    LSLS	R3, R4
0x0402	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0404	0xF0010382  AND	R3, R1, #130
0x0408	0x2B82    CMP	R3, #130
0x040A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x040C	0xF2060510  ADDW	R5, R6, #16
0x0410	0xF2020408  ADDW	R4, R2, #8
0x0414	0xF04F0301  MOV	R3, #1
0x0418	0x40A3    LSLS	R3, R4
0x041A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x041C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x041E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0420	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0422	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0424	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0428	0xF8DDE000  LDR	LR, [SP, #0]
0x042C	0xB001    ADD	SP, SP, #4
0x042E	0x4770    BX	LR
0x0430	0xFC00FFFF  	#-1024
0x0434	0x00140008  	#524308
0x0438	0x08000008  	#526336
; end of _GPIO_Config
_DAC1_Init:
;__Lib_DAC_12.c, 154 :: 		
; channel start address is: 0 (R0)
0x0180	0xB081    SUB	SP, SP, #4
0x0182	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_DAC_12.c, 156 :: 		
0x0186	0x2201    MOVS	R2, #1
0x0188	0xB252    SXTB	R2, R2
0x018A	0x4904    LDR	R1, [PC, #16]
0x018C	0x600A    STR	R2, [R1, #0]
;__Lib_DAC_12.c, 157 :: 		
; channel end address is: 0 (R0)
0x018E	0xF7FFFFCF  BL	__Lib_DAC_12_DACx_Init+0
;__Lib_DAC_12.c, 158 :: 		
L_end_DAC1_Init:
0x0192	0xF8DDE000  LDR	LR, [SP, #0]
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0x03F44242  	RCC_APB1ENR+0
; end of _DAC1_Init
__Lib_DAC_12_DACx_Init:
;__Lib_DAC_12.c, 65 :: 		
; channel start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_DAC_12.c, 67 :: 		
0x0132	0xF0000101  AND	R1, R0, #1
0x0136	0xB129    CBZ	R1, L___Lib_DAC_12_DACx_Init0
;__Lib_DAC_12.c, 68 :: 		
0x0138	0x4908    LDR	R1, [PC, #32]
0x013A	0x6809    LDR	R1, [R1, #0]
0x013C	0xF0410205  ORR	R2, R1, #5
0x0140	0x4906    LDR	R1, [PC, #24]
0x0142	0x600A    STR	R2, [R1, #0]
L___Lib_DAC_12_DACx_Init0:
;__Lib_DAC_12.c, 70 :: 		
0x0144	0xF0000102  AND	R1, R0, #2
; channel end address is: 0 (R0)
0x0148	0xB129    CBZ	R1, L___Lib_DAC_12_DACx_Init1
;__Lib_DAC_12.c, 71 :: 		
0x014A	0x4904    LDR	R1, [PC, #16]
0x014C	0x6809    LDR	R1, [R1, #0]
0x014E	0xF44122A0  ORR	R2, R1, #327680
0x0152	0x4902    LDR	R1, [PC, #8]
0x0154	0x600A    STR	R2, [R1, #0]
L___Lib_DAC_12_DACx_Init1:
;__Lib_DAC_12.c, 72 :: 		
L_end_DACx_Init:
0x0156	0xB001    ADD	SP, SP, #4
0x0158	0x4770    BX	LR
0x015A	0xBF00    NOP
0x015C	0x74004000  	DAC_CR+0
; end of __Lib_DAC_12_DACx_Init
_DAC1_Ch1_Output:
;__Lib_DAC_12.c, 164 :: 		
; value start address is: 0 (R0)
0x0510	0xB081    SUB	SP, SP, #4
0x0512	0xF8CDE000  STR	LR, [SP, #0]
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_DAC_12.c, 165 :: 		
0x0516	0x2101    MOVS	R1, #1
; value end address is: 0 (R0)
0x0518	0xF7FFFE42  BL	__Lib_DAC_12_DACx_12ROutput+0
;__Lib_DAC_12.c, 166 :: 		
0x051C	0x4907    LDR	R1, [PC, #28]
0x051E	0x6809    LDR	R1, [R1, #0]
0x0520	0xF0410238  ORR	R2, R1, #56
0x0524	0x4905    LDR	R1, [PC, #20]
0x0526	0x600A    STR	R2, [R1, #0]
;__Lib_DAC_12.c, 167 :: 		
0x0528	0x2201    MOVS	R2, #1
0x052A	0xB252    SXTB	R2, R2
0x052C	0x4904    LDR	R1, [PC, #16]
0x052E	0x600A    STR	R2, [R1, #0]
;__Lib_DAC_12.c, 168 :: 		
0x0530	0xBF00    NOP
;__Lib_DAC_12.c, 169 :: 		
L_end_DAC1_Ch1_Output:
0x0532	0xF8DDE000  LDR	LR, [SP, #0]
0x0536	0xB001    ADD	SP, SP, #4
0x0538	0x4770    BX	LR
0x053A	0xBF00    NOP
0x053C	0x74004000  	DAC_CR+0
0x0540	0x8080420E  	DAC_CR+4
; end of _DAC1_Ch1_Output
__Lib_DAC_12_DACx_12ROutput:
;__Lib_DAC_12.c, 82 :: 		
; channel start address is: 4 (R1)
; value start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_DAC_12.c, 83 :: 		
0x01A6	0xF04F0305  MOV	R3, #5
0x01AA	0xF04F0202  MOV	R2, #2
; channel end address is: 4 (R1)
; value end address is: 0 (R0)
0x01AE	0xF7FFFFD7  BL	__Lib_DAC_12_DACx_Output+0
;__Lib_DAC_12.c, 84 :: 		
L_end_DACx_12ROutput:
0x01B2	0xF8DDE000  LDR	LR, [SP, #0]
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
; end of __Lib_DAC_12_DACx_12ROutput
__Lib_DAC_12_DACx_Output:
;__Lib_DAC_12.c, 75 :: 		
; _module2_offset start address is: 12 (R3)
; _module1_offset start address is: 8 (R2)
; channel start address is: 4 (R1)
; value start address is: 0 (R0)
0x0160	0xB081    SUB	SP, SP, #4
; _module2_offset end address is: 12 (R3)
; _module1_offset end address is: 8 (R2)
; channel end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; channel start address is: 4 (R1)
; _module1_offset start address is: 8 (R2)
; _module2_offset start address is: 12 (R3)
;__Lib_DAC_12.c, 76 :: 		
0x0162	0x2901    CMP	R1, #1
0x0164	0xD104    BNE	L___Lib_DAC_12_DACx_Output2
; channel end address is: 4 (R1)
; _module2_offset end address is: 12 (R3)
;__Lib_DAC_12.c, 77 :: 		
0x0166	0x0095    LSLS	R5, R2, #2
; _module1_offset end address is: 8 (R2)
0x0168	0x4C04    LDR	R4, [PC, #16]
0x016A	0x1964    ADDS	R4, R4, R5
0x016C	0x6020    STR	R0, [R4, #0]
; value end address is: 0 (R0)
0x016E	0xE003    B	L___Lib_DAC_12_DACx_Output3
L___Lib_DAC_12_DACx_Output2:
;__Lib_DAC_12.c, 79 :: 		
; _module2_offset start address is: 12 (R3)
; value start address is: 0 (R0)
0x0170	0x009D    LSLS	R5, R3, #2
; _module2_offset end address is: 12 (R3)
0x0172	0x4C02    LDR	R4, [PC, #8]
0x0174	0x1964    ADDS	R4, R4, R5
0x0176	0x6020    STR	R0, [R4, #0]
; value end address is: 0 (R0)
L___Lib_DAC_12_DACx_Output3:
;__Lib_DAC_12.c, 80 :: 		
L_end_DACx_Output:
0x0178	0xB001    ADD	SP, SP, #4
0x017A	0x4770    BX	LR
0x017C	0x74004000  	DAC_CR+0
; end of __Lib_DAC_12_DACx_Output
_DAC1_Ch2_Output:
;__Lib_DAC_12.c, 180 :: 		
; value start address is: 0 (R0)
0x04DC	0xB081    SUB	SP, SP, #4
0x04DE	0xF8CDE000  STR	LR, [SP, #0]
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_DAC_12.c, 181 :: 		
0x04E2	0x2102    MOVS	R1, #2
; value end address is: 0 (R0)
0x04E4	0xF7FFFE5C  BL	__Lib_DAC_12_DACx_12ROutput+0
;__Lib_DAC_12.c, 182 :: 		
0x04E8	0x4907    LDR	R1, [PC, #28]
0x04EA	0x6809    LDR	R1, [R1, #0]
0x04EC	0xF4411260  ORR	R2, R1, #3670016
0x04F0	0x4905    LDR	R1, [PC, #20]
0x04F2	0x600A    STR	R2, [R1, #0]
;__Lib_DAC_12.c, 183 :: 		
0x04F4	0x2201    MOVS	R2, #1
0x04F6	0xB252    SXTB	R2, R2
0x04F8	0x4904    LDR	R1, [PC, #16]
0x04FA	0x600A    STR	R2, [R1, #0]
;__Lib_DAC_12.c, 184 :: 		
0x04FC	0xBF00    NOP
;__Lib_DAC_12.c, 185 :: 		
L_end_DAC1_Ch2_Output:
0x04FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0502	0xB001    ADD	SP, SP, #4
0x0504	0x4770    BX	LR
0x0506	0xBF00    NOP
0x0508	0x74004000  	DAC_CR+0
0x050C	0x8084420E  	DAC_CR+4
; end of _DAC1_Ch2_Output
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x043C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x043E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0442	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0446	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x044A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x044C	0xB001    ADD	SP, SP, #4
0x044E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0450	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0452	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0456	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x045A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x045E	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0460	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0464	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0466	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0468	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x046A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x046E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0472	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0474	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0478	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x047A	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x047C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0480	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0484	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0486	0xB001    ADD	SP, SP, #4
0x0488	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0630	0xB082    SUB	SP, SP, #8
0x0632	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0636	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0638	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x063A	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x063C	0xF64B3080  MOVW	R0, #48000
0x0640	0x4281    CMP	R1, R0
0x0642	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0644	0x4832    LDR	R0, [PC, #200]
0x0646	0x6800    LDR	R0, [R0, #0]
0x0648	0xF0400102  ORR	R1, R0, #2
0x064C	0x4830    LDR	R0, [PC, #192]
0x064E	0x6001    STR	R1, [R0, #0]
0x0650	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0652	0xF64550C0  MOVW	R0, #24000
0x0656	0x4281    CMP	R1, R0
0x0658	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x065A	0x482D    LDR	R0, [PC, #180]
0x065C	0x6800    LDR	R0, [R0, #0]
0x065E	0xF0400101  ORR	R1, R0, #1
0x0662	0x482B    LDR	R0, [PC, #172]
0x0664	0x6001    STR	R1, [R0, #0]
0x0666	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0668	0x4829    LDR	R0, [PC, #164]
0x066A	0x6801    LDR	R1, [R0, #0]
0x066C	0xF06F0007  MVN	R0, #7
0x0670	0x4001    ANDS	R1, R0
0x0672	0x4827    LDR	R0, [PC, #156]
0x0674	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0676	0xF7FFFF09  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x067A	0x4826    LDR	R0, [PC, #152]
0x067C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x067E	0x4826    LDR	R0, [PC, #152]
0x0680	0xEA020100  AND	R1, R2, R0, LSL #0
0x0684	0x4825    LDR	R0, [PC, #148]
0x0686	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0688	0xF0020001  AND	R0, R2, #1
0x068C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x068E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0690	0x4822    LDR	R0, [PC, #136]
0x0692	0x6800    LDR	R0, [R0, #0]
0x0694	0xF0000002  AND	R0, R0, #2
0x0698	0x2800    CMP	R0, #0
0x069A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x069C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x069E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x06A0	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x06A2	0xF4023080  AND	R0, R2, #65536
0x06A6	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x06A8	0x481C    LDR	R0, [PC, #112]
0x06AA	0x6800    LDR	R0, [R0, #0]
0x06AC	0xF4003000  AND	R0, R0, #131072
0x06B0	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x06B2	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x06B4	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x06B6	0x460A    MOV	R2, R1
0x06B8	0x9901    LDR	R1, [SP, #4]
0x06BA	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x06BC	0x9101    STR	R1, [SP, #4]
0x06BE	0x4611    MOV	R1, R2
0x06C0	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x06C2	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x06C6	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x06C8	0x4814    LDR	R0, [PC, #80]
0x06CA	0x6800    LDR	R0, [R0, #0]
0x06CC	0xF0407180  ORR	R1, R0, #16777216
0x06D0	0x4812    LDR	R0, [PC, #72]
0x06D2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x06D4	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x06D6	0x4811    LDR	R0, [PC, #68]
0x06D8	0x6800    LDR	R0, [R0, #0]
0x06DA	0xF0007000  AND	R0, R0, #33554432
0x06DE	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x06E0	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x06E2	0x460A    MOV	R2, R1
0x06E4	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x06E6	0x480B    LDR	R0, [PC, #44]
0x06E8	0x6800    LDR	R0, [R0, #0]
0x06EA	0xF000010C  AND	R1, R0, #12
0x06EE	0x0090    LSLS	R0, R2, #2
0x06F0	0xF000000C  AND	R0, R0, #12
0x06F4	0x4281    CMP	R1, R0
0x06F6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x06F8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x06FA	0xF8DDE000  LDR	LR, [SP, #0]
0x06FE	0xB002    ADD	SP, SP, #8
0x0700	0x4770    BX	LR
0x0702	0xBF00    NOP
0x0704	0x00810109  	#17367169
0x0708	0xC402005D  	#6145026
0x070C	0x19400001  	#72000
0x0710	0x20004002  	FLASH_ACR+0
0x0714	0x10044002  	RCC_CFGR+0
0x0718	0xFFFF000F  	#1048575
0x071C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x048C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x048E	0x480F    LDR	R0, [PC, #60]
0x0490	0x6800    LDR	R0, [R0, #0]
0x0492	0xF0400101  ORR	R1, R0, #1
0x0496	0x480D    LDR	R0, [PC, #52]
0x0498	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x049A	0x490D    LDR	R1, [PC, #52]
0x049C	0x480D    LDR	R0, [PC, #52]
0x049E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x04A0	0x480A    LDR	R0, [PC, #40]
0x04A2	0x6801    LDR	R1, [R0, #0]
0x04A4	0x480C    LDR	R0, [PC, #48]
0x04A6	0x4001    ANDS	R1, R0
0x04A8	0x4808    LDR	R0, [PC, #32]
0x04AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x04AC	0x4807    LDR	R0, [PC, #28]
0x04AE	0x6801    LDR	R1, [R0, #0]
0x04B0	0xF46F2080  MVN	R0, #262144
0x04B4	0x4001    ANDS	R1, R0
0x04B6	0x4805    LDR	R0, [PC, #20]
0x04B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x04BA	0x4806    LDR	R0, [PC, #24]
0x04BC	0x6801    LDR	R1, [R0, #0]
0x04BE	0xF46F00FE  MVN	R0, #8323072
0x04C2	0x4001    ANDS	R1, R0
0x04C4	0x4803    LDR	R0, [PC, #12]
0x04C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x04C8	0xB001    ADD	SP, SP, #4
0x04CA	0x4770    BX	LR
0x04CC	0x10004002  	RCC_CR+0
0x04D0	0x0000F8FF  	#-117506048
0x04D4	0x10044002  	RCC_CFGR+0
0x04D8	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x058C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x058E	0x4902    LDR	R1, [PC, #8]
0x0590	0x4802    LDR	R0, [PC, #8]
0x0592	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0594	0xB001    ADD	SP, SP, #4
0x0596	0x4770    BX	LR
0x0598	0x19400001  	#72000
0x059C	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0584	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0586	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0588	0xB001    ADD	SP, SP, #4
0x058A	0x4770    BX	LR
; end of ___GenExcept
0x0720	0xB500    PUSH	(R14)
0x0722	0xF8DFB010  LDR	R11, [PC, #16]
0x0726	0xF8DFA010  LDR	R10, [PC, #16]
0x072A	0xF7FFFE91  BL	1104
0x072E	0xBD00    POP	(R15)
0x0730	0x4770    BX	LR
0x0732	0xBF00    NOP
0x0734	0x00002000  	#536870912
0x0738	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [48]    __Lib_DAC_12_DACx_Init
0x0160      [32]    __Lib_DAC_12_DACx_Output
0x0180      [32]    _DAC1_Init
0x01A0      [26]    __Lib_DAC_12_DACx_12ROutput
0x01BC     [140]    _GPIO_Clk_Enable
0x0248     [500]    _GPIO_Config
0x043C      [20]    ___CC2DW
0x0450      [58]    ___FillZeros
0x048C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x04DC      [52]    _DAC1_Ch2_Output
0x0510      [52]    _DAC1_Ch1_Output
0x0544      [64]    _setup
0x0584       [8]    ___GenExcept
0x058C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x05A0     [144]    _main
0x0630     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
