DESIGN=BaseDesign
DESDIR=C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\designer\BaseDesign
FAM=PolarFire
DIE=PA5M300TS
PACKAGE=fcg1152
NETLIST_TYPE=EDIF
SYSTEM_CONTROLLER_SUSPEND_MODE=0
DEV_MEM_INIT_FIRST_STAGE_MEMORY_TYPE=SNVM
DEV_MEM_INIT_FIRST_STAGE_START_ADDRESS=000000CA
DEV_MEM_INIT_SPI_CLOCK_DIVIDER=2
DEV_MEM_INIT_TIMEOUT=255
