@W: MT529 :"/home/ed/dev/alternate/alternate/src/alternate.v":23:1:23:6|Found inferred clock chip|clk which controls 25 sequential elements including my_alternate.count[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
