// Seed: 1606387643
module module_0;
  wire id_1 = 1;
  wire id_2;
  id_3 :
  assert property (@(posedge -1'b0) -1)
  else id_3 <= 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd41
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic [1 : -1] id_11 = -1;
  logic [id_2 : id_2] id_12;
  wire id_13;
  wire id_14;
endmodule
