{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543838317425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543838317425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 03:58:37 2018 " "Processing started: Mon Dec 03 03:58:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543838317425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838317425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off random_trace_generation -c random_trace_generation " "Command: quartus_map --read_settings_files=on --write_settings_files=off random_trace_generation -c random_trace_generation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838317425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1543838317918 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "random_trace_generation.v(17) " "Verilog HDL Event Control warning at random_trace_generation.v(17): Event Control contains a complex event expression" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543838342944 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "random_trace_generation.v(22) " "Verilog HDL Event Control warning at random_trace_generation.v(22): Event Control contains a complex event expression" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1543838342944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_trace_generation.v(22) " "Verilog HDL information at random_trace_generation.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543838342944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_trace_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file random_trace_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_trace_generation " "Found entity 1: random_trace_generation" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543838342944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838342944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "random_trace_generation " "Elaborating entity \"random_trace_generation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543838343011 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "save_trace random_trace_generation.v(22) " "Can't resolve multiple constant drivers for net \"save_trace\" at random_trace_generation.v(22)" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838343011 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "random_trace_generation.v(17) " "Constant driver at random_trace_generation.v(17)" {  } { { "random_trace_generation.v" "" { Text "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/random_trace_generation.v" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838343011 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543838343011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/output_files/random_trace_generation.map.smsg " "Generated suppressed messages file C:/Users/Natalia/Documents/GitHub/final-project-s18-nat-mar-stef/output_files/random_trace_generation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838343045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543838343138 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 03:59:03 2018 " "Processing ended: Mon Dec 03 03:59:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543838343138 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543838343138 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543838343138 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838343138 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543838343829 ""}
