Protel Design System Design Rule Check
PCB File : G:\自学电路和单片机\科协电路组\正式队\大风车（STM32F1）\大风车第二版.PcbDoc
Date     : 2021/4/16
Time     : 14:57:57

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=200mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.103mil < 10mil) Between Track (3399.008mil,3458mil)(3479.008mil,3538mil) on Top Solder And Pad X1-2(3583.008mil,3537mil) on Top Layer [Top Solder] Mask Sliver [6.103mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-2(1916.55mil,1662.23mil) on Top Layer And Pad U1-1(1896.86mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-3(1936.23mil,1662.23mil) on Top Layer And Pad U1-2(1916.55mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-4(1955.92mil,1662.23mil) on Top Layer And Pad U1-3(1936.23mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-5(1975.6mil,1662.23mil) on Top Layer And Pad U1-4(1955.92mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-6(1995.29mil,1662.23mil) on Top Layer And Pad U1-5(1975.6mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-7(2014.97mil,1662.23mil) on Top Layer And Pad U1-6(1995.29mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-8(2034.66mil,1662.23mil) on Top Layer And Pad U1-7(2014.97mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-9(2054.34mil,1662.23mil) on Top Layer And Pad U1-8(2034.66mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-10(2074.03mil,1662.23mil) on Top Layer And Pad U1-9(2054.34mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-11(2093.71mil,1662.23mil) on Top Layer And Pad U1-10(2074.03mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-12(2113.4mil,1662.23mil) on Top Layer And Pad U1-11(2093.71mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-13(2133.08mil,1662.23mil) on Top Layer And Pad U1-12(2113.4mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-14(2152.77mil,1662.23mil) on Top Layer And Pad U1-13(2133.08mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-15(2172.45mil,1662.23mil) on Top Layer And Pad U1-14(2152.77mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-16(2192.14mil,1662.23mil) on Top Layer And Pad U1-15(2172.45mil,1662.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-18(2263mil,1752.78mil) on Top Layer And Pad U1-17(2263mil,1733.09mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-19(2263mil,1772.46mil) on Top Layer And Pad U1-18(2263mil,1752.78mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-20(2263mil,1792.15mil) on Top Layer And Pad U1-19(2263mil,1772.46mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-21(2263mil,1811.83mil) on Top Layer And Pad U1-20(2263mil,1792.15mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-22(2263mil,1831.52mil) on Top Layer And Pad U1-21(2263mil,1811.83mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-23(2263mil,1851.2mil) on Top Layer And Pad U1-22(2263mil,1831.52mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-24(2263mil,1870.89mil) on Top Layer And Pad U1-23(2263mil,1851.2mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-25(2263mil,1890.57mil) on Top Layer And Pad U1-24(2263mil,1870.89mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-26(2263mil,1910.26mil) on Top Layer And Pad U1-25(2263mil,1890.57mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-27(2263mil,1929.94mil) on Top Layer And Pad U1-26(2263mil,1910.26mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-28(2263mil,1949.63mil) on Top Layer And Pad U1-27(2263mil,1929.94mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-29(2263mil,1969.31mil) on Top Layer And Pad U1-28(2263mil,1949.63mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-30(2263mil,1989mil) on Top Layer And Pad U1-29(2263mil,1969.31mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-31(2263mil,2008.68mil) on Top Layer And Pad U1-30(2263mil,1989mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-32(2263mil,2028.37mil) on Top Layer And Pad U1-31(2263mil,2008.68mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-34(2172.45mil,2099.23mil) on Top Layer And Pad U1-33(2192.14mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-35(2152.77mil,2099.23mil) on Top Layer And Pad U1-34(2172.45mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-36(2133.08mil,2099.23mil) on Top Layer And Pad U1-35(2152.77mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-37(2113.4mil,2099.23mil) on Top Layer And Pad U1-36(2133.08mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-38(2093.71mil,2099.23mil) on Top Layer And Pad U1-37(2113.4mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-39(2074.03mil,2099.23mil) on Top Layer And Pad U1-38(2093.71mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-40(2054.34mil,2099.23mil) on Top Layer And Pad U1-39(2074.03mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-41(2034.66mil,2099.23mil) on Top Layer And Pad U1-40(2054.34mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-42(2014.97mil,2099.23mil) on Top Layer And Pad U1-41(2034.66mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-43(1995.29mil,2099.23mil) on Top Layer And Pad U1-42(2014.97mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-44(1975.6mil,2099.23mil) on Top Layer And Pad U1-43(1995.29mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-45(1955.92mil,2099.23mil) on Top Layer And Pad U1-44(1975.6mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-46(1936.23mil,2099.23mil) on Top Layer And Pad U1-45(1955.92mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-47(1916.55mil,2099.23mil) on Top Layer And Pad U1-46(1936.23mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-48(1896.86mil,2099.23mil) on Top Layer And Pad U1-47(1916.55mil,2099.23mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-50(1826mil,2008.68mil) on Top Layer And Pad U1-49(1826mil,2028.37mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-51(1826mil,1989mil) on Top Layer And Pad U1-50(1826mil,2008.68mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-52(1826mil,1969.31mil) on Top Layer And Pad U1-51(1826mil,1989mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-53(1826mil,1949.63mil) on Top Layer And Pad U1-52(1826mil,1969.31mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-54(1826mil,1929.94mil) on Top Layer And Pad U1-53(1826mil,1949.63mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-55(1826mil,1910.26mil) on Top Layer And Pad U1-54(1826mil,1929.94mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-56(1826mil,1890.57mil) on Top Layer And Pad U1-55(1826mil,1910.26mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-57(1826mil,1870.89mil) on Top Layer And Pad U1-56(1826mil,1890.57mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-58(1826mil,1851.2mil) on Top Layer And Pad U1-57(1826mil,1870.89mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-59(1826mil,1831.52mil) on Top Layer And Pad U1-58(1826mil,1851.2mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-60(1826mil,1811.83mil) on Top Layer And Pad U1-59(1826mil,1831.52mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-61(1826mil,1792.15mil) on Top Layer And Pad U1-60(1826mil,1811.83mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-62(1826mil,1772.46mil) on Top Layer And Pad U1-61(1826mil,1792.15mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-63(1826mil,1752.78mil) on Top Layer And Pad U1-62(1826mil,1772.46mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-64(1826mil,1733.09mil) on Top Layer And Pad U1-63(1826mil,1752.78mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
Rule Violations :61

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1086.394mil,1388.032mil) on Top Overlay And Pad C4-1(1136mil,1406.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1185.606mil,1388.032mil) on Top Overlay And Pad C4-1(1136mil,1406.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1185.606mil,1541.969mil) on Top Overlay And Pad C4-2(1136mil,1523.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1086.394mil,1541.969mil) on Top Overlay And Pad C4-2(1136mil,1523.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2432.008mil,1993.646mil) on Top Overlay And Pad C19-1(2417.638mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2432.008mil,2024.354mil) on Top Overlay And Pad C19-1(2417.638mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2342.638mil,2024.354mil) on Top Overlay And Pad C19-2(2357.008mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2342.638mil,1993.646mil) on Top Overlay And Pad C19-2(2357.008mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2277.008mil,1551.646mil) on Top Overlay And Pad C22-1(2262.638mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2277.008mil,1582.354mil) on Top Overlay And Pad C22-1(2262.638mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2187.638mil,1582.354mil) on Top Overlay And Pad C22-2(2202.008mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2187.638mil,1551.646mil) on Top Overlay And Pad C22-2(2202.008mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2432.008mil,1835.646mil) on Top Overlay And Pad C23-1(2417.638mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2432.008mil,1866.354mil) on Top Overlay And Pad C23-1(2417.638mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2342.638mil,1866.354mil) on Top Overlay And Pad C23-2(2357.008mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2342.638mil,1835.646mil) on Top Overlay And Pad C23-2(2357.008mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1519.402mil,1388.024mil) on Top Overlay And Pad C7-1(1569.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1618.614mil,1388.024mil) on Top Overlay And Pad C7-1(1569.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1618.614mil,1541.961mil) on Top Overlay And Pad C7-2(1569.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1519.402mil,1541.961mil) on Top Overlay And Pad C7-2(1569.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1373.402mil,1388.024mil) on Top Overlay And Pad C6-1(1423.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1472.614mil,1388.024mil) on Top Overlay And Pad C6-1(1423.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1472.614mil,1541.961mil) on Top Overlay And Pad C6-2(1423.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1373.402mil,1541.961mil) on Top Overlay And Pad C6-2(1423.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1228.394mil,1388.024mil) on Top Overlay And Pad C5-1(1278mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1327.606mil,1388.024mil) on Top Overlay And Pad C5-1(1278mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1327.606mil,1541.961mil) on Top Overlay And Pad C5-2(1278mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1228.394mil,1541.961mil) on Top Overlay And Pad C5-2(1278mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.182mil < 10mil) Between Arc (1871.35mil,1648.424mil) on Top Overlay And Pad U1-1(1896.86mil,1662.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1529.008mil,2154.653mil) on Top Overlay And Pad C12-1(1514.638mil,2170.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1529.008mil,2185.362mil) on Top Overlay And Pad C12-1(1514.638mil,2170.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1439.638mil,2185.362mil) on Top Overlay And Pad C12-2(1454.008mil,2170.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1439.638mil,2154.654mil) on Top Overlay And Pad C12-2(1454.008mil,2170.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1990.378mil,1565.646mil) on Top Overlay And Pad C10-1(1976.008mil,1581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1990.378mil,1596.354mil) on Top Overlay And Pad C10-1(1976.008mil,1581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1901.008mil,1596.354mil) on Top Overlay And Pad C10-2(1915.378mil,1581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1901.008mil,1565.646mil) on Top Overlay And Pad C10-2(1915.378mil,1581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1713.653mil,1756mil) on Top Overlay And Pad C21-1(1729.008mil,1770.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1744.362mil,1756mil) on Top Overlay And Pad C21-1(1729.008mil,1770.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1744.362mil,1845.37mil) on Top Overlay And Pad C21-2(1729.008mil,1831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1713.654mil,1845.37mil) on Top Overlay And Pad C21-2(1729.008mil,1831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1844.362mil,1523mil) on Top Overlay And Pad C11-1(1829.008mil,1508.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1813.654mil,1523mil) on Top Overlay And Pad C11-1(1829.008mil,1508.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1813.653mil,1433.63mil) on Top Overlay And Pad C11-2(1829.008mil,1448mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1844.362mil,1433.63mil) on Top Overlay And Pad C11-2(1829.008mil,1448mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2089.362mil,2262mil) on Top Overlay And Pad C20-1(2074.008mil,2247.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2058.654mil,2262mil) on Top Overlay And Pad C20-1(2074.008mil,2247.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2058.653mil,2172.63mil) on Top Overlay And Pad C20-2(2074.008mil,2187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2089.362mil,2172.63mil) on Top Overlay And Pad C20-2(2074.008mil,2187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1882.49mil,1724.646mil) on Bottom Overlay And Pad C1-1(1896.86mil,1740mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1882.49mil,1755.354mil) on Bottom Overlay And Pad C1-1(1896.86mil,1740mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1971.86mil,1755.354mil) on Bottom Overlay And Pad C1-2(1957.49mil,1740mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1971.86mil,1724.646mil) on Bottom Overlay And Pad C1-2(1957.49mil,1740mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2153.653mil,1787mil) on Bottom Overlay And Pad C3-1(2169.008mil,1772.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2184.362mil,1787mil) on Bottom Overlay And Pad C3-1(2169.008mil,1772.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2184.362mil,1697.63mil) on Bottom Overlay And Pad C3-2(2169.008mil,1712mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2153.654mil,1697.63mil) on Bottom Overlay And Pad C3-2(2169.008mil,1712mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2175.362mil,1953mil) on Bottom Overlay And Pad C9-1(2160.008mil,1967.37mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2144.654mil,1953mil) on Bottom Overlay And Pad C9-1(2160.008mil,1967.37mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2144.653mil,2042.37mil) on Bottom Overlay And Pad C9-2(2160.008mil,2028mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2175.362mil,2042.37mil) on Bottom Overlay And Pad C9-2(2160.008mil,2028mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1972.008mil,2023.354mil) on Bottom Overlay And Pad C8-1(1957.638mil,2008mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1972.008mil,1992.646mil) on Bottom Overlay And Pad C8-1(1957.638mil,2008mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1882.638mil,1992.646mil) on Bottom Overlay And Pad C8-2(1897.008mil,2008mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1882.638mil,2023.354mil) on Bottom Overlay And Pad C8-2(1897.008mil,2008mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2078.653mil,1820mil) on Bottom Overlay And Pad C18-1(2094.008mil,1805.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2109.362mil,1820mil) on Bottom Overlay And Pad C18-1(2094.008mil,1805.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2109.362mil,1730.63mil) on Bottom Overlay And Pad C18-2(2094.008mil,1745mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2078.654mil,1730.63mil) on Bottom Overlay And Pad C18-2(2094.008mil,1745mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1745.362mil,1718.63mil) on Bottom Overlay And Pad C2-1(1730.008mil,1733mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1714.654mil,1718.63mil) on Bottom Overlay And Pad C2-1(1730.008mil,1733mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1714.653mil,1808mil) on Bottom Overlay And Pad C2-2(1730.008mil,1793.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1745.362mil,1808mil) on Bottom Overlay And Pad C2-2(1730.008mil,1793.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.906mil,1750.567mil)(1030.906mil,1795.252mil) on Top Overlay And Pad R3-1(1062.008mil,1780.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1093.11mil,1750.567mil)(1093.11mil,1795.252mil) on Top Overlay And Pad R3-1(1062.008mil,1780.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.906mil,1750.567mil)(1093.11mil,1750.567mil) on Top Overlay And Pad R3-1(1062.008mil,1780.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.906mil,1826.748mil)(1030.906mil,1871.433mil) on Top Overlay And Pad R3-2(1062.008mil,1841.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1093.11mil,1826.748mil)(1093.11mil,1871.433mil) on Top Overlay And Pad R3-2(1062.008mil,1841.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.906mil,1871.433mil)(1093.11mil,1871.433mil) on Top Overlay And Pad R3-2(1062.008mil,1841.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1070.646mil,1500.433mil)(1070.646mil,1541.969mil) on Top Overlay And Pad C4-2(1136mil,1523.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1201.354mil,1500.433mil)(1201.354mil,1541.969mil) on Top Overlay And Pad C4-2(1136mil,1523.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1086.394mil,1557.717mil)(1185.606mil,1557.717mil) on Top Overlay And Pad C4-2(1136mil,1523.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1070.646mil,1388.032mil)(1070.646mil,1429.567mil) on Top Overlay And Pad C4-1(1136mil,1406.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1201.354mil,1388.032mil)(1201.354mil,1429.567mil) on Top Overlay And Pad C4-1(1136mil,1406.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1086.394mil,1372.284mil)(1185.606mil,1372.284mil) on Top Overlay And Pad C4-1(1136mil,1406.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1585.151mil,1771.872mil)(1616.748mil,1740.275mil) on Top Overlay And Pad R2-1(1617.444mil,1783.564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1616.748mil,1740.275mil)(1660.733mil,1784.26mil) on Top Overlay And Pad R2-1(1617.444mil,1783.564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1629.136mil,1815.857mil)(1660.733mil,1784.26mil) on Top Overlay And Pad R2-1(1617.444mil,1783.564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1575.268mil,1869.725mil)(1606.865mil,1838.128mil) on Top Overlay And Pad R2-2(1574.572mil,1826.436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1531.283mil,1825.74mil)(1575.268mil,1869.725mil) on Top Overlay And Pad R2-2(1574.572mil,1826.436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1531.283mil,1825.74mil)(1562.88mil,1794.143mil) on Top Overlay And Pad R2-2(1574.572mil,1826.436mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (69.898mil,589.567mil)(69.898mil,634.252mil) on Top Overlay And Pad R55-1(101mil,619.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (132.102mil,589.567mil)(132.102mil,634.252mil) on Top Overlay And Pad R55-1(101mil,619.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (69.898mil,589.567mil)(132.102mil,589.567mil) on Top Overlay And Pad R55-1(101mil,619.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (69.898mil,665.748mil)(69.898mil,710.433mil) on Top Overlay And Pad R55-2(101mil,680.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (132.102mil,665.748mil)(132.102mil,710.433mil) on Top Overlay And Pad R55-2(101mil,680.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (69.898mil,710.433mil)(132.102mil,710.433mil) on Top Overlay And Pad R55-2(101mil,680.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2326.89mil,1993.646mil)(2326.89mil,2024.354mil) on Top Overlay And Pad C19-2(2357.008mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2342.638mil,1977.898mil)(2371.575mil,1977.898mil) on Top Overlay And Pad C19-2(2357.008mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2342.638mil,2040.102mil)(2371.575mil,2040.102mil) on Top Overlay And Pad C19-2(2357.008mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.071mil,1977.898mil)(2432.008mil,1977.898mil) on Top Overlay And Pad C19-1(2417.638mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.071mil,2040.102mil)(2432.008mil,2040.102mil) on Top Overlay And Pad C19-1(2417.638mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2447.756mil,1993.646mil)(2447.756mil,2024.354mil) on Top Overlay And Pad C19-1(2417.638mil,2009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2073.071mil,2830.898mil)(2117.756mil,2830.898mil) on Top Overlay And Pad R19-1(2087.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2073.071mil,2893.102mil)(2117.756mil,2893.102mil) on Top Overlay And Pad R19-1(2087.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2117.756mil,2830.898mil)(2117.756mil,2893.102mil) on Top Overlay And Pad R19-1(2087.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1996.89mil,2830.898mil)(1996.89mil,2893.102mil) on Top Overlay And Pad R19-2(2027.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1996.89mil,2830.898mil)(2041.575mil,2830.898mil) on Top Overlay And Pad R19-2(2027.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1996.89mil,2893.102mil)(2041.575mil,2893.102mil) on Top Overlay And Pad R19-2(2027.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2129.89mil,2830.898mil)(2174.575mil,2830.898mil) on Top Overlay And Pad R18-1(2160.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2129.89mil,2893.102mil)(2174.575mil,2893.102mil) on Top Overlay And Pad R18-1(2160.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2129.89mil,2830.898mil)(2129.89mil,2893.102mil) on Top Overlay And Pad R18-1(2160.008mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2250.756mil,2830.898mil)(2250.756mil,2893.102mil) on Top Overlay And Pad R18-2(2220.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2206.071mil,2830.898mil)(2250.756mil,2830.898mil) on Top Overlay And Pad R18-2(2220.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2206.071mil,2893.102mil)(2250.756mil,2893.102mil) on Top Overlay And Pad R18-2(2220.638mil,2862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.26mil,2829.898mil)(1859.945mil,2829.898mil) on Top Overlay And Pad R21-1(1845.378mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.26mil,2892.102mil)(1859.945mil,2892.102mil) on Top Overlay And Pad R21-1(1845.378mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1815.26mil,2829.898mil)(1815.26mil,2892.102mil) on Top Overlay And Pad R21-1(1845.378mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1891.441mil,2829.898mil)(1936.126mil,2829.898mil) on Top Overlay And Pad R21-2(1906.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1891.441mil,2892.102mil)(1936.126mil,2892.102mil) on Top Overlay And Pad R21-2(1906.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1936.126mil,2829.898mil)(1936.126mil,2892.102mil) on Top Overlay And Pad R21-2(1906.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (289.748mil,895.898mil)(334.433mil,895.898mil) on Top Overlay And Pad R38-1(304.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (289.748mil,958.102mil)(334.433mil,958.102mil) on Top Overlay And Pad R38-1(304.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (334.433mil,895.898mil)(334.433mil,958.102mil) on Top Overlay And Pad R38-1(304.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (213.567mil,895.898mil)(258.252mil,895.898mil) on Top Overlay And Pad R38-2(243.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (213.567mil,958.102mil)(258.252mil,958.102mil) on Top Overlay And Pad R38-2(243.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (213.567mil,895.898mil)(213.567mil,958.102mil) on Top Overlay And Pad R38-2(243.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2171.89mil,1551.646mil)(2171.89mil,1582.354mil) on Top Overlay And Pad C22-2(2202.008mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.638mil,1535.898mil)(2216.575mil,1535.898mil) on Top Overlay And Pad C22-2(2202.008mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2187.638mil,1598.102mil)(2216.575mil,1598.102mil) on Top Overlay And Pad C22-2(2202.008mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2248.071mil,1535.898mil)(2277.008mil,1535.898mil) on Top Overlay And Pad C22-1(2262.638mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2248.071mil,1598.102mil)(2277.008mil,1598.102mil) on Top Overlay And Pad C22-1(2262.638mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2292.756mil,1551.646mil)(2292.756mil,1582.354mil) on Top Overlay And Pad C22-1(2262.638mil,1567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2970.567mil,989.898mil)(2970.567mil,1052.102mil) on Top Overlay And Pad R43-1(3000.685mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2970.567mil,989.898mil)(3015.252mil,989.898mil) on Top Overlay And Pad R43-1(3000.685mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2970.567mil,1052.102mil)(3015.252mil,1052.102mil) on Top Overlay And Pad R43-1(3000.685mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3091.433mil,989.898mil)(3091.433mil,1052.102mil) on Top Overlay And Pad R43-2(3061.315mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3046.748mil,989.898mil)(3091.433mil,989.898mil) on Top Overlay And Pad R43-2(3061.315mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3046.748mil,1052.102mil)(3091.433mil,1052.102mil) on Top Overlay And Pad R43-2(3061.315mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2960.441mil,989.898mil)(2960.441mil,1052.102mil) on Top Overlay And Pad R42-1(2930.323mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2915.756mil,989.898mil)(2960.441mil,989.898mil) on Top Overlay And Pad R42-1(2930.323mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2915.756mil,1052.102mil)(2960.441mil,1052.102mil) on Top Overlay And Pad R42-1(2930.323mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.575mil,989.898mil)(2839.575mil,1052.102mil) on Top Overlay And Pad R42-2(2869.693mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.575mil,989.898mil)(2884.26mil,989.898mil) on Top Overlay And Pad R42-2(2869.693mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.575mil,1052.102mil)(2884.26mil,1052.102mil) on Top Overlay And Pad R42-2(2869.693mil,1021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2317.898mil,836.252mil)(2317.898mil,880.937mil) on Top Overlay And Pad R44-1(2349mil,866.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2380.102mil,836.252mil)(2380.102mil,880.937mil) on Top Overlay And Pad R44-1(2349mil,866.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2317.898mil,836.252mil)(2380.102mil,836.252mil) on Top Overlay And Pad R44-1(2349mil,866.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2317.898mil,912.433mil)(2317.898mil,957.118mil) on Top Overlay And Pad R44-2(2349mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2380.102mil,912.433mil)(2380.102mil,957.118mil) on Top Overlay And Pad R44-2(2349mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2317.898mil,957.118mil)(2380.102mil,957.118mil) on Top Overlay And Pad R44-2(2349mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2558.433mil,895.898mil)(2558.433mil,958.102mil) on Top Overlay And Pad R46-1(2528.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2513.748mil,895.898mil)(2558.433mil,895.898mil) on Top Overlay And Pad R46-1(2528.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2513.748mil,958.102mil)(2558.433mil,958.102mil) on Top Overlay And Pad R46-1(2528.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2437.567mil,895.898mil)(2437.567mil,958.102mil) on Top Overlay And Pad R46-2(2467.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2437.567mil,895.898mil)(2482.252mil,895.898mil) on Top Overlay And Pad R46-2(2467.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2437.567mil,958.102mil)(2482.252mil,958.102mil) on Top Overlay And Pad R46-2(2467.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2326.89mil,1835.646mil)(2326.89mil,1866.354mil) on Top Overlay And Pad C23-2(2357.008mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2342.638mil,1819.898mil)(2371.575mil,1819.898mil) on Top Overlay And Pad C23-2(2357.008mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2342.638mil,1882.102mil)(2371.575mil,1882.102mil) on Top Overlay And Pad C23-2(2357.008mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.071mil,1819.898mil)(2432.008mil,1819.898mil) on Top Overlay And Pad C23-1(2417.638mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2403.071mil,1882.102mil)(2432.008mil,1882.102mil) on Top Overlay And Pad C23-1(2417.638mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2447.756mil,1835.646mil)(2447.756mil,1866.354mil) on Top Overlay And Pad C23-1(2417.638mil,1851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1503.654mil,1500.425mil)(1503.654mil,1541.961mil) on Top Overlay And Pad C7-2(1569.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.362mil,1500.425mil)(1634.362mil,1541.961mil) on Top Overlay And Pad C7-2(1569.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1519.402mil,1557.709mil)(1618.614mil,1557.709mil) on Top Overlay And Pad C7-2(1569.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1503.654mil,1388.024mil)(1503.654mil,1429.559mil) on Top Overlay And Pad C7-1(1569.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.362mil,1388.024mil)(1634.362mil,1429.559mil) on Top Overlay And Pad C7-1(1569.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1519.402mil,1372.276mil)(1618.614mil,1372.276mil) on Top Overlay And Pad C7-1(1569.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1357.654mil,1500.425mil)(1357.654mil,1541.961mil) on Top Overlay And Pad C6-2(1423.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1488.362mil,1500.425mil)(1488.362mil,1541.961mil) on Top Overlay And Pad C6-2(1423.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1373.402mil,1557.709mil)(1472.614mil,1557.709mil) on Top Overlay And Pad C6-2(1423.008mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1357.654mil,1388.024mil)(1357.654mil,1429.559mil) on Top Overlay And Pad C6-1(1423.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1488.362mil,1388.024mil)(1488.362mil,1429.559mil) on Top Overlay And Pad C6-1(1423.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1373.402mil,1372.276mil)(1472.614mil,1372.276mil) on Top Overlay And Pad C6-1(1423.008mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.646mil,1500.425mil)(1212.646mil,1541.961mil) on Top Overlay And Pad C5-2(1278mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1343.354mil,1500.425mil)(1343.354mil,1541.961mil) on Top Overlay And Pad C5-2(1278mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1228.394mil,1557.709mil)(1327.606mil,1557.709mil) on Top Overlay And Pad C5-2(1278mil,1523.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.646mil,1388.024mil)(1212.646mil,1429.559mil) on Top Overlay And Pad C5-1(1278mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1343.354mil,1388.024mil)(1343.354mil,1429.559mil) on Top Overlay And Pad C5-1(1278mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1228.394mil,1372.276mil)(1327.606mil,1372.276mil) on Top Overlay And Pad C5-1(1278mil,1406.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1576.906mil,2015.882mil)(1639.11mil,2015.882mil) on Top Overlay And Pad R4-1(1608.008mil,2046mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1639.11mil,2015.882mil)(1639.11mil,2060.567mil) on Top Overlay And Pad R4-1(1608.008mil,2046mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1576.906mil,2015.882mil)(1576.906mil,2060.567mil) on Top Overlay And Pad R4-1(1608.008mil,2046mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1576.906mil,2136.748mil)(1639.11mil,2136.748mil) on Top Overlay And Pad R4-2(1608.008mil,2106.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1639.11mil,2092.063mil)(1639.11mil,2136.748mil) on Top Overlay And Pad R4-2(1608.008mil,2106.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1576.906mil,2092.063mil)(1576.906mil,2136.748mil) on Top Overlay And Pad R4-2(1608.008mil,2106.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.662mil,1606mil)(343.662mil,2281mil) on Top Overlay And Pad X3-1(358.662mil,1741mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (18.662mil,2311mil)(18.662mil,1571mil) on Top Overlay And Pad X3-0(96.103mil,1618.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (18.662mil,1571mil)(428.662mil,1571mil) on Top Overlay And Pad X3-0(96.103mil,1618.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.662mil,1606mil)(343.662mil,2281mil) on Top Overlay And Pad X3-2(358.662mil,1841mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.662mil,1606mil)(343.662mil,2281mil) on Top Overlay And Pad X3-3(358.662mil,1941mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.662mil,1606mil)(343.662mil,2281mil) on Top Overlay And Pad X3-4(358.662mil,2041mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.662mil,1606mil)(343.662mil,2281mil) on Top Overlay And Pad X3-5(358.662mil,2141mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (18.662mil,2311mil)(18.662mil,1571mil) on Top Overlay And Pad X3-0(96.103mil,2263.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (18.662mil,2311mil)(428.662mil,2311mil) on Top Overlay And Pad X3-0(96.103mil,2263.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (253.204mil,1079.315mil)(253.204mil,1434.89mil) on Top Overlay And Pad J3-1(236mil,1178.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1458.89mil)(19mil,1454.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1458.89mil)(22mil,1461.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (173mil,1461.89mil)(180mil,1454.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1059.63mil)(19mil,1454.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1454.89mil)(316mil,1454.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (22mil,1461.89mil)(173mil,1461.89mil) on Top Overlay And Pad J3-0(99mil,1463.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1059.63mil)(19mil,1050.63mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (173mil,1050.63mil)(181mil,1058.63mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (172mil,1050.63mil)(173mil,1050.63mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1059.63mil)(19mil,1454.89mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1050.63mil)(172mil,1050.63mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (19mil,1059.63mil)(317mil,1059.63mil) on Top Overlay And Pad J3-0(99mil,1050.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (253.204mil,1079.315mil)(253.204mil,1434.89mil) on Top Overlay And Pad J3-2(236mil,1257.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (253.204mil,1079.315mil)(253.204mil,1434.89mil) on Top Overlay And Pad J3-3(236mil,1336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,3097mil)(3598.008mil,3772mil) on Top Overlay And Pad X1-1(3583.008mil,3637mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (3923.008mil,3807mil)(3923.008mil,3067mil) on Top Overlay And Pad X1-0(3845.567mil,3759.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (3513.008mil,3807mil)(3923.008mil,3807mil) on Top Overlay And Pad X1-0(3845.567mil,3759.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,3097mil)(3598.008mil,3772mil) on Top Overlay And Pad X1-2(3583.008mil,3537mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,3097mil)(3598.008mil,3772mil) on Top Overlay And Pad X1-3(3583.008mil,3437mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,3097mil)(3598.008mil,3772mil) on Top Overlay And Pad X1-4(3583.008mil,3337mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,3097mil)(3598.008mil,3772mil) on Top Overlay And Pad X1-5(3583.008mil,3237mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (3923.008mil,3807mil)(3923.008mil,3067mil) on Top Overlay And Pad X1-0(3845.567mil,3114.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (3513.008mil,3067mil)(3923.008mil,3067mil) on Top Overlay And Pad X1-0(3845.567mil,3114.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2899.323mil,3683.458mil)(3254.898mil,3683.458mil) on Top Overlay And Pad J1-1(2998.528mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3274.898mil,3756.662mil)(3281.898mil,3763.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3274.898mil,3917.662mil)(3278.898mil,3917.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3278.898mil,3917.662mil)(3281.898mil,3914.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3281.898mil,3763.662mil)(3281.898mil,3914.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3274.898mil,3620.662mil)(3274.898mil,3917.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2879.638mil,3917.662mil)(3274.898mil,3917.662mil) on Top Overlay And Pad J1-0(3283.898mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2870.638mil,3763.662mil)(2878.638mil,3755.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2870.638mil,3764.662mil)(2870.638mil,3763.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2870.638mil,3917.662mil)(2879.638mil,3917.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2870.638mil,3764.662mil)(2870.638mil,3917.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2879.638mil,3917.662mil)(2879.638mil,3619.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2879.638mil,3917.662mil)(3274.898mil,3917.662mil) on Top Overlay And Pad J1-0(2870.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2899.323mil,3683.458mil)(3254.898mil,3683.458mil) on Top Overlay And Pad J1-2(3077.268mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2899.323mil,3683.458mil)(3254.898mil,3683.458mil) on Top Overlay And Pad J1-3(3156.008mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1131.008mil,3593mil)(1806.008mil,3593mil) on Top Overlay And Pad X2-1(1266.008mil,3578mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (1096.008mil,3508mil)(1096.008mil,3918mil) on Top Overlay And Pad X2-0(1143.961mil,3840.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (1096.008mil,3918mil)(1836.008mil,3918mil) on Top Overlay And Pad X2-0(1143.961mil,3840.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1131.008mil,3593mil)(1806.008mil,3593mil) on Top Overlay And Pad X2-2(1366.008mil,3578mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1131.008mil,3593mil)(1806.008mil,3593mil) on Top Overlay And Pad X2-3(1466.008mil,3578mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1131.008mil,3593mil)(1806.008mil,3593mil) on Top Overlay And Pad X2-4(1566.008mil,3578mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1131.008mil,3593mil)(1806.008mil,3593mil) on Top Overlay And Pad X2-5(1666.008mil,3578mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (1836.008mil,3508mil)(1836.008mil,3918mil) on Top Overlay And Pad X2-0(1788.055mil,3840.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (1096.008mil,3918mil)(1836.008mil,3918mil) on Top Overlay And Pad X2-0(1788.055mil,3840.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (604.063mil,3683.458mil)(959.638mil,3683.458mil) on Top Overlay And Pad J2-1(703.268mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (979.638mil,3756.662mil)(986.638mil,3763.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (979.638mil,3917.662mil)(983.638mil,3917.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (983.638mil,3917.662mil)(986.638mil,3914.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (986.638mil,3763.662mil)(986.638mil,3914.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (979.638mil,3620.662mil)(979.638mil,3917.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (584.378mil,3917.662mil)(979.638mil,3917.662mil) on Top Overlay And Pad J2-0(988.638mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (575.378mil,3763.662mil)(583.378mil,3755.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (575.378mil,3764.662mil)(575.378mil,3763.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (575.378mil,3917.662mil)(584.378mil,3917.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (575.378mil,3764.662mil)(575.378mil,3917.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (584.378mil,3917.662mil)(584.378mil,3619.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (584.378mil,3917.662mil)(979.638mil,3917.662mil) on Top Overlay And Pad J2-0(575.378mil,3837.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (604.063mil,3683.458mil)(959.638mil,3683.458mil) on Top Overlay And Pad J2-2(782.008mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (604.063mil,3683.458mil)(959.638mil,3683.458mil) on Top Overlay And Pad J2-3(860.748mil,3700.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1732.575mil,2861mil)(1756.575mil,2885mil) on Top Overlay And Pad D9-2(1710.142mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1685.575mil,2833mil)(1685.575mil,2889mil) on Top Overlay And Pad D9-2(1710.142mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1732.575mil,2861mil)(1756.575mil,2837mil) on Top Overlay And Pad D9-2(1710.142mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1685.575mil,2833mil)(1725.575mil,2833mil) on Top Overlay And Pad D9-2(1710.142mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1685.575mil,2889mil)(1725.575mil,2889mil) on Top Overlay And Pad D9-2(1710.142mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1732.575mil,2861mil)(1756.575mil,2885mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (1756.575mil,2837mil)(1756.575mil,2885mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1732.575mil,2861mil)(1756.575mil,2837mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1766.575mil,2833mil)(1805.575mil,2833mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1766.575mil,2889mil)(1805.575mil,2889mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1805.575mil,2833mil)(1805.575mil,2889mil) on Top Overlay And Pad D9-1(1781.008mil,2861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (2422.575mil,2774mil)(2422.575mil,2830mil) on Top Overlay And Pad D8-2(2447.142mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (2469.575mil,2802mil)(2493.575mil,2826mil) on Top Overlay And Pad D8-2(2447.142mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (2469.575mil,2802mil)(2493.575mil,2778mil) on Top Overlay And Pad D8-2(2447.142mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2422.575mil,2830mil)(2462.575mil,2830mil) on Top Overlay And Pad D8-2(2447.142mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2422.575mil,2774mil)(2462.575mil,2774mil) on Top Overlay And Pad D8-2(2447.142mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (2493.575mil,2778mil)(2493.575mil,2826mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (2469.575mil,2802mil)(2493.575mil,2826mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (2469.575mil,2802mil)(2493.575mil,2778mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (2542.575mil,2774mil)(2542.575mil,2830mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2503.575mil,2830mil)(2542.575mil,2830mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2503.575mil,2774mil)(2542.575mil,2774mil) on Top Overlay And Pad D8-1(2518.008mil,2802mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1291mil,345mil)(1966mil,345mil) on Top Overlay And Pad X4-1(1831mil,360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (2001mil,20mil)(2001mil,430mil) on Top Overlay And Pad X4-0(1953.047mil,97.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (1261mil,20mil)(2001mil,20mil) on Top Overlay And Pad X4-0(1953.047mil,97.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1291mil,345mil)(1966mil,345mil) on Top Overlay And Pad X4-2(1731mil,360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1291mil,345mil)(1966mil,345mil) on Top Overlay And Pad X4-3(1631mil,360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1291mil,345mil)(1966mil,345mil) on Top Overlay And Pad X4-4(1531mil,360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1291mil,345mil)(1966mil,345mil) on Top Overlay And Pad X4-5(1431mil,360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (1261mil,20mil)(1261mil,430mil) on Top Overlay And Pad X4-0(1308.953mil,97.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (1261mil,20mil)(2001mil,20mil) on Top Overlay And Pad X4-0(1308.953mil,97.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2099.74mil,254.542mil)(2455.315mil,254.542mil) on Top Overlay And Pad J4-1(2356.11mil,237.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2075.74mil,20.338mil)(2079.74mil,20.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2072.74mil,23.338mil)(2075.74mil,20.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2072.74mil,174.338mil)(2079.74mil,181.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2079.74mil,20.338mil)(2079.74mil,317.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2072.74mil,23.338mil)(2072.74mil,174.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2079.74mil,20.338mil)(2475mil,20.338mil) on Top Overlay And Pad J4-0(2070.74mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2475mil,20.338mil)(2484mil,20.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2476mil,182.338mil)(2484mil,174.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2484mil,174.338mil)(2484mil,173.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2484mil,20.338mil)(2484mil,173.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2475mil,318.338mil)(2475mil,20.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P11" (2501mil,97.202mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2079.74mil,20.338mil)(2475mil,20.338mil) on Top Overlay And Pad J4-0(2484mil,100.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2099.74mil,254.542mil)(2455.315mil,254.542mil) on Top Overlay And Pad J4-2(2277.37mil,237.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2099.74mil,254.542mil)(2455.315mil,254.542mil) on Top Overlay And Pad J4-3(2198.63mil,237.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,814mil)(3598.008mil,1489mil) on Top Overlay And Pad X5-1(3583.008mil,1354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (3923.008mil,1524mil)(3923.008mil,784mil) on Top Overlay And Pad X5-0(3845.567mil,1476.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (3513.008mil,1524mil)(3923.008mil,1524mil) on Top Overlay And Pad X5-0(3845.567mil,1476.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,814mil)(3598.008mil,1489mil) on Top Overlay And Pad X5-2(3583.008mil,1254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,814mil)(3598.008mil,1489mil) on Top Overlay And Pad X5-3(3583.008mil,1154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.923mil < 10mil) Between Text "PA6 DIN2" (3349mil,1157mil) on Top Overlay And Pad X5-3(3583.008mil,1154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,814mil)(3598.008mil,1489mil) on Top Overlay And Pad X5-4(3583.008mil,1054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.938mil < 10mil) Between Text "PA4 CLK2" (3341mil,1031mil) on Top Overlay And Pad X5-4(3583.008mil,1054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3598.008mil,814mil)(3598.008mil,1489mil) on Top Overlay And Pad X5-5(3583.008mil,954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Track (3923.008mil,1524mil)(3923.008mil,784mil) on Top Overlay And Pad X5-0(3845.567mil,831.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Track (3513.008mil,784mil)(3923.008mil,784mil) on Top Overlay And Pad X5-0(3845.567mil,831.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3688.466mil,1690.11mil)(3688.466mil,2045.685mil) on Top Overlay And Pad J5-1(3705.67mil,1946.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3761.67mil,1670.11mil)(3768.67mil,1663.11mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3922.67mil,1670.11mil)(3922.67mil,1666.11mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3919.67mil,1663.11mil)(3922.67mil,1666.11mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3922.67mil,1670.11mil)(3922.67mil,2065.37mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3625.67mil,1670.11mil)(3922.67mil,1670.11mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3768.67mil,1663.11mil)(3919.67mil,1663.11mil) on Top Overlay And Pad J5-0(3842.67mil,1661.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3760.67mil,2066.37mil)(3768.67mil,2074.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3768.67mil,2074.37mil)(3769.67mil,2074.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3922.67mil,2074.37mil)(3922.67mil,2065.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3922.67mil,1670.11mil)(3922.67mil,2065.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.134mil < 10mil) Between Text "R49" (3882.008mil,2116mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3769.67mil,2074.37mil)(3922.67mil,2074.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3624.67mil,2065.37mil)(3922.67mil,2065.37mil) on Top Overlay And Pad J5-0(3842.67mil,2074.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3688.466mil,1690.11mil)(3688.466mil,2045.685mil) on Top Overlay And Pad J5-2(3705.67mil,1867.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3688.466mil,1690.11mil)(3688.466mil,2045.685mil) on Top Overlay And Pad J5-3(3705.67mil,1789mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (3177.567mil,1048mil)(3217.567mil,1048mil) on Top Overlay And Pad D14-2(3202.134mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (3177.567mil,1104mil)(3217.567mil,1104mil) on Top Overlay And Pad D14-2(3202.134mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (3177.567mil,1048mil)(3177.567mil,1104mil) on Top Overlay And Pad D14-2(3202.134mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (3224.567mil,1076mil)(3248.567mil,1052mil) on Top Overlay And Pad D14-2(3202.134mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (3224.567mil,1076mil)(3248.567mil,1100mil) on Top Overlay And Pad D14-2(3202.134mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (3258.567mil,1048mil)(3297.567mil,1048mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (3258.567mil,1104mil)(3297.567mil,1104mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (3248.567mil,1052mil)(3248.567mil,1100mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (3297.567mil,1048mil)(3297.567mil,1104mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (3224.567mil,1076mil)(3248.567mil,1052mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (3224.567mil,1076mil)(3248.567mil,1100mil) on Top Overlay And Pad D14-1(3273mil,1076mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C22" (2174.008mil,1628.008mil) on Top Overlay And Pad U1-15(2172.45mil,1662.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C22" (2174.008mil,1628.008mil) on Top Overlay And Pad U1-16(2192.14mil,1662.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1448.008mil,1838mil)(1472.008mil,1862mil) on Top Overlay And Pad D2-2(1494.441mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1448.008mil,1886mil)(1472.008mil,1862mil) on Top Overlay And Pad D2-2(1494.441mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1519.008mil,1834mil)(1519.008mil,1890mil) on Top Overlay And Pad D2-2(1494.441mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1479.008mil,1834mil)(1519.008mil,1834mil) on Top Overlay And Pad D2-2(1494.441mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1479.008mil,1890mil)(1519.008mil,1890mil) on Top Overlay And Pad D2-2(1494.441mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1448.008mil,1838mil)(1472.008mil,1862mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1399.008mil,1834mil)(1399.008mil,1890mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (1448.008mil,1838mil)(1448.008mil,1886mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1448.008mil,1886mil)(1472.008mil,1862mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1399.008mil,1834mil)(1438.008mil,1834mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1399.008mil,1890mil)(1438.008mil,1890mil) on Top Overlay And Pad D2-1(1423.575mil,1862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (73mil,457.567mil)(73mil,497.567mil) on Top Overlay And Pad D23-2(101mil,482.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (129mil,457.567mil)(129mil,497.567mil) on Top Overlay And Pad D23-2(101mil,482.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (77mil,528.567mil)(101mil,504.567mil) on Top Overlay And Pad D23-2(101mil,482.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (73mil,457.567mil)(129mil,457.567mil) on Top Overlay And Pad D23-2(101mil,482.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (101mil,504.567mil)(125mil,528.567mil) on Top Overlay And Pad D23-2(101mil,482.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (73mil,538.567mil)(73mil,577.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (129mil,538.567mil)(129mil,577.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (77mil,528.567mil)(101mil,504.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (73mil,577.567mil)(129mil,577.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (77mil,528.567mil)(125mil,528.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (101mil,504.567mil)(125mil,528.567mil) on Top Overlay And Pad D23-1(101mil,553mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (453.433mil,15.898mil)(453.433mil,78.102mil) on Top Overlay And Pad R36-1(423.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (408.748mil,15.898mil)(453.433mil,15.898mil) on Top Overlay And Pad R36-1(423.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (408.748mil,78.102mil)(453.433mil,78.102mil) on Top Overlay And Pad R36-1(423.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (332.567mil,15.898mil)(332.567mil,78.102mil) on Top Overlay And Pad R36-2(362.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (332.567mil,15.898mil)(377.252mil,15.898mil) on Top Overlay And Pad R36-2(362.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (332.567mil,78.102mil)(377.252mil,78.102mil) on Top Overlay And Pad R36-2(362.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (550.433mil,19mil)(590.433mil,19mil) on Top Overlay And Pad D13-2(565.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (550.433mil,75mil)(590.433mil,75mil) on Top Overlay And Pad D13-2(565.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (590.433mil,19mil)(590.433mil,75mil) on Top Overlay And Pad D13-2(565.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (519.433mil,23mil)(543.433mil,47mil) on Top Overlay And Pad D13-2(565.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (519.433mil,71mil)(543.433mil,47mil) on Top Overlay And Pad D13-2(565.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (470.433mil,19mil)(509.433mil,19mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (470.433mil,75mil)(509.433mil,75mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (519.433mil,23mil)(519.433mil,71mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (470.433mil,19mil)(470.433mil,75mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (519.433mil,23mil)(543.433mil,47mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (519.433mil,71mil)(543.433mil,47mil) on Top Overlay And Pad D13-1(495mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1118.433mil,895.898mil)(1118.433mil,958.102mil) on Top Overlay And Pad R39-1(1088.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.748mil,895.898mil)(1118.433mil,895.898mil) on Top Overlay And Pad R39-1(1088.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1073.748mil,958.102mil)(1118.433mil,958.102mil) on Top Overlay And Pad R39-1(1088.315mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.567mil,895.898mil)(997.567mil,958.102mil) on Top Overlay And Pad R39-2(1027.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.567mil,895.898mil)(1042.252mil,895.898mil) on Top Overlay And Pad R39-2(1027.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.567mil,958.102mil)(1042.252mil,958.102mil) on Top Overlay And Pad R39-2(1027.685mil,927mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1118.748mil,970.898mil)(1118.748mil,1033.102mil) on Top Overlay And Pad R37-1(1088.63mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.063mil,970.898mil)(1118.748mil,970.898mil) on Top Overlay And Pad R37-1(1088.63mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1074.063mil,1033.102mil)(1118.748mil,1033.102mil) on Top Overlay And Pad R37-1(1088.63mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.882mil,970.898mil)(997.882mil,1033.102mil) on Top Overlay And Pad R37-2(1028mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.882mil,970.898mil)(1042.567mil,970.898mil) on Top Overlay And Pad R37-2(1028mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (997.882mil,1033.102mil)(1042.567mil,1033.102mil) on Top Overlay And Pad R37-2(1028mil,1002mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1040.567mil,1073mil)(1064.567mil,1049mil) on Top Overlay And Pad D12-2(1018.134mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (993.567mil,1045mil)(993.567mil,1101mil) on Top Overlay And Pad D12-2(1018.134mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (1040.567mil,1073mil)(1064.567mil,1097mil) on Top Overlay And Pad D12-2(1018.134mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (993.567mil,1045mil)(1033.567mil,1045mil) on Top Overlay And Pad D12-2(1018.134mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (993.567mil,1101mil)(1033.567mil,1101mil) on Top Overlay And Pad D12-2(1018.134mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1040.567mil,1073mil)(1064.567mil,1049mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (1064.567mil,1049mil)(1064.567mil,1097mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (1040.567mil,1073mil)(1064.567mil,1097mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1113.567mil,1045mil)(1113.567mil,1101mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1074.567mil,1045mil)(1113.567mil,1045mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (1074.567mil,1101mil)(1113.567mil,1101mil) on Top Overlay And Pad D12-1(1089mil,1073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (887.433mil,15.898mil)(887.433mil,78.102mil) on Top Overlay And Pad R54-1(857.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (842.748mil,15.898mil)(887.433mil,15.898mil) on Top Overlay And Pad R54-1(857.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (842.748mil,78.102mil)(887.433mil,78.102mil) on Top Overlay And Pad R54-1(857.315mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (766.567mil,15.898mil)(811.252mil,15.898mil) on Top Overlay And Pad R54-2(796.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (766.567mil,78.102mil)(811.252mil,78.102mil) on Top Overlay And Pad R54-2(796.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (766.567mil,15.898mil)(766.567mil,78.102mil) on Top Overlay And Pad R54-2(796.685mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (949.433mil,23mil)(973.433mil,47mil) on Top Overlay And Pad D22-2(995.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (949.433mil,71mil)(973.433mil,47mil) on Top Overlay And Pad D22-2(995.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (1020.433mil,19mil)(1020.433mil,75mil) on Top Overlay And Pad D22-2(995.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (980.433mil,19mil)(1020.433mil,19mil) on Top Overlay And Pad D22-2(995.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (980.433mil,75mil)(1020.433mil,75mil) on Top Overlay And Pad D22-2(995.866mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (900.433mil,19mil)(900.433mil,75mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Track (949.433mil,23mil)(949.433mil,71mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (949.433mil,23mil)(973.433mil,47mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Track (949.433mil,71mil)(973.433mil,47mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (900.433mil,19mil)(939.433mil,19mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (900.433mil,75mil)(939.433mil,75mil) on Top Overlay And Pad D22-1(925mil,47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.49mil < 10mil) Between Text "R47" (3169.008mil,874mil) on Top Overlay And Pad G10-1(3096mil,909.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2321mil,701.567mil)(2321mil,741.567mil) on Top Overlay And Pad D15-2(2349mil,726.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Track (2377mil,701.567mil)(2377mil,741.567mil) on Top Overlay And Pad D15-2(2349mil,726.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (2325mil,772.567mil)(2349mil,748.567mil) on Top Overlay And Pad D15-2(2349mil,726.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (2321mil,701.567mil)(2377mil,701.567mil) on Top Overlay And Pad D15-2(2349mil,726.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Track (2349mil,748.567mil)(2373mil,772.567mil) on Top Overlay And Pad D15-2(2349mil,726.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
Rule Violations :431

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.676mil < 10mil) Between Text "C12" (1557.008mil,2159mil) on Top Overlay And Arc (1529.008mil,2154.653mil) on Top Overlay Silk Text to Silk Clearance [8.676mil]
   Violation between Silk To Silk Clearance Constraint: (5.315mil < 10mil) Between Text "C12" (1557.008mil,2159mil) on Top Overlay And Arc (1529.008mil,2185.362mil) on Top Overlay Silk Text to Silk Clearance [5.315mil]
   Violation between Silk To Silk Clearance Constraint: (9.019mil < 10mil) Between Text "C21" (1713.008mil,1725mil) on Top Overlay And Arc (1713.653mil,1756mil) on Top Overlay Silk Text to Silk Clearance [9.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (1656.008mil,1708mil) on Top Overlay And Arc (1713.653mil,1756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.022mil < 10mil) Between Text "C21" (1713.008mil,1725mil) on Top Overlay And Arc (1744.362mil,1756mil) on Top Overlay Silk Text to Silk Clearance [9.022mil]
   Violation between Silk To Silk Clearance Constraint: (7.714mil < 10mil) Between Text "C11" (1813.008mil,1404mil) on Top Overlay And Arc (1813.653mil,1433.63mil) on Top Overlay Silk Text to Silk Clearance [7.714mil]
   Violation between Silk To Silk Clearance Constraint: (7.718mil < 10mil) Between Text "C11" (1813.008mil,1404mil) on Top Overlay And Arc (1844.362mil,1433.63mil) on Top Overlay Silk Text to Silk Clearance [7.718mil]
   Violation between Silk To Silk Clearance Constraint: (9.429mil < 10mil) Between Text "R1" (2017.008mil,1795mil) on Bottom Overlay And Arc (2078.653mil,1820mil) on Bottom Overlay Silk Text to Silk Clearance [9.429mil]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01