#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 13 01:51:55 2020
# Process ID: 17828
# Current directory: D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1
# Command line: vivado.exe -log ultra96v2_oob_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_oob_wrapper.tcl
# Log file: D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/ultra96v2_oob_wrapper.vds
# Journal file: D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ultra96v2_oob_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/vivado_avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.cache/ip 
Command: synth_design -top ultra96v2_oob_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.695 ; gain = 105.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_wrapper' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/hdl/ultra96v2_oob_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'ultra96v2_oob' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:2682' bound to instance 'ultra96v2_oob_i' of component 'ultra96v2_oob' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/hdl/ultra96v2_oob_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:2714]
INFO: [Synth 8-3491] module 'ultra96v2_oob_PWM_w_Int_0_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'ultra96v2_oob_PWM_w_Int_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3432]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_PWM_w_Int_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ultra96v2_oob_PWM_w_Int_1_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'ultra96v2_oob_PWM_w_Int_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3460]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_PWM_w_Int_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ultra96v2_oob_axi_gpio_0_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ultra96v2_oob_axi_gpio_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3488]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_axi_gpio_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ultra96v2_oob_axi_gpio_1_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'ultra96v2_oob_axi_gpio_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3512]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_axi_gpio_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ultra96v2_oob_axi_gpio_2_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'ultra96v2_oob_axi_gpio_2_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3535]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_axi_gpio_2_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ultra96v2_oob_axi_uart16550_0_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'ultra96v2_oob_axi_uart16550_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3559]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_axi_uart16550_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'ultra96v2_oob_axi_uart16550_1_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'ultra96v2_oob_axi_uart16550_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3597]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_axi_uart16550_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_ps8_0_axi_periph_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_FHWKGJ' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_FHWKGJ' (1#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1BWODHJ' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1BWODHJ' (2#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1OKJ796' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1OKJ796' (3#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_I3QHF2' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_I3QHF2' (4#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_FEN3SW' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_FEN3SW' (5#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1BZMLZO' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1BZMLZO' (6#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:566]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1OI61GP' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:677]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1OI61GP' (7#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:677]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_I55X6L' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_I55X6L' (8#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:784]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_B4PECS' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:907]
INFO: [Synth 8-3491] module 'ultra96v2_oob_auto_ds_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'ultra96v2_oob_auto_ds_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_auto_ds_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ultra96v2_oob_auto_pc_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ultra96v2_oob_auto_pc_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_auto_pc_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_B4PECS' (9#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:907]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xbar_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ultra96v2_oob_xbar_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:2509]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_xbar_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_oob_ps8_0_axi_periph_0' (10#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:1545]
INFO: [Synth 8-3491] module 'ultra96v2_oob_rst_ps8_0_100M_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'ultra96v2_oob_rst_ps8_0_100M_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3835]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_rst_ps8_0_100M_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ultra96v2_oob_system_management_wiz_0_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_system_management_wiz_0_0_stub.vhdl:5' bound to instance 'system_management_wiz_0' of component 'ultra96v2_oob_system_management_wiz_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3848]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_system_management_wiz_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_system_management_wiz_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlconcat_0_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlconcat_0_0/synth/ultra96v2_oob_xlconcat_0_0.v:57' bound to instance 'xlconcat_0' of component 'ultra96v2_oob_xlconcat_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3876]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlconcat_0_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlconcat_0_0/synth/ultra96v2_oob_xlconcat_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (11#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlconcat_0_0' (12#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlconcat_0_0/synth/ultra96v2_oob_xlconcat_0_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_0_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_0_0/synth/ultra96v2_oob_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'ultra96v2_oob_xlslice_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3884]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_0_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_0_0/synth/ultra96v2_oob_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (13#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_0_0' (14#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_0_0/synth/ultra96v2_oob_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_1_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_1_0/synth/ultra96v2_oob_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'ultra96v2_oob_xlslice_1_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3889]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_1_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_1_0/synth/ultra96v2_oob_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (14#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_1_0' (15#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_1_0/synth/ultra96v2_oob_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_2_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_2_0/synth/ultra96v2_oob_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'ultra96v2_oob_xlslice_2_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3894]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_2_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_2_0/synth/ultra96v2_oob_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (15#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_2_0' (16#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_2_0/synth/ultra96v2_oob_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_3_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_3_0/synth/ultra96v2_oob_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'ultra96v2_oob_xlslice_3_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3899]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_3_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_3_0/synth/ultra96v2_oob_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (16#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_3_0' (17#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_3_0/synth/ultra96v2_oob_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_4_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_4_0/synth/ultra96v2_oob_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'ultra96v2_oob_xlslice_4_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3904]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_4_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_4_0/synth/ultra96v2_oob_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (17#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_4_0' (18#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_4_0/synth/ultra96v2_oob_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_5_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_5_0/synth/ultra96v2_oob_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'ultra96v2_oob_xlslice_5_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3909]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_5_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_5_0/synth/ultra96v2_oob_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (18#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_5_0' (19#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_5_0/synth/ultra96v2_oob_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_6_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_6_0/synth/ultra96v2_oob_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'ultra96v2_oob_xlslice_6_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3914]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_6_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_6_0/synth/ultra96v2_oob_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (19#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_6_0' (20#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_6_0/synth/ultra96v2_oob_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_7_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_7_0/synth/ultra96v2_oob_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'ultra96v2_oob_xlslice_7_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3919]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_7_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_7_0/synth/ultra96v2_oob_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (20#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_7_0' (21#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_7_0/synth/ultra96v2_oob_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_8_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_8_0/synth/ultra96v2_oob_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'ultra96v2_oob_xlslice_8_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3924]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_8_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_8_0/synth/ultra96v2_oob_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' (21#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_8_0' (22#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_8_0/synth/ultra96v2_oob_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_xlslice_9_0' declared at 'd:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_9_0/synth/ultra96v2_oob_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'ultra96v2_oob_xlslice_9_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3929]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_oob_xlslice_9_0' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_9_0/synth/ultra96v2_oob_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' (22#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_oob_xlslice_9_0' (23#1) [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xlslice_9_0/synth/ultra96v2_oob_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'ultra96v2_oob_zynq_ultra_ps_e_0_0' declared at 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'ultra96v2_oob_zynq_ultra_ps_e_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:3934]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_oob_zynq_ultra_ps_e_0_0' [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/.Xil/Vivado-17828-DESKTOP-N7LQT9C/realtime/ultra96v2_oob_zynq_ultra_ps_e_0_0_stub.vhdl:103]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_oob' (24#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/synth/ultra96v2_oob.vhd:2714]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_oob_wrapper' (25#1) [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/hdl/ultra96v2_oob_wrapper.vhd:42]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized7 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.113 ; gain = 164.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 497.113 ; gain = 164.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 497.113 ; gain = 164.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xbar_0/ultra96v2_oob_xbar_0/ultra96v2_oob_xbar_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xbar_0/ultra96v2_oob_xbar_0/ultra96v2_oob_xbar_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/xbar'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0_in_context.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_0_0/ultra96v2_oob_PWM_w_Int_0_0/ultra96v2_oob_PWM_w_Int_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/PWM_w_Int_0'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_0_0/ultra96v2_oob_PWM_w_Int_0_0/ultra96v2_oob_PWM_w_Int_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/PWM_w_Int_0'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_1_0/ultra96v2_oob_PWM_w_Int_1_0/ultra96v2_oob_PWM_w_Int_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/PWM_w_Int_1'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_1_0/ultra96v2_oob_PWM_w_Int_1_0/ultra96v2_oob_PWM_w_Int_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/PWM_w_Int_1'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0_in_context.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_pc_0/ultra96v2_oob_auto_pc_0/ultra96v2_oob_auto_pc_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_pc_0/ultra96v2_oob_auto_pc_0/ultra96v2_oob_auto_pc_0_in_context.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/constrs_1/imports/ultra96v2_oob/ultra96v2_oob.xdc]
Finished Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/constrs_1/imports/ultra96v2_oob/ultra96v2_oob.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/constrs_1/imports/ultra96v2_oob/ultra96v2_oob.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ultra96v2_oob_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ultra96v2_oob_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ultra96v2_oob.xdc]
Finished Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ultra96v2_oob.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ultra96v2_oob.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ultra96v2_oob_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ultra96v2_oob_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.230 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.230 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1419.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.230 ; gain = 1086.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.230 ; gain = 1086.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/axi_uart16550_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/PWM_w_Int_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/PWM_w_Int_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/system_management_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/xlslice_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.230 ; gain = 1086.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.230 ; gain = 1086.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.230 ; gain = 1086.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ultra96v2_oob_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'ultra96v2_oob_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.965 ; gain = 1473.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1806.262 ; gain = 1473.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |ultra96v2_oob_xbar_0                    |         1|
|2     |ultra96v2_oob_auto_ds_0                 |         1|
|3     |ultra96v2_oob_auto_pc_0                 |         1|
|4     |ultra96v2_oob_PWM_w_Int_0_0             |         1|
|5     |ultra96v2_oob_PWM_w_Int_1_0             |         1|
|6     |ultra96v2_oob_axi_gpio_0_0              |         1|
|7     |ultra96v2_oob_axi_gpio_1_0              |         1|
|8     |ultra96v2_oob_axi_gpio_2_0              |         1|
|9     |ultra96v2_oob_axi_uart16550_0_0         |         1|
|10    |ultra96v2_oob_axi_uart16550_1_0         |         1|
|11    |ultra96v2_oob_rst_ps8_0_100M_0          |         1|
|12    |ultra96v2_oob_system_management_wiz_0_0 |         1|
|13    |ultra96v2_oob_zynq_ultra_ps_e_0_0       |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------+------+
|      |Cell                                            |Count |
+------+------------------------------------------------+------+
|1     |ultra96v2_oob_PWM_w_Int_0_0_bbox_0              |     1|
|2     |ultra96v2_oob_PWM_w_Int_1_0_bbox_1              |     1|
|3     |ultra96v2_oob_auto_ds_0_bbox_7                  |     1|
|4     |ultra96v2_oob_auto_pc_0_bbox_8                  |     1|
|5     |ultra96v2_oob_axi_gpio_0_0_bbox_2               |     1|
|6     |ultra96v2_oob_axi_gpio_1_0_bbox_3               |     1|
|7     |ultra96v2_oob_axi_gpio_2_0_bbox_4               |     1|
|8     |ultra96v2_oob_axi_uart16550_0_0_bbox_5          |     1|
|9     |ultra96v2_oob_axi_uart16550_1_0_bbox_6          |     1|
|10    |ultra96v2_oob_rst_ps8_0_100M_0_bbox_10          |     1|
|11    |ultra96v2_oob_system_management_wiz_0_0_bbox_11 |     1|
|12    |ultra96v2_oob_xbar_0_bbox_9                     |     1|
|13    |ultra96v2_oob_zynq_ultra_ps_e_0_0_bbox_12       |     1|
|14    |IBUF                                            |     5|
|15    |OBUF                                            |    40|
+------+------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------------+------+
|      |Instance             |Module                           |Cells |
+------+---------------------+---------------------------------+------+
|1     |top                  |                                 |  2850|
|2     |  ultra96v2_oob_i    |ultra96v2_oob                    |  2805|
|3     |    ps8_0_axi_periph |ultra96v2_oob_ps8_0_axi_periph_0 |  1576|
|4     |      s00_couplers   |s00_couplers_imp_B4PECS          |   519|
|5     |    xlconcat_0       |ultra96v2_oob_xlconcat_0_0       |     0|
|6     |    xlslice_0        |ultra96v2_oob_xlslice_0_0        |     0|
|7     |    xlslice_1        |ultra96v2_oob_xlslice_1_0        |     0|
|8     |    xlslice_2        |ultra96v2_oob_xlslice_2_0        |     0|
|9     |    xlslice_3        |ultra96v2_oob_xlslice_3_0        |     0|
|10    |    xlslice_4        |ultra96v2_oob_xlslice_4_0        |     0|
|11    |    xlslice_5        |ultra96v2_oob_xlslice_5_0        |     0|
|12    |    xlslice_6        |ultra96v2_oob_xlslice_6_0        |     0|
|13    |    xlslice_7        |ultra96v2_oob_xlslice_7_0        |     0|
|14    |    xlslice_8        |ultra96v2_oob_xlslice_8_0        |     0|
|15    |    xlslice_9        |ultra96v2_oob_xlslice_9_0        |     0|
+------+---------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.910 ; gain = 1485.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 288 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1817.910 ; gain = 563.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.910 ; gain = 1485.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1846.836 ; gain = 1520.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/vivado_avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/synth_1/ultra96v2_oob_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_oob_wrapper_utilization_synth.rpt -pb ultra96v2_oob_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 01:52:38 2020...
