INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 19:49:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : spmv
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 buffer16/control/fullReg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer22/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.837ns (21.168%)  route 3.117ns (78.832%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1295, unset)         1.326     1.326    buffer16/control/clk
    SLICE_X4Y119         FDRE                                         r  buffer16/control/fullReg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.223     1.549 r  buffer16/control/fullReg_reg_replica/Q
                         net (fo=53, routed)          0.518     2.067    buffer16/control/fullReg_reg_0_repN
    SLICE_X5Y120         LUT3 (Prop_lut3_I2_O)        0.043     2.110 r  buffer16/control/outs[5]_i_2/O
                         net (fo=2, routed)           0.272     2.382    cmpi0/buffer16_outs[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.043     2.425 r  cmpi0/out0_valid_INST_0_i_54/O
                         net (fo=1, routed)           0.377     2.802    cmpi0/out0_valid_INST_0_i_54_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     2.999 r  cmpi0/out0_valid_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.999    cmpi0/out0_valid_INST_0_i_32_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.052 r  cmpi0/out0_valid_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.052    cmpi0/out0_valid_INST_0_i_12_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.105 r  cmpi0/out0_valid_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.007     3.113    cmpi0/out0_valid_INST_0_i_3_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.166 r  cmpi0/out0_valid_INST_0_i_2/CO[3]
                         net (fo=22, routed)          0.388     3.553    fork5/control/generateBlocks[2].regblock/result[0]
    SLICE_X7Y127         LUT6 (Prop_lut6_I2_O)        0.043     3.596 r  fork5/control/generateBlocks[2].regblock/fullReg_i_4__1/O
                         net (fo=4, routed)           0.261     3.857    fork5/control/generateBlocks[2].regblock/cond_br17_trueOut_valid
    SLICE_X6Y127         LUT6 (Prop_lut6_I0_O)        0.043     3.900 f  fork5/control/generateBlocks[2].regblock/fullReg_i_5/O
                         net (fo=7, routed)           0.688     4.588    fork5/control/generateBlocks[1].regblock/fullReg_i_5_n_0_alias
    SLICE_X10Y124        LUT6 (Prop_lut6_I3_O)        0.043     4.631 r  fork5/control/generateBlocks[1].regblock/fullReg_i_4_comp/O
                         net (fo=1, routed)           0.258     4.889    fork4/control/generateBlocks[1].regblock/transmitValue_reg_1_repN_alias
    SLICE_X8Y123         LUT6 (Prop_lut6_I5_O)        0.043     4.932 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__2_comp_1/O
                         net (fo=32, routed)          0.348     5.280    buffer22/E[0]
    SLICE_X9Y120         FDRE                                         r  buffer22/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1295, unset)         1.144     5.144    buffer22/clk
    SLICE_X9Y120         FDRE                                         r  buffer22/dataReg_reg[19]/C
                         clock pessimism              0.085     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.201     4.993    buffer22/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                 -0.287    




