<root><simulation><result_generated_time />2023-05-17 19:26:57<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 1152, 'I': 415872, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 2.1717451523545708, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OY', 28)]], [[('C', 1)], []], [], []]<I />[[], [[('C', 1), ('OY', 28)], [('OY', 28)]], [], []]<O />[[[('C', 1)], []], [[('OY', 28)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('FX', 3), ('OX', 2)], [('FY', 3)], []]<I />[[('OX', 2), ('OX', 7), ('FX', 3), ('OX', 2)], [('FY', 3)], []]<O />[[('OX', 2), ('OX', 7), ('FX', 3), ('OX', 2), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 28, 1, 1], 'I': [1.0, 1.47, 1.5, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [456, 715464, 715464], 'O': [224, 175616, 175616], 'O_partial': [224, 0, 0], 'O_final': [0, 175616, 175616]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.89, 0.02, 0.0], 'O': [0.44, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.03, 0.0], 'I': [0.89, 0.03, 0.0], 'O': [0.44, 0.03, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [456, 715464, 715464], 'O': [224, 175616, 175616], 'O_partial': [224, 0, 0], 'O_final': [0, 175616, 175616]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2304, 1152], [1152, 1152], [1152, 0]]<I />[[918656, 623360], [623360, 415872], [415872, 0]]<O />[[(802816, 903168), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(802816, 903168), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[288, 144], [18, 18], [4, 0]]<I />[[114832, 77920], [9740, 6498], [1624, 0]]<O />[[(100352, 112896), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([100352, 112896], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />276480</mac_count></basic_info><energy><total_energy />1992930.6<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[64.0, 1625.6, 2163.2]<O />[76.8, 307.2, 524.8]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />13824.0<total />1988149.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.067<utilization_without_data_loading />0.1304<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.0875<mac_utilize_temporal_without_data_loading />0.1703</mac_array_utilization><latency><latency_cycle_with_data_loading />368640<latency_cycle_without_data_loading />189440<ideal_computing_cycle />32256<data_loading><load_cycle_total />179200<load_cycle_individual />{'W': [128, 128, 0], 'I': [89472, 178944, 0]}<load_cycle_combined />{'W': 256, 'I': 178944}</data_loading><mem_stalling><mem_stall_cycle_total />157184<mem_stall_cycle_individual />{'W': [[-32128], [-21504, -21504], [-32256, -32256]], 'I': [[-32128], [-19712, 157184], [-32256, -32256]], 'O': [[-32256], [-31744, 11648], [11648, -21248]]}<mem_stall_cycle_shared />{'W': [[-32128], [-21504, 157184], [0, 0]], 'I': [[-32128], [-19712, 157184], [0, 0]], 'O': [[-32256], [-31744, 11648], [11648, -21248]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [456, 715464, 715464], 'O': [224, 175616, 175616], 'O_partial': [224, 0, 0], 'O_final': [0, 175616, 175616]}<data_size_each_level_total />{'W': [24, 72, 72], 'I': [357504, 715464, 715464], 'O': [175616, 175616, 175616]}<loop_cycles_each_level />{'W': [84, 252, 252], 'I': [84, 252, 252], 'O': [252, 252, 252]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 3, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.3], [0.3, 0.3]], 'I': [[8.0, 5.4], [4256.0, 2839.1], [2839.1, 2839.1]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 696.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.3], [0.3, 0.3]], 'I': [[8.0, 5.4], [4256.0, 8517.4], [8517.4, 2839.1]], 'O': [[8.0, 2.7], [2090.7, 696.9], [696.9, 696.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [0.3, 0.3], [0.3, 0]], 'I': [[8.0, 5.4], [4256.0, 2839.1], [2839.1, 0]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [4953.2, 3536.3], [2839.4, 696.9]], 'I': [[8.0, 5.4], [4953.2, 3536.3], [2839.4, 696.9]], 'O': [[8.0, 0.9], [4953.2, 3536.3], [2839.4, 696.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 252], [84, 84, 3], [252, 252, 1]], 'I': [[1, 1, 252], [84, 84, 3], [252, 252, 1]], 'O': [[1, 1, 252], [252, 252, 1], [252, 252, 1]]}<trans_time_real />{'W': [[0, 1, 252], [[0, 84, 3], [0, 84, 3]], [[0, 252, 1], [0, 252, 1]]], 'I': [[0, 1, 252], [[7, 84, 3], [698, 84, 3]], [[1397, 252, 1], [349, 252, 1]]], 'O': [[0, 1, 252], [[4, 252, 1], [343, 252, 1]], [[343, 252, 1], [86, 252, 1]]]}<single_stall_cycle />{'W': [[-1], [-84, -84], [-252, -252]], 'I': [[-1], [-77, 614], [1145, 97]], 'O': [[-1], [-248, 91], [91, -166]]}<single_stall_count />{'W': [251, 2, 0], 'I': [251, 2, 0], 'O': [252, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [252, 0]}, 1: {'W': [0, 0], 'I': [168, 0], 'O': [252, 252]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-252, -252], [0, -252]], 1: [[-84, -252], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>