{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729071777823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729071777823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:42:56 2024 " "Processing started: Wed Oct 16 16:42:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729071777823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729071777823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729071777823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729071778258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/user_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/user_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_ram " "Found entity 1: user_ram" {  } { { "../src/user_ram.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/user_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/smcomparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/smcomparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SMcomparator " "Found entity 1: SMcomparator" {  } { { "../src/SMcomparator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/SMcomparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Single_Cycle.sv(19) " "Verilog HDL Declaration information at Single_Cycle.sv(19): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../src/Single_Cycle.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle " "Found entity 1: Single_Cycle" {  } { { "../src/Single_Cycle.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../src/program_counter.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/pc_incremented.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/pc_incremented.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_incremented " "Found entity 1: PC_incremented" {  } { { "../src/PC_incremented.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/PC_incremented.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/output_periph.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/output_periph.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Periph " "Found entity 1: Output_Periph" {  } { { "../src/Output_Periph.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Output_Periph.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/mux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/mux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3_1 " "Found entity 1: MUX3_1" {  } { { "../src/MUX3_1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/MUX3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../src/MUX2_1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/MUX2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lu_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lu_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LU_32bit " "Found entity 1: LU_32bit" {  } { { "../src/LU_32bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LU_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lu_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lu_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LU_1bit " "Found entity 1: LU_1bit" {  } { { "../src/LU_1bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LU_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../src/LSU.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LSU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/led.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../src/LED.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../src/LCD.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "../src/Instruction_Memory.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/input_periph.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/input_periph.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Periph " "Found entity 1: Input_Periph" {  } { { "../src/Input_Periph.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Input_Periph.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/immediate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/immediate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_generator " "Found entity 1: Immediate_generator" {  } { { "../src/Immediate_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Immediate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "../src/HEX.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/HEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/fa_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/fa_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA_32bit " "Found entity 1: FA_32bit" {  } { { "../src/FA_32bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/FA_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/fa_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/fa_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA_1bit " "Found entity 1: FA_1bit" {  } { { "../src/FA_1bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/FA_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/dff_user.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/dff_user.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_user " "Found entity 1: dff_user" {  } { { "../src/dff_user.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/dff_user.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR Data_memory.sv(4) " "Verilog HDL Declaration information at Data_memory.sv(4): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../src/Data_memory.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Data_memory.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "../src/Data_memory.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/ControlUnit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "../src/Control_unit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA_16bit.sv(4) " "Verilog HDL Declaration information at CLA_16bit.sv(4): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "../src/CLA_16bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_16bit.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA_16bit.sv(4) " "Verilog HDL Declaration information at CLA_16bit.sv(4): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "../src/CLA_16bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_16bit.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/cla_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/cla_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit " "Found entity 1: CLA_16bit" {  } { { "../src/CLA_16bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA_4bit.sv(4) " "Verilog HDL Declaration information at CLA_4bit.sv(4): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "../src/CLA_4bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_4bit.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA_4bit.sv(4) " "Verilog HDL Declaration information at CLA_4bit.sv(4): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "../src/CLA_4bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_4bit.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729071778351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/cla_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/cla_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../src/CLA_4bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../src/brcomp.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/brcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_right_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_right_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_right_32 " "Found entity 1: barrel_shifter_right_32" {  } { { "../src/barrel_shifter_right_32.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_right_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_left_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_left_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_left_32 " "Found entity 1: barrel_shifter_left_32" {  } { { "../src/barrel_shifter_left_32.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_left_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/barrel_shifter_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_32 " "Found entity 1: barrel_shifter_32" {  } { { "../src/barrel_shifter_32.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/au.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/au.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AU " "Found entity 1: AU" {  } { { "../src/AU.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/AU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071778368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071778368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle " "Elaborating entity \"Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729071778439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:PC_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:PC_MUX\"" {  } { { "../src/Single_Cycle.sv" "PC_MUX" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "../src/Single_Cycle.sv" "PC" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_incremented PC_incremented:PC_incremented " "Elaborating entity \"PC_incremented\" for hierarchy \"PC_incremented:PC_incremented\"" {  } { { "../src/Single_Cycle.sv" "PC_incremented" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_32bit PC_incremented:PC_incremented\|FA_32bit:PC_incremented " "Elaborating entity \"FA_32bit\" for hierarchy \"PC_incremented:PC_incremented\|FA_32bit:PC_incremented\"" {  } { { "../src/PC_incremented.sv" "PC_incremented" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/PC_incremented.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_1bit PC_incremented:PC_incremented\|FA_32bit:PC_incremented\|FA_1bit:generate_64bit_adder\[0\].F " "Elaborating entity \"FA_1bit\" for hierarchy \"PC_incremented:PC_incremented\|FA_32bit:PC_incremented\|FA_1bit:generate_64bit_adder\[0\].F\"" {  } { { "../src/FA_32bit.sv" "generate_64bit_adder\[0\].F" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/FA_32bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:Instruction_Memory\"" {  } { { "../src/Single_Cycle.sv" "Instruction_Memory" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "../src/Single_Cycle.sv" "register_file" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp brcomp:brcom " "Elaborating entity \"brcomp\" for hierarchy \"brcomp:brcom\"" {  } { { "../src/Single_Cycle.sv" "brcom" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMcomparator brcomp:brcom\|SMcomparator:SMcomparator " "Elaborating entity \"SMcomparator\" for hierarchy \"brcomp:brcom\|SMcomparator:SMcomparator\"" {  } { { "../src/brcomp.sv" "SMcomparator" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/brcomp.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU brcomp:brcom\|AU:Adder " "Elaborating entity \"AU\" for hierarchy \"brcomp:brcom\|AU:Adder\"" {  } { { "../src/brcomp.sv" "Adder" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/brcomp.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16bit brcomp:brcom\|AU:Adder\|CLA_16bit:CLA0 " "Elaborating entity \"CLA_16bit\" for hierarchy \"brcomp:brcom\|AU:Adder\|CLA_16bit:CLA0\"" {  } { { "../src/AU.sv" "CLA0" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/AU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit brcomp:brcom\|AU:Adder\|CLA_16bit:CLA0\|CLA_4bit:generate_16bit_CLA\[0\].CLA " "Elaborating entity \"CLA_4bit\" for hierarchy \"brcomp:brcom\|AU:Adder\|CLA_16bit:CLA0\|CLA_4bit:generate_16bit_CLA\[0\].CLA\"" {  } { { "../src/CLA_16bit.sv" "generate_16bit_CLA\[0\].CLA" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_16bit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_generator Immediate_generator:immediate_generator " "Elaborating entity \"Immediate_generator\" for hierarchy \"Immediate_generator:immediate_generator\"" {  } { { "../src/Single_Cycle.sv" "immediate_generator" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../src/Single_Cycle.sv" "ALU" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU_32bit ALU:ALU\|LU_32bit:LogicUnit " "Elaborating entity \"LU_32bit\" for hierarchy \"ALU:ALU\|LU_32bit:LogicUnit\"" {  } { { "../src/ALU.sv" "LogicUnit" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU_1bit ALU:ALU\|LU_32bit:LogicUnit\|LU_1bit:generate_32bit_LU\[0\].LU " "Elaborating entity \"LU_1bit\" for hierarchy \"ALU:ALU\|LU_32bit:LogicUnit\|LU_1bit:generate_32bit_LU\[0\].LU\"" {  } { { "../src/LU_32bit.sv" "generate_32bit_LU\[0\].LU" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LU_32bit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_32 ALU:ALU\|barrel_shifter_32:shifter " "Elaborating entity \"barrel_shifter_32\" for hierarchy \"ALU:ALU\|barrel_shifter_32:shifter\"" {  } { { "../src/ALU.sv" "shifter" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_right_32 ALU:ALU\|barrel_shifter_32:shifter\|barrel_shifter_right_32:bsr " "Elaborating entity \"barrel_shifter_right_32\" for hierarchy \"ALU:ALU\|barrel_shifter_32:shifter\|barrel_shifter_right_32:bsr\"" {  } { { "../src/barrel_shifter_32.sv" "bsr" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_left_32 ALU:ALU\|barrel_shifter_32:shifter\|barrel_shifter_left_32:bsl " "Elaborating entity \"barrel_shifter_left_32\" for hierarchy \"ALU:ALU\|barrel_shifter_32:shifter\|barrel_shifter_left_32:bsl\"" {  } { { "../src/barrel_shifter_32.sv" "bsl" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU LSU:LSU " "Elaborating entity \"LSU\" for hierarchy \"LSU:LSU\"" {  } { { "../src/Single_Cycle.sv" "LSU" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Periph LSU:LSU\|Output_Periph:Output_Periph " "Elaborating entity \"Output_Periph\" for hierarchy \"LSU:LSU\|Output_Periph:Output_Periph\"" {  } { { "../src/LSU.sv" "Output_Periph" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LSU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX LSU:LSU\|Output_Periph:Output_Periph\|HEX:HEX " "Elaborating entity \"HEX\" for hierarchy \"LSU:LSU\|Output_Periph:Output_Periph\|HEX:HEX\"" {  } { { "../src/Output_Periph.sv" "HEX" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Output_Periph.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LSU:LSU\|Output_Periph:Output_Periph\|LED:LED " "Elaborating entity \"LED\" for hierarchy \"LSU:LSU\|Output_Periph:Output_Periph\|LED:LED\"" {  } { { "../src/Output_Periph.sv" "LED" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Output_Periph.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LSU:LSU\|Output_Periph:Output_Periph\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"LSU:LSU\|Output_Periph:Output_Periph\|LCD:LCD\"" {  } { { "../src/Output_Periph.sv" "LCD" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Output_Periph.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory LSU:LSU\|Data_memory:Data_memory " "Elaborating entity \"Data_memory\" for hierarchy \"LSU:LSU\|Data_memory:Data_memory\"" {  } { { "../src/LSU.sv" "Data_memory" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LSU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_ram LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0 " "Elaborating entity \"user_ram\" for hierarchy \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\"" {  } { { "../src/Data_memory.sv" "bank0" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Data_memory.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Periph LSU:LSU\|Input_Periph:Input_Periph " "Elaborating entity \"Input_Periph\" for hierarchy \"LSU:LSU\|Input_Periph:Input_Periph\"" {  } { { "../src/LSU.sv" "Input_Periph" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LSU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 MUX3_1:WB_MUX " "Elaborating entity \"MUX3_1\" for hierarchy \"MUX3_1:WB_MUX\"" {  } { { "../src/Single_Cycle.sv" "WB_MUX" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_Control " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_Control\"" {  } { { "../src/Single_Cycle.sv" "ALU_Control" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control_Unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control_Unit\"" {  } { { "../src/Single_Cycle.sv" "Control_Unit" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divier " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divier\"" {  } { { "../src/Single_Cycle.sv" "clock_divier" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_user clock_divider:clock_divier\|dff_user:dff0 " "Elaborating entity \"dff_user\" for hierarchy \"clock_divider:clock_divier\|dff_user:dff0\"" {  } { { "../src/clock_divider.sv" "dff0" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/clock_divider.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071778687 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|ram_rtl_0 " "Inferred dual-clock RAM node \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1729071779700 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank1\|ram_rtl_0 " "Inferred dual-clock RAM node \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank1\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1729071779701 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank2\|ram_rtl_0 " "Inferred dual-clock RAM node \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank2\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1729071779701 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank3\|ram_rtl_0 " "Inferred dual-clock RAM node \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank3\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1729071779701 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif " "Parameter INIT_FILE set to db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif " "Parameter INIT_FILE set to db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif " "Parameter INIT_FILE set to db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank3\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank3\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif " "Parameter INIT_FILE set to db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1729071783049 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1729071783049 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1729071783049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"LSU:LSU\|Data_memory:Data_memory\|user_ram:bank0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Single_Cycle.ram0_user_ram_7d1b8a25.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729071783092 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729071783092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2j1 " "Found entity 1: altsyncram_m2j1" {  } { { "db/altsyncram_m2j1.tdf" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/altsyncram_m2j1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071783134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071783134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olm1 " "Found entity 1: altsyncram_olm1" {  } { { "db/altsyncram_olm1.tdf" "" { Text "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/altsyncram_olm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729071783178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729071783178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/output_files/Single_Cycle.map.smsg " "Generated suppressed messages file C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/output_files/Single_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729071803279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729071803512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729071803512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5673 " "Implemented 5673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729071803730 ""} { "Info" "ICUT_CUT_TM_OPINS" "382 " "Implemented 382 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729071803730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5240 " "Implemented 5240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729071803730 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1729071803730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729071803730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729071803756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:43:23 2024 " "Processing ended: Wed Oct 16 16:43:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729071803756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729071803756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729071803756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729071803756 ""}
