--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    4.202(R)|      SLOW  |   -0.463(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    4.807(R)|      SLOW  |   -0.824(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    4.290(R)|      SLOW  |   -0.765(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    4.423(R)|      SLOW  |   -0.741(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.999(R)|      SLOW  |         4.172(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<1>      |         9.809(R)|      SLOW  |         4.068(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<2>      |        10.565(R)|      SLOW  |         4.556(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<3>      |        10.245(R)|      SLOW  |         4.403(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<4>      |        10.799(R)|      SLOW  |         4.704(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<5>      |        10.799(R)|      SLOW  |         4.704(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<6>      |        10.966(R)|      SLOW  |         4.829(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
LED<7>      |        10.783(R)|      SLOW  |         4.732(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<0>    |        23.052(R)|      SLOW  |         4.517(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>    |        27.644(R)|      SLOW  |         4.817(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>    |        26.287(R)|      SLOW  |         4.652(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS      |        10.261(R)|      SLOW  |         3.996(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>    |        27.519(R)|      SLOW  |         4.688(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>    |        27.636(R)|      SLOW  |         4.822(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS      |        11.789(R)|      SLOW  |         4.020(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
an<0>       |         9.615(R)|      SLOW  |         3.999(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
an<1>       |         9.943(R)|      SLOW  |         4.203(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
an<2>       |        10.179(R)|      SLOW  |         4.366(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
an<3>       |        10.145(R)|      SLOW  |         4.274(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<0>     |         9.036(R)|      SLOW  |         3.639(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<1>     |         9.422(R)|      SLOW  |         3.919(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<2>     |         9.228(R)|      SLOW  |         3.765(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<3>     |         9.615(R)|      SLOW  |         4.027(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<4>     |         9.150(R)|      SLOW  |         3.664(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<5>     |         9.149(R)|      SLOW  |         3.752(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<6>     |         9.367(R)|      SLOW  |         3.830(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sseg<7>     |         9.068(R)|      SLOW  |         3.705(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_G<0>    |        25.232(R)|      SLOW  |         6.968(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>    |        23.875(R)|      SLOW  |         6.291(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>    |        25.107(R)|      SLOW  |         6.883(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>    |        25.224(R)|      SLOW  |         6.842(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   39.398|         |         |         |
RESET_N        |   22.390|   11.367|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 01 12:39:24 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



