Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Oct 12 22:03:09 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   boton1_IBUF
   boton2_IBUF
   boton3_IBUF
   boton4_IBUF
   boton5_IBUF


