

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'
================================================================
* Date:           Tue Jun 24 19:15:44 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      803|  40.000 ns|  8.030 us|    4|  803|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_col_mat2axi  |        2|      801|         2|          1|          1|  1 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_158_p2                     |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_175                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_164_p2                |      icmp|   0|  0|  13|          10|          10|
    |icmp_ln199_fu_152_p2              |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          36|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   10|         20|
    |img_disp8u_dilate_data_blk_n      |   9|          2|    1|          2|
    |j_fu_74                           |   9|          2|   10|         20|
    |sof_2_reg_132                     |   9|          2|    1|          2|
    |vid_out_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   25|         50|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_reg_191                  |   1|   0|    1|          0|
    |icmp_ln199_reg_187                |   1|   0|    1|          0|
    |j_fu_74                           |  10|   0|   10|          0|
    |sof_2_reg_132                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  17|   0|   17|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|img_disp8u_dilate_data_dout            |   in|    8|     ap_fifo|                                          img_disp8u_dilate_data|       pointer|
|img_disp8u_dilate_data_num_data_valid  |   in|    2|     ap_fifo|                                          img_disp8u_dilate_data|       pointer|
|img_disp8u_dilate_data_fifo_cap        |   in|    2|     ap_fifo|                                          img_disp8u_dilate_data|       pointer|
|img_disp8u_dilate_data_empty_n         |   in|    1|     ap_fifo|                                          img_disp8u_dilate_data|       pointer|
|img_disp8u_dilate_data_read            |  out|    1|     ap_fifo|                                          img_disp8u_dilate_data|       pointer|
|vid_out_TREADY                         |   in|    1|        axis|                                                vid_out_V_data_V|       pointer|
|vid_out_TDATA                          |  out|    8|        axis|                                                vid_out_V_data_V|       pointer|
|sof                                    |   in|    1|     ap_none|                                                             sof|        scalar|
|p_read1                                |   in|   10|     ap_none|                                                         p_read1|        scalar|
|sub                                    |   in|   10|     ap_none|                                                             sub|        scalar|
|vid_out_TVALID                         |  out|    1|        axis|                                                vid_out_V_dest_V|       pointer|
|vid_out_TDEST                          |  out|    1|        axis|                                                vid_out_V_dest_V|       pointer|
|vid_out_TKEEP                          |  out|    1|        axis|                                                vid_out_V_keep_V|       pointer|
|vid_out_TSTRB                          |  out|    1|        axis|                                                vid_out_V_strb_V|       pointer|
|vid_out_TUSER                          |  out|    1|        axis|                                                vid_out_V_user_V|       pointer|
|vid_out_TLAST                          |  out|    1|        axis|                                                vid_out_V_last_V|       pointer|
|vid_out_TID                            |  out|    1|        axis|                                                  vid_out_V_id_V|       pointer|
+---------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 11 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln199 = icmp_eq  i10 %j_1, i10 %p_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 15 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%j_2 = add i10 %j_1, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 16 'add' 'j_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.body11.split, void %for.inc26.loopexit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 17 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%axi_last = icmp_eq  i10 %j_1, i10 %sub_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:211]   --->   Operation 18 'icmp' 'axi_last' <Predicate = (!icmp_ln199)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln199 = store i10 %j_2, i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 19 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.body11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 20 'br' 'br_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 0, void %for.body11.split, i1 %sof_read, void %newFuncRoot"   --->   Operation 21 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 0"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:202]   --->   Operation 23 'specpipeline' 'specpipeline_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 24 'specloopname' 'specloopname_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%axi_data = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_disp8u_dilate_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:218]   --->   Operation 25 'read' 'axi_data' <Predicate = (!icmp_ln199)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, i8 %axi_data, i1 1, i1 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:221]   --->   Operation 26 'write' 'write_ln221' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_disp8u_dilate_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vid_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
sub_read                (read               ) [ 000]
p_read                  (read               ) [ 000]
sof_read                (read               ) [ 011]
store_ln0               (store              ) [ 000]
br_ln0                  (br                 ) [ 011]
j_1                     (load               ) [ 000]
icmp_ln199              (icmp               ) [ 011]
j_2                     (add                ) [ 000]
br_ln199                (br                 ) [ 000]
axi_last                (icmp               ) [ 011]
store_ln199             (store              ) [ 000]
br_ln199                (br                 ) [ 011]
sof_2                   (phi                ) [ 011]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
specpipeline_ln202      (specpipeline       ) [ 000]
specloopname_ln199      (specloopname       ) [ 000]
axi_data                (read               ) [ 000]
write_ln221             (write              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_disp8u_dilate_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_dilate_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vid_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vid_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vid_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vid_out_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vid_out_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vid_out_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vid_out_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sof_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="axi_data_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln221_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="1" slack="0"/>
<pin id="110" dir="0" index="7" bw="1" slack="0"/>
<pin id="111" dir="0" index="8" bw="8" slack="0"/>
<pin id="112" dir="0" index="9" bw="1" slack="0"/>
<pin id="113" dir="0" index="10" bw="1" slack="0"/>
<pin id="114" dir="0" index="11" bw="1" slack="0"/>
<pin id="115" dir="0" index="12" bw="1" slack="1"/>
<pin id="116" dir="0" index="13" bw="1" slack="0"/>
<pin id="117" dir="0" index="14" bw="1" slack="0"/>
<pin id="118" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln221/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="sof_2_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="sof_2_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln199_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="axi_last_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln199_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="182" class="1005" name="sof_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="icmp_ln199_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="191" class="1005" name="axi_last_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="127"><net_src comp="96" pin="2"/><net_sink comp="102" pin=8"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="131"><net_src comp="72" pin="0"/><net_sink comp="102" pin=14"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="102" pin=11"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="84" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="149" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="78" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="74" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="190"><net_src comp="152" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="164" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="102" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp8u_dilate_data | {}
	Port: vid_out_V_data_V | {2 }
	Port: vid_out_V_keep_V | {2 }
	Port: vid_out_V_strb_V | {2 }
	Port: vid_out_V_user_V | {2 }
	Port: vid_out_V_last_V | {2 }
	Port: vid_out_V_id_V | {2 }
	Port: vid_out_V_dest_V | {2 }
 - Input state : 
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : sof | {1 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : p_read1 | {1 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : sub | {1 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : img_disp8u_dilate_data | {2 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_data_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_keep_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_strb_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_user_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_last_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_id_V | {}
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi : vid_out_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln199 : 2
		j_2 : 2
		br_ln199 : 3
		axi_last : 2
		store_ln199 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln199_fu_152    |    0    |    13   |
|          |      axi_last_fu_164     |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |        j_2_fu_158        |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |    sub_read_read_fu_78   |    0    |    0    |
|   read   |     p_read_read_fu_84    |    0    |    0    |
|          |    sof_read_read_fu_90   |    0    |    0    |
|          |    axi_data_read_fu_96   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln221_write_fu_102 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    39   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| axi_last_reg_191 |    1   |
|icmp_ln199_reg_187|    1   |
|     j_reg_175    |   10   |
|   sof_2_reg_132  |    1   |
| sof_read_reg_182 |    1   |
+------------------+--------+
|       Total      |   14   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   14   |    -   |
+-----------+--------+--------+
|   Total   |   14   |   39   |
+-----------+--------+--------+
