<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3572" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3572{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3572{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3572{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3572{left:69px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t5_3572{left:69px;bottom:896px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_3572{left:69px;bottom:879px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3572{left:69px;bottom:863px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t8_3572{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3572{left:69px;bottom:829px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#ta_3572{left:69px;bottom:812px;letter-spacing:-0.35px;}
#tb_3572{left:69px;bottom:789px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tc_3572{left:69px;bottom:772px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3572{left:69px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3572{left:69px;bottom:739px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tf_3572{left:69px;bottom:716px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_3572{left:69px;bottom:699px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3572{left:69px;bottom:682px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3572{left:69px;bottom:665px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tj_3572{left:69px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_3572{left:69px;bottom:408px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tl_3572{left:69px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3572{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3572{left:69px;bottom:352px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#to_3572{left:69px;bottom:329px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tp_3572{left:69px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3572{left:69px;bottom:286px;}
#tr_3572{left:95px;bottom:289px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_3572{left:95px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3572{left:95px;bottom:249px;letter-spacing:-0.19px;word-spacing:-1.17px;}
#tu_3572{left:95px;bottom:233px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_3572{left:95px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tw_3572{left:95px;bottom:199px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#tx_3572{left:95px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3572{left:72px;bottom:1077px;letter-spacing:-0.14px;}
#tz_3572{left:71px;bottom:1058px;letter-spacing:-0.11px;}
#t10_3572{left:269px;bottom:1001px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t11_3572{left:364px;bottom:1001px;letter-spacing:0.13px;}
#t12_3572{left:74px;bottom:982px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t13_3572{left:256px;bottom:982px;letter-spacing:-0.15px;}
#t14_3572{left:323px;bottom:982px;letter-spacing:-0.16px;}
#t15_3572{left:392px;bottom:982px;letter-spacing:-0.19px;}
#t16_3572{left:432px;bottom:982px;letter-spacing:-0.19px;}
#t17_3572{left:473px;bottom:982px;letter-spacing:-0.15px;}
#t18_3572{left:545px;bottom:982px;letter-spacing:-0.19px;}
#t19_3572{left:624px;bottom:982px;letter-spacing:-0.13px;}
#t1a_3572{left:674px;bottom:982px;}
#t1b_3572{left:704px;bottom:982px;letter-spacing:-0.19px;}
#t1c_3572{left:743px;bottom:982px;letter-spacing:-0.18px;}
#t1d_3572{left:74px;bottom:959px;letter-spacing:-0.12px;}
#t1e_3572{left:256px;bottom:959px;}
#t1f_3572{left:323px;bottom:959px;}
#t1g_3572{left:392px;bottom:959px;}
#t1h_3572{left:432px;bottom:959px;}
#t1i_3572{left:473px;bottom:959px;}
#t1j_3572{left:545px;bottom:959px;}
#t1k_3572{left:624px;bottom:959px;}
#t1l_3572{left:674px;bottom:959px;}
#t1m_3572{left:705px;bottom:959px;}
#t1n_3572{left:743px;bottom:959px;letter-spacing:-0.16px;}
#t1o_3572{left:74px;bottom:936px;letter-spacing:-0.11px;}
#t1p_3572{left:256px;bottom:936px;}
#t1q_3572{left:324px;bottom:936px;}
#t1r_3572{left:392px;bottom:936px;}
#t1s_3572{left:432px;bottom:936px;}
#t1t_3572{left:473px;bottom:936px;}
#t1u_3572{left:545px;bottom:936px;}
#t1v_3572{left:624px;bottom:936px;}
#t1w_3572{left:674px;bottom:936px;}
#t1x_3572{left:705px;bottom:936px;}
#t1y_3572{left:743px;bottom:936px;letter-spacing:-0.16px;}
#t1z_3572{left:239px;bottom:615px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_3572{left:335px;bottom:615px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t21_3572{left:76px;bottom:595px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_3572{left:208px;bottom:595px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t23_3572{left:531px;bottom:595px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_3572{left:208px;bottom:572px;letter-spacing:-0.14px;}
#t25_3572{left:316px;bottom:572px;letter-spacing:-0.13px;}
#t26_3572{left:423px;bottom:572px;letter-spacing:-0.13px;}
#t27_3572{left:531px;bottom:572px;letter-spacing:-0.16px;}
#t28_3572{left:639px;bottom:572px;letter-spacing:-0.15px;}
#t29_3572{left:747px;bottom:572px;letter-spacing:-0.13px;}
#t2a_3572{left:76px;bottom:549px;letter-spacing:-0.13px;}
#t2b_3572{left:76px;bottom:533px;letter-spacing:-0.12px;}
#t2c_3572{left:208px;bottom:549px;}
#t2d_3572{left:316px;bottom:549px;}
#t2e_3572{left:423px;bottom:549px;letter-spacing:-0.13px;}
#t2f_3572{left:444px;bottom:556px;}
#t2g_3572{left:72px;bottom:464px;letter-spacing:-0.14px;}
#t2h_3572{left:71px;bottom:445px;letter-spacing:-0.11px;}
#t2i_3572{left:576px;bottom:516px;}
#t2j_3572{left:684px;bottom:516px;}
#t2k_3572{left:785px;bottom:516px;letter-spacing:-0.13px;}
#t2l_3572{left:76px;bottom:510px;letter-spacing:-0.13px;}
#t2m_3572{left:76px;bottom:493px;letter-spacing:-0.12px;}
#t2n_3572{left:208px;bottom:510px;}
#t2o_3572{left:316px;bottom:510px;}
#t2p_3572{left:423px;bottom:510px;letter-spacing:-0.19px;}

.s1_3572{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3572{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3572{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3572{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3572{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3572{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3572{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3572{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3572{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3572" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3572Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3572" style="-webkit-user-select: none;"><object width="935" height="1210" data="3572/3572.svg" type="image/svg+xml" id="pdf3572" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3572" class="t s1_3572">16-26 </span><span id="t2_3572" class="t s1_3572">Vol. 3B </span>
<span id="t3_3572" class="t s2_3572">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3572" class="t s3_3572">Table 16-20 lists values of relevant bit fields of IA32_MCi_STATUS for architecturally defined SRAR errors. </span>
<span id="t5_3572" class="t s3_3572">For both the data load and instruction fetch errors, the ADDRV and MISCV flags in the IA32_MCi_STATUS register </span>
<span id="t6_3572" class="t s3_3572">are set to indicate that the offending physical address information is available from the IA32_MCi_MISC and the </span>
<span id="t7_3572" class="t s3_3572">IA32_MCi_ADDR registers. For the data load and instruction fetch errors, the address mode in the IA32_MCi_MISC </span>
<span id="t8_3572" class="t s3_3572">register should be set as physical address mode (010b) and the address LSB information in the IA32_MCi_MISC </span>
<span id="t9_3572" class="t s3_3572">register should indicate the lowest valid address bit in the address information provided from the IA32_MCi_ADDR </span>
<span id="ta_3572" class="t s3_3572">register. </span>
<span id="tb_3572" class="t s3_3572">MCE signal is broadcast to all logical processors on the system on which the UCR errors are supported, except when </span>
<span id="tc_3572" class="t s3_3572">the processor supports LMCE and LMCE is enabled by system software (see Section 16.3.1.5). The IA32_MC- </span>
<span id="td_3572" class="t s3_3572">G_STATUS MSR allows system software to distinguish the affected logical processor of an SRAR error amongst </span>
<span id="te_3572" class="t s3_3572">logical processors that observed SRAR via MCi_STATUS bank. </span>
<span id="tf_3572" class="t s3_3572">Table 16-21 shows the RIPV and EIPV flag indication in the IA32_MCG_STATUS register for the data load and </span>
<span id="tg_3572" class="t s3_3572">instruction fetch errors on both the reporting and non-reporting logical processors. The recoverable SRAR error </span>
<span id="th_3572" class="t s3_3572">reported by a processor may be continuable, where the system software can interpret the context of continuable </span>
<span id="ti_3572" class="t s3_3572">as follows: the error was isolated, contained. If software can rectify the error condition in the current instruction </span>
<span id="tj_3572" class="t s3_3572">stream, the execution context on that logical processor can be continued without loss of information. </span>
<span id="tk_3572" class="t s4_3572">SRAR Error And Affected Logical Processors </span>
<span id="tl_3572" class="t s3_3572">The affected logical processor is the one that has detected and raised an SRAR error at the point of the consump- </span>
<span id="tm_3572" class="t s3_3572">tion in the execution flow. The affected logical processor should find the Data Load or the Instruction Fetch error </span>
<span id="tn_3572" class="t s3_3572">information in the IA32_MCi_STATUS register that is reporting the SRAR error. </span>
<span id="to_3572" class="t s3_3572">Table 16-21 list the actionable scenarios that system software can respond to an SRAR error on an affected logical </span>
<span id="tp_3572" class="t s3_3572">processor according to RIPV and EIPV values: </span>
<span id="tq_3572" class="t s5_3572">• </span><span id="tr_3572" class="t s3_3572">Recoverable-Continuable SRAR Error (RIPV=1, EIPV=1): </span>
<span id="ts_3572" class="t s3_3572">For Recoverable-Continuable SRAR errors, the affected logical processor should find that both the IA32_MC- </span>
<span id="tt_3572" class="t s3_3572">G_STATUS.RIPV and the IA32_MCG_STATUS.EIPV flags are set, indicating that system software may be able to </span>
<span id="tu_3572" class="t s3_3572">restart execution from the interrupted context if it is able to rectify the error condition. If system software </span>
<span id="tv_3572" class="t s3_3572">cannot rectify the error condition then it must treat the error as a recoverable error where restarting execution </span>
<span id="tw_3572" class="t s3_3572">with the interrupted context is not possible. Restarting without rectifying the error condition will result in most </span>
<span id="tx_3572" class="t s3_3572">cases with another SRAR error on the same instruction. </span>
<span id="ty_3572" class="t s6_3572">NOTES: </span>
<span id="tz_3572" class="t s7_3572">1. Note that for both of these errors the correction report filtering (F) bit (bit 12) of the MCA error must be ignored. </span>
<span id="t10_3572" class="t s4_3572">Table 16-20. </span><span id="t11_3572" class="t s4_3572">IA32_MCi_STATUS Values for SRAR Errors </span>
<span id="t12_3572" class="t s8_3572">SRAR Error </span><span id="t13_3572" class="t s8_3572">Valid </span><span id="t14_3572" class="t s8_3572">OVER </span><span id="t15_3572" class="t s8_3572">UC </span><span id="t16_3572" class="t s8_3572">EN </span><span id="t17_3572" class="t s8_3572">MISCV </span><span id="t18_3572" class="t s8_3572">ADDRV </span><span id="t19_3572" class="t s8_3572">PCC </span><span id="t1a_3572" class="t s8_3572">S </span><span id="t1b_3572" class="t s8_3572">AR </span><span id="t1c_3572" class="t s8_3572">MCACOD </span>
<span id="t1d_3572" class="t s7_3572">Data Load </span><span id="t1e_3572" class="t s7_3572">1 </span><span id="t1f_3572" class="t s7_3572">0 </span><span id="t1g_3572" class="t s7_3572">1 </span><span id="t1h_3572" class="t s7_3572">1 </span><span id="t1i_3572" class="t s7_3572">1 </span><span id="t1j_3572" class="t s7_3572">1 </span><span id="t1k_3572" class="t s7_3572">0 </span><span id="t1l_3572" class="t s7_3572">1 </span><span id="t1m_3572" class="t s7_3572">1 </span><span id="t1n_3572" class="t s7_3572">134H </span>
<span id="t1o_3572" class="t s7_3572">Instruction Fetch </span><span id="t1p_3572" class="t s7_3572">1 </span><span id="t1q_3572" class="t s7_3572">0 </span><span id="t1r_3572" class="t s7_3572">1 </span><span id="t1s_3572" class="t s7_3572">1 </span><span id="t1t_3572" class="t s7_3572">1 </span><span id="t1u_3572" class="t s7_3572">1 </span><span id="t1v_3572" class="t s7_3572">0 </span><span id="t1w_3572" class="t s7_3572">1 </span><span id="t1x_3572" class="t s7_3572">1 </span><span id="t1y_3572" class="t s7_3572">150H </span>
<span id="t1z_3572" class="t s4_3572">Table 16-21. </span><span id="t20_3572" class="t s4_3572">IA32_MCG_STATUS Flag Indication for SRAR Errors </span>
<span id="t21_3572" class="t s7_3572">SRAR Type </span><span id="t22_3572" class="t s8_3572">Affected Logical Processor </span><span id="t23_3572" class="t s8_3572">Non-Affected Logical Processors </span>
<span id="t24_3572" class="t s8_3572">RIPV </span><span id="t25_3572" class="t s8_3572">EIPV </span><span id="t26_3572" class="t s8_3572">Continuable </span><span id="t27_3572" class="t s8_3572">RIPV </span><span id="t28_3572" class="t s8_3572">EIPV </span><span id="t29_3572" class="t s8_3572">Continuable </span>
<span id="t2a_3572" class="t s7_3572">Recoverable- </span>
<span id="t2b_3572" class="t s7_3572">continuable </span>
<span id="t2c_3572" class="t s7_3572">1 </span><span id="t2d_3572" class="t s7_3572">1 </span><span id="t2e_3572" class="t s7_3572">Yes </span>
<span id="t2f_3572" class="t s9_3572">1 </span>
<span id="t2g_3572" class="t s6_3572">NOTES: </span>
<span id="t2h_3572" class="t s7_3572">1. see the definition of the context of “continuable” above and additional detail below. </span>
<span id="t2i_3572" class="t s7_3572">1 </span><span id="t2j_3572" class="t s7_3572">0 </span><span id="t2k_3572" class="t s7_3572">Yes </span>
<span id="t2l_3572" class="t s7_3572">Recoverable-not- </span>
<span id="t2m_3572" class="t s7_3572">continuable </span>
<span id="t2n_3572" class="t s7_3572">0 </span><span id="t2o_3572" class="t s7_3572">x </span><span id="t2p_3572" class="t s7_3572">No </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
