

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_timestep_L_curr_state'
================================================================
* Date:           Sat Apr  5 07:02:51 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.525 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   284781|   284781|  1.424 ms|  1.424 ms|  284781|  284781|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_timestep_L_curr_state  |   284779|   284779|       140|         32|          1|  8896|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 140


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 140
* Pipeline : 1
  Pipeline-0 : II = 32, D = 140, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 143 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 144 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%curr = alloca i32 1"   --->   Operation 145 'alloca' 'curr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 146 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 147 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %t"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %curr"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L_prev_state"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [viterbi.c:18]   --->   Operation 157 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.65ns)   --->   "%icmp_ln18 = icmp_eq  i14 %indvar_flatten_load, i14 8896" [viterbi.c:18]   --->   Operation 159 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.76ns)   --->   "%add_ln18_1 = add i14 %indvar_flatten_load, i14 1" [viterbi.c:18]   --->   Operation 160 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc73, void %for.end75.exitStub" [viterbi.c:18]   --->   Operation 161 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%curr_load = load i7 %curr" [viterbi.c:19]   --->   Operation 162 'load' 'curr_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [viterbi.c:18]   --->   Operation 163 'load' 't_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln18 = add i8 %t_load, i8 1" [viterbi.c:18]   --->   Operation 164 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.59ns)   --->   "%icmp_ln19 = icmp_eq  i7 %curr_load, i7 64" [viterbi.c:19]   --->   Operation 165 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.30ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i7 0, i7 %curr_load" [viterbi.c:18]   --->   Operation 166 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.30ns)   --->   "%select_ln18_1 = select i1 %icmp_ln19, i8 %add_ln18, i8 %t_load" [viterbi.c:18]   --->   Operation 167 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.70ns)   --->   "%empty_11 = add i8 %t_load, i8 255" [viterbi.c:18]   --->   Operation 168 'add' 'empty_11' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.30ns)   --->   "%select_ln18_2 = select i1 %icmp_ln19, i8 %t_load, i8 %empty_11" [viterbi.c:18]   --->   Operation 169 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %select_ln18_1" [viterbi.c:18]   --->   Operation 170 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i8 %obs, i64 0, i64 %zext_ln18" [viterbi.c:18]   --->   Operation 171 'getelementptr' 'obs_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (0.62ns)   --->   "%obs_load = load i8 %obs_addr" [viterbi.c:18]   --->   Operation 172 'load' 'obs_load' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %select_ln18" [viterbi.c:23]   --->   Operation 173 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %trunc_ln23" [viterbi.c:23]   --->   Operation 174 'zext' 'zext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%transition_addr = getelementptr i64 %transition, i64 0, i64 %zext_ln23" [viterbi.c:23]   --->   Operation 175 'getelementptr' 'transition_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.64ns)   --->   "%transition_load = load i12 %transition_addr" [viterbi.c:23]   --->   Operation 176 'load' 'transition_load' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln27_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 177 'bitconcatenate' 'zext_ln27_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 178 'zext' 'zext_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%transition_addr_1 = getelementptr i64 %transition, i64 0, i64 %zext_ln27" [viterbi.c:27]   --->   Operation 179 'getelementptr' 'transition_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.64ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [viterbi.c:27]   --->   Operation 180 'load' 'transition_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln19 = store i14 %add_ln18_1, i14 %indvar_flatten" [viterbi.c:19]   --->   Operation 181 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.38>
ST_1 : Operation 182 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %select_ln18_1, i8 %t" [viterbi.c:19]   --->   Operation 182 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln18_2, i6 0" [viterbi.c:18]   --->   Operation 183 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_383_cast = zext i14 %tmp_2" [viterbi.c:18]   --->   Operation 184 'zext' 'tmp_383_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i64 %llike, i64 0, i64 %tmp_383_cast" [viterbi.c:18]   --->   Operation 185 'getelementptr' 'llike_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln26 = or i14 %tmp_2, i14 1" [viterbi.c:26]   --->   Operation 186 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i14 %or_ln26" [viterbi.c:26]   --->   Operation 187 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%llike_addr_1 = getelementptr i64 %llike, i64 0, i64 %zext_ln26" [viterbi.c:26]   --->   Operation 188 'getelementptr' 'llike_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i14 %tmp_2, i14 2" [viterbi.c:26]   --->   Operation 189 'or' 'or_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i14 %or_ln26_1" [viterbi.c:26]   --->   Operation 190 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%llike_addr_2 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_1" [viterbi.c:26]   --->   Operation 191 'getelementptr' 'llike_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 192 [1/2] (0.62ns)   --->   "%obs_load = load i8 %obs_addr" [viterbi.c:18]   --->   Operation 192 'load' 'obs_load' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %obs_load" [viterbi.c:18]   --->   Operation 193 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.98ns)   --->   "%llike_load = load i14 %llike_addr" [viterbi.c:22]   --->   Operation 194 'load' 'llike_load' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_2 : Operation 195 [1/2] (1.64ns)   --->   "%transition_load = load i12 %transition_addr" [viterbi.c:23]   --->   Operation 195 'load' 'transition_load' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln23, i6 0" [viterbi.c:24]   --->   Operation 196 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.74ns)   --->   "%add_ln24 = add i12 %shl_ln1, i12 %zext_ln18_1" [viterbi.c:24]   --->   Operation 197 'add' 'add_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %add_ln24" [viterbi.c:24]   --->   Operation 198 'zext' 'zext_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%emission_addr = getelementptr i64 %emission, i64 0, i64 %zext_ln24" [viterbi.c:24]   --->   Operation 199 'getelementptr' 'emission_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (1.64ns)   --->   "%emission_load = load i12 %emission_addr" [viterbi.c:24]   --->   Operation 200 'load' 'emission_load' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 201 [2/2] (2.98ns)   --->   "%llike_load_1 = load i14 %llike_addr_1" [viterbi.c:26]   --->   Operation 201 'load' 'llike_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_2 : Operation 202 [1/2] (1.64ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [viterbi.c:27]   --->   Operation 202 'load' 'transition_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 203 [2/2] (2.98ns)   --->   "%llike_load_2 = load i14 %llike_addr_2" [viterbi.c:26]   --->   Operation 203 'load' 'llike_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln27_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 204 'bitconcatenate' 'zext_ln27_1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 205 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%transition_addr_2 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_1" [viterbi.c:27]   --->   Operation 206 'getelementptr' 'transition_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (1.64ns)   --->   "%transition_load_2 = load i12 %transition_addr_2" [viterbi.c:27]   --->   Operation 207 'load' 'transition_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 208 'sext' 'sext_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %sext_ln27" [viterbi.c:27]   --->   Operation 209 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%transition_addr_3 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_2" [viterbi.c:27]   --->   Operation 210 'getelementptr' 'transition_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (1.64ns)   --->   "%transition_load_3 = load i12 %transition_addr_3" [viterbi.c:27]   --->   Operation 211 'load' 'transition_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i14 %tmp_2, i14 3" [viterbi.c:26]   --->   Operation 212 'or' 'or_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i14 %or_ln26_2" [viterbi.c:26]   --->   Operation 213 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_2" [viterbi.c:26]   --->   Operation 214 'getelementptr' 'llike_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln26_3 = or i14 %tmp_2, i14 4" [viterbi.c:26]   --->   Operation 215 'or' 'or_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i14 %or_ln26_3" [viterbi.c:26]   --->   Operation 216 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%llike_addr_4 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_3" [viterbi.c:26]   --->   Operation 217 'getelementptr' 'llike_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln26_4 = or i14 %tmp_2, i14 5" [viterbi.c:26]   --->   Operation 218 'or' 'or_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i14 %or_ln26_4" [viterbi.c:26]   --->   Operation 219 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%llike_addr_6 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_4" [viterbi.c:26]   --->   Operation 220 'getelementptr' 'llike_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 221 [1/2] (2.98ns)   --->   "%llike_load = load i14 %llike_addr" [viterbi.c:22]   --->   Operation 221 'load' 'llike_load' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 222 [1/2] (1.64ns)   --->   "%emission_load = load i12 %emission_addr" [viterbi.c:24]   --->   Operation 222 'load' 'emission_load' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 223 [1/2] (2.98ns)   --->   "%llike_load_1 = load i14 %llike_addr_1" [viterbi.c:26]   --->   Operation 223 'load' 'llike_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 224 [1/2] (2.98ns)   --->   "%llike_load_2 = load i14 %llike_addr_2" [viterbi.c:26]   --->   Operation 224 'load' 'llike_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 225 [1/2] (1.64ns)   --->   "%transition_load_2 = load i12 %transition_addr_2" [viterbi.c:27]   --->   Operation 225 'load' 'transition_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 226 [2/2] (2.98ns)   --->   "%llike_load_3 = load i14 %llike_addr_3" [viterbi.c:26]   --->   Operation 226 'load' 'llike_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 227 [1/2] (1.64ns)   --->   "%transition_load_3 = load i12 %transition_addr_3" [viterbi.c:27]   --->   Operation 227 'load' 'transition_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 228 [2/2] (2.98ns)   --->   "%llike_load_4 = load i14 %llike_addr_4" [viterbi.c:26]   --->   Operation 228 'load' 'llike_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln27_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 229 'bitconcatenate' 'zext_ln27_3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 230 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%transition_addr_4 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_3" [viterbi.c:27]   --->   Operation 231 'getelementptr' 'transition_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (1.64ns)   --->   "%transition_load_4 = load i12 %transition_addr_4" [viterbi.c:27]   --->   Operation 232 'load' 'transition_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 233 [2/2] (2.98ns)   --->   "%llike_load_5 = load i14 %llike_addr_6" [viterbi.c:26]   --->   Operation 233 'load' 'llike_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln27_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 234 'bitconcatenate' 'zext_ln27_4_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 235 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%transition_addr_5 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_4" [viterbi.c:27]   --->   Operation 236 'getelementptr' 'transition_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 237 [2/2] (1.64ns)   --->   "%transition_load_5 = load i12 %transition_addr_5" [viterbi.c:27]   --->   Operation 237 'load' 'transition_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln26_5 = or i14 %tmp_2, i14 6" [viterbi.c:26]   --->   Operation 238 'or' 'or_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i14 %or_ln26_5" [viterbi.c:26]   --->   Operation 239 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%llike_addr_7 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_5" [viterbi.c:26]   --->   Operation 240 'getelementptr' 'llike_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln26_6 = or i14 %tmp_2, i14 7" [viterbi.c:26]   --->   Operation 241 'or' 'or_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i14 %or_ln26_6" [viterbi.c:26]   --->   Operation 242 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%llike_addr_8 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_6" [viterbi.c:26]   --->   Operation 243 'getelementptr' 'llike_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln26_7 = or i14 %tmp_2, i14 8" [viterbi.c:26]   --->   Operation 244 'or' 'or_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i14 %or_ln26_7" [viterbi.c:26]   --->   Operation 245 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%llike_addr_9 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_7" [viterbi.c:26]   --->   Operation 246 'getelementptr' 'llike_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %transition_load" [viterbi.c:23]   --->   Operation 247 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 248 [5/5] (2.89ns)   --->   "%add = dadd i64 %llike_load, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 248 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %transition_load_1" [viterbi.c:27]   --->   Operation 249 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 250 [5/5] (2.89ns)   --->   "%add3 = dadd i64 %llike_load_1, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 250 'dadd' 'add3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %transition_load_2" [viterbi.c:27]   --->   Operation 251 'bitcast' 'bitcast_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 252 [5/5] (2.89ns)   --->   "%add3_1 = dadd i64 %llike_load_2, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 252 'dadd' 'add3_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/2] (2.98ns)   --->   "%llike_load_3 = load i14 %llike_addr_3" [viterbi.c:26]   --->   Operation 253 'load' 'llike_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 254 [1/2] (2.98ns)   --->   "%llike_load_4 = load i14 %llike_addr_4" [viterbi.c:26]   --->   Operation 254 'load' 'llike_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 255 [1/2] (1.64ns)   --->   "%transition_load_4 = load i12 %transition_addr_4" [viterbi.c:27]   --->   Operation 255 'load' 'transition_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 256 [1/2] (2.98ns)   --->   "%llike_load_5 = load i14 %llike_addr_6" [viterbi.c:26]   --->   Operation 256 'load' 'llike_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 257 [1/2] (1.64ns)   --->   "%transition_load_5 = load i12 %transition_addr_5" [viterbi.c:27]   --->   Operation 257 'load' 'transition_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 258 [2/2] (2.98ns)   --->   "%llike_load_6 = load i14 %llike_addr_7" [viterbi.c:26]   --->   Operation 258 'load' 'llike_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 259 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i9 %sext_ln27_1" [viterbi.c:27]   --->   Operation 260 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%transition_addr_6 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_5" [viterbi.c:27]   --->   Operation 261 'getelementptr' 'transition_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 262 [2/2] (1.64ns)   --->   "%transition_load_6 = load i12 %transition_addr_6" [viterbi.c:27]   --->   Operation 262 'load' 'transition_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 263 [2/2] (2.98ns)   --->   "%llike_load_7 = load i14 %llike_addr_8" [viterbi.c:26]   --->   Operation 263 'load' 'llike_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 264 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i9 %sext_ln27_2" [viterbi.c:27]   --->   Operation 265 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%transition_addr_7 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_6" [viterbi.c:27]   --->   Operation 266 'getelementptr' 'transition_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 267 [2/2] (1.64ns)   --->   "%transition_load_7 = load i12 %transition_addr_7" [viterbi.c:27]   --->   Operation 267 'load' 'transition_load_7' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 268 [2/2] (2.98ns)   --->   "%llike_load_8 = load i14 %llike_addr_9" [viterbi.c:26]   --->   Operation 268 'load' 'llike_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln26_8 = or i14 %tmp_2, i14 9" [viterbi.c:26]   --->   Operation 269 'or' 'or_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i14 %or_ln26_8" [viterbi.c:26]   --->   Operation 270 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%llike_addr_10 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_8" [viterbi.c:26]   --->   Operation 271 'getelementptr' 'llike_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln26_9 = or i14 %tmp_2, i14 10" [viterbi.c:26]   --->   Operation 272 'or' 'or_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i14 %or_ln26_9" [viterbi.c:26]   --->   Operation 273 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%llike_addr_11 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_9" [viterbi.c:26]   --->   Operation 274 'getelementptr' 'llike_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln26_10 = or i14 %tmp_2, i14 11" [viterbi.c:26]   --->   Operation 275 'or' 'or_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i14 %or_ln26_10" [viterbi.c:26]   --->   Operation 276 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%llike_addr_12 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_10" [viterbi.c:26]   --->   Operation 277 'getelementptr' 'llike_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 278 [4/5] (2.89ns)   --->   "%add = dadd i64 %llike_load, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 278 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [4/5] (2.89ns)   --->   "%add3 = dadd i64 %llike_load_1, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 279 'dadd' 'add3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [4/5] (2.89ns)   --->   "%add3_1 = dadd i64 %llike_load_2, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 280 'dadd' 'add3_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i64 %transition_load_3" [viterbi.c:27]   --->   Operation 281 'bitcast' 'bitcast_ln27_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 282 [5/5] (2.89ns)   --->   "%add3_2 = dadd i64 %llike_load_3, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 282 'dadd' 'add3_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i64 %transition_load_4" [viterbi.c:27]   --->   Operation 283 'bitcast' 'bitcast_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 284 [5/5] (2.89ns)   --->   "%add3_3 = dadd i64 %llike_load_4, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 284 'dadd' 'add3_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i64 %transition_load_5" [viterbi.c:27]   --->   Operation 285 'bitcast' 'bitcast_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 286 [5/5] (2.89ns)   --->   "%add3_4 = dadd i64 %llike_load_5, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 286 'dadd' 'add3_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/2] (2.98ns)   --->   "%llike_load_6 = load i14 %llike_addr_7" [viterbi.c:26]   --->   Operation 287 'load' 'llike_load_6' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 288 [1/2] (1.64ns)   --->   "%transition_load_6 = load i12 %transition_addr_6" [viterbi.c:27]   --->   Operation 288 'load' 'transition_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 289 [1/2] (2.98ns)   --->   "%llike_load_7 = load i14 %llike_addr_8" [viterbi.c:26]   --->   Operation 289 'load' 'llike_load_7' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 290 [1/2] (1.64ns)   --->   "%transition_load_7 = load i12 %transition_addr_7" [viterbi.c:27]   --->   Operation 290 'load' 'transition_load_7' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 291 [1/2] (2.98ns)   --->   "%llike_load_8 = load i14 %llike_addr_9" [viterbi.c:26]   --->   Operation 291 'load' 'llike_load_8' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln27_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 292 'bitconcatenate' 'zext_ln27_7_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i10 %zext_ln27_7_cast" [viterbi.c:27]   --->   Operation 293 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%transition_addr_8 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_7" [viterbi.c:27]   --->   Operation 294 'getelementptr' 'transition_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 295 [2/2] (1.64ns)   --->   "%transition_load_8 = load i12 %transition_addr_8" [viterbi.c:27]   --->   Operation 295 'load' 'transition_load_8' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 296 [2/2] (2.98ns)   --->   "%llike_load_9 = load i14 %llike_addr_10" [viterbi.c:26]   --->   Operation 296 'load' 'llike_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln27_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 297 'bitconcatenate' 'zext_ln27_8_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i10 %zext_ln27_8_cast" [viterbi.c:27]   --->   Operation 298 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%transition_addr_9 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_8" [viterbi.c:27]   --->   Operation 299 'getelementptr' 'transition_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 300 [2/2] (1.64ns)   --->   "%transition_load_9 = load i12 %transition_addr_9" [viterbi.c:27]   --->   Operation 300 'load' 'transition_load_9' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 301 [2/2] (2.98ns)   --->   "%llike_load_10 = load i14 %llike_addr_11" [viterbi.c:26]   --->   Operation 301 'load' 'llike_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 302 [2/2] (2.98ns)   --->   "%llike_load_11 = load i14 %llike_addr_12" [viterbi.c:26]   --->   Operation 302 'load' 'llike_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln26_11 = or i14 %tmp_2, i14 12" [viterbi.c:26]   --->   Operation 303 'or' 'or_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i14 %or_ln26_11" [viterbi.c:26]   --->   Operation 304 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%llike_addr_13 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_11" [viterbi.c:26]   --->   Operation 305 'getelementptr' 'llike_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln26_12 = or i14 %tmp_2, i14 13" [viterbi.c:26]   --->   Operation 306 'or' 'or_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i14 %or_ln26_12" [viterbi.c:26]   --->   Operation 307 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%llike_addr_14 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_12" [viterbi.c:26]   --->   Operation 308 'getelementptr' 'llike_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln26_13 = or i14 %tmp_2, i14 14" [viterbi.c:26]   --->   Operation 309 'or' 'or_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i14 %or_ln26_13" [viterbi.c:26]   --->   Operation 310 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%llike_addr_15 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_13" [viterbi.c:26]   --->   Operation 311 'getelementptr' 'llike_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 312 [3/5] (2.89ns)   --->   "%add = dadd i64 %llike_load, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 312 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [3/5] (2.89ns)   --->   "%add3 = dadd i64 %llike_load_1, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 313 'dadd' 'add3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [3/5] (2.89ns)   --->   "%add3_1 = dadd i64 %llike_load_2, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 314 'dadd' 'add3_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [4/5] (2.89ns)   --->   "%add3_2 = dadd i64 %llike_load_3, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 315 'dadd' 'add3_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [4/5] (2.89ns)   --->   "%add3_3 = dadd i64 %llike_load_4, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 316 'dadd' 'add3_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [4/5] (2.89ns)   --->   "%add3_4 = dadd i64 %llike_load_5, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 317 'dadd' 'add3_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i64 %transition_load_6" [viterbi.c:27]   --->   Operation 318 'bitcast' 'bitcast_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 319 [5/5] (2.89ns)   --->   "%add3_5 = dadd i64 %llike_load_6, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 319 'dadd' 'add3_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast i64 %transition_load_7" [viterbi.c:27]   --->   Operation 320 'bitcast' 'bitcast_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 321 [5/5] (2.89ns)   --->   "%add3_6 = dadd i64 %llike_load_7, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 321 'dadd' 'add3_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/2] (1.64ns)   --->   "%transition_load_8 = load i12 %transition_addr_8" [viterbi.c:27]   --->   Operation 322 'load' 'transition_load_8' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 323 [1/2] (2.98ns)   --->   "%llike_load_9 = load i14 %llike_addr_10" [viterbi.c:26]   --->   Operation 323 'load' 'llike_load_9' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 324 [1/2] (1.64ns)   --->   "%transition_load_9 = load i12 %transition_addr_9" [viterbi.c:27]   --->   Operation 324 'load' 'transition_load_9' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 325 [1/2] (2.98ns)   --->   "%llike_load_10 = load i14 %llike_addr_11" [viterbi.c:26]   --->   Operation 325 'load' 'llike_load_10' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln27_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 326 'bitconcatenate' 'zext_ln27_9_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i10 %zext_ln27_9_cast" [viterbi.c:27]   --->   Operation 327 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%transition_addr_10 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_9" [viterbi.c:27]   --->   Operation 328 'getelementptr' 'transition_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 329 [2/2] (1.64ns)   --->   "%transition_load_10 = load i12 %transition_addr_10" [viterbi.c:27]   --->   Operation 329 'load' 'transition_load_10' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 330 [1/2] (2.98ns)   --->   "%llike_load_11 = load i14 %llike_addr_12" [viterbi.c:26]   --->   Operation 330 'load' 'llike_load_11' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln27_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 331 'bitconcatenate' 'zext_ln27_10_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i10 %zext_ln27_10_cast" [viterbi.c:27]   --->   Operation 332 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%transition_addr_11 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_10" [viterbi.c:27]   --->   Operation 333 'getelementptr' 'transition_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 334 [2/2] (1.64ns)   --->   "%transition_load_11 = load i12 %transition_addr_11" [viterbi.c:27]   --->   Operation 334 'load' 'transition_load_11' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 335 [2/2] (2.98ns)   --->   "%llike_load_12 = load i14 %llike_addr_13" [viterbi.c:26]   --->   Operation 335 'load' 'llike_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 336 [2/2] (2.98ns)   --->   "%llike_load_13 = load i14 %llike_addr_14" [viterbi.c:26]   --->   Operation 336 'load' 'llike_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 337 [2/2] (2.98ns)   --->   "%llike_load_14 = load i14 %llike_addr_15" [viterbi.c:26]   --->   Operation 337 'load' 'llike_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln26_14 = or i14 %tmp_2, i14 15" [viterbi.c:26]   --->   Operation 338 'or' 'or_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i14 %or_ln26_14" [viterbi.c:26]   --->   Operation 339 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%llike_addr_16 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_14" [viterbi.c:26]   --->   Operation 340 'getelementptr' 'llike_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln26_15 = or i14 %tmp_2, i14 16" [viterbi.c:26]   --->   Operation 341 'or' 'or_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i14 %or_ln26_15" [viterbi.c:26]   --->   Operation 342 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%llike_addr_17 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_15" [viterbi.c:26]   --->   Operation 343 'getelementptr' 'llike_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln26_16 = or i14 %tmp_2, i14 17" [viterbi.c:26]   --->   Operation 344 'or' 'or_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i14 %or_ln26_16" [viterbi.c:26]   --->   Operation 345 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%llike_addr_18 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_16" [viterbi.c:26]   --->   Operation 346 'getelementptr' 'llike_addr_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 347 [2/5] (2.89ns)   --->   "%add = dadd i64 %llike_load, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 347 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [2/5] (2.89ns)   --->   "%add3 = dadd i64 %llike_load_1, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 348 'dadd' 'add3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [2/5] (2.89ns)   --->   "%add3_1 = dadd i64 %llike_load_2, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 349 'dadd' 'add3_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [3/5] (2.89ns)   --->   "%add3_2 = dadd i64 %llike_load_3, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 350 'dadd' 'add3_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [3/5] (2.89ns)   --->   "%add3_3 = dadd i64 %llike_load_4, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 351 'dadd' 'add3_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [3/5] (2.89ns)   --->   "%add3_4 = dadd i64 %llike_load_5, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 352 'dadd' 'add3_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [4/5] (2.89ns)   --->   "%add3_5 = dadd i64 %llike_load_6, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 353 'dadd' 'add3_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [4/5] (2.89ns)   --->   "%add3_6 = dadd i64 %llike_load_7, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 354 'dadd' 'add3_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i64 %transition_load_8" [viterbi.c:27]   --->   Operation 355 'bitcast' 'bitcast_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 356 [5/5] (2.89ns)   --->   "%add3_7 = dadd i64 %llike_load_8, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 356 'dadd' 'add3_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast i64 %transition_load_9" [viterbi.c:27]   --->   Operation 357 'bitcast' 'bitcast_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 358 [5/5] (2.89ns)   --->   "%add3_8 = dadd i64 %llike_load_9, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 358 'dadd' 'add3_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (1.64ns)   --->   "%transition_load_10 = load i12 %transition_addr_10" [viterbi.c:27]   --->   Operation 359 'load' 'transition_load_10' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 360 [1/2] (1.64ns)   --->   "%transition_load_11 = load i12 %transition_addr_11" [viterbi.c:27]   --->   Operation 360 'load' 'transition_load_11' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 361 [1/2] (2.98ns)   --->   "%llike_load_12 = load i14 %llike_addr_13" [viterbi.c:26]   --->   Operation 361 'load' 'llike_load_12' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 362 'sext' 'sext_ln27_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i10 %sext_ln27_3" [viterbi.c:27]   --->   Operation 363 'zext' 'zext_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%transition_addr_12 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_11" [viterbi.c:27]   --->   Operation 364 'getelementptr' 'transition_addr_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 365 [2/2] (1.64ns)   --->   "%transition_load_12 = load i12 %transition_addr_12" [viterbi.c:27]   --->   Operation 365 'load' 'transition_load_12' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 366 [1/2] (2.98ns)   --->   "%llike_load_13 = load i14 %llike_addr_14" [viterbi.c:26]   --->   Operation 366 'load' 'llike_load_13' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 367 'sext' 'sext_ln27_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i10 %sext_ln27_4" [viterbi.c:27]   --->   Operation 368 'zext' 'zext_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%transition_addr_13 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_12" [viterbi.c:27]   --->   Operation 369 'getelementptr' 'transition_addr_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 370 [2/2] (1.64ns)   --->   "%transition_load_13 = load i12 %transition_addr_13" [viterbi.c:27]   --->   Operation 370 'load' 'transition_load_13' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 371 [1/2] (2.98ns)   --->   "%llike_load_14 = load i14 %llike_addr_15" [viterbi.c:26]   --->   Operation 371 'load' 'llike_load_14' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 372 [2/2] (2.98ns)   --->   "%llike_load_15 = load i14 %llike_addr_16" [viterbi.c:26]   --->   Operation 372 'load' 'llike_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 373 [2/2] (2.98ns)   --->   "%llike_load_16 = load i14 %llike_addr_17" [viterbi.c:26]   --->   Operation 373 'load' 'llike_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 374 [2/2] (2.98ns)   --->   "%llike_load_17 = load i14 %llike_addr_18" [viterbi.c:26]   --->   Operation 374 'load' 'llike_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln26_17 = or i14 %tmp_2, i14 18" [viterbi.c:26]   --->   Operation 375 'or' 'or_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i14 %or_ln26_17" [viterbi.c:26]   --->   Operation 376 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%llike_addr_19 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_17" [viterbi.c:26]   --->   Operation 377 'getelementptr' 'llike_addr_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%or_ln26_18 = or i14 %tmp_2, i14 19" [viterbi.c:26]   --->   Operation 378 'or' 'or_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i14 %or_ln26_18" [viterbi.c:26]   --->   Operation 379 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%llike_addr_20 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_18" [viterbi.c:26]   --->   Operation 380 'getelementptr' 'llike_addr_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln26_19 = or i14 %tmp_2, i14 20" [viterbi.c:26]   --->   Operation 381 'or' 'or_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i14 %or_ln26_19" [viterbi.c:26]   --->   Operation 382 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%llike_addr_21 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_19" [viterbi.c:26]   --->   Operation 383 'getelementptr' 'llike_addr_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 384 [1/5] (2.89ns)   --->   "%add = dadd i64 %llike_load, i64 %bitcast_ln23" [viterbi.c:22]   --->   Operation 384 'dadd' 'add' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/5] (2.89ns)   --->   "%add3 = dadd i64 %llike_load_1, i64 %bitcast_ln27" [viterbi.c:26]   --->   Operation 385 'dadd' 'add3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/5] (2.89ns)   --->   "%add3_1 = dadd i64 %llike_load_2, i64 %bitcast_ln27_1" [viterbi.c:26]   --->   Operation 386 'dadd' 'add3_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [2/5] (2.89ns)   --->   "%add3_2 = dadd i64 %llike_load_3, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 387 'dadd' 'add3_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [2/5] (2.89ns)   --->   "%add3_3 = dadd i64 %llike_load_4, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 388 'dadd' 'add3_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [2/5] (2.89ns)   --->   "%add3_4 = dadd i64 %llike_load_5, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 389 'dadd' 'add3_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [3/5] (2.89ns)   --->   "%add3_5 = dadd i64 %llike_load_6, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 390 'dadd' 'add3_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [3/5] (2.89ns)   --->   "%add3_6 = dadd i64 %llike_load_7, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 391 'dadd' 'add3_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [4/5] (2.89ns)   --->   "%add3_7 = dadd i64 %llike_load_8, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 392 'dadd' 'add3_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [4/5] (2.89ns)   --->   "%add3_8 = dadd i64 %llike_load_9, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 393 'dadd' 'add3_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i64 %transition_load_10" [viterbi.c:27]   --->   Operation 394 'bitcast' 'bitcast_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 395 [5/5] (2.89ns)   --->   "%add3_9 = dadd i64 %llike_load_10, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 395 'dadd' 'add3_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast i64 %transition_load_11" [viterbi.c:27]   --->   Operation 396 'bitcast' 'bitcast_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 397 [5/5] (2.89ns)   --->   "%add3_s = dadd i64 %llike_load_11, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 397 'dadd' 'add3_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/2] (1.64ns)   --->   "%transition_load_12 = load i12 %transition_addr_12" [viterbi.c:27]   --->   Operation 398 'load' 'transition_load_12' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 399 [1/2] (1.64ns)   --->   "%transition_load_13 = load i12 %transition_addr_13" [viterbi.c:27]   --->   Operation 399 'load' 'transition_load_13' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 400 'sext' 'sext_ln27_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i10 %sext_ln27_5" [viterbi.c:27]   --->   Operation 401 'zext' 'zext_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%transition_addr_14 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_13" [viterbi.c:27]   --->   Operation 402 'getelementptr' 'transition_addr_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 403 [2/2] (1.64ns)   --->   "%transition_load_14 = load i12 %transition_addr_14" [viterbi.c:27]   --->   Operation 403 'load' 'transition_load_14' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 404 [1/2] (2.98ns)   --->   "%llike_load_15 = load i14 %llike_addr_16" [viterbi.c:26]   --->   Operation 404 'load' 'llike_load_15' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 405 'sext' 'sext_ln27_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i10 %sext_ln27_6" [viterbi.c:27]   --->   Operation 406 'zext' 'zext_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%transition_addr_15 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_14" [viterbi.c:27]   --->   Operation 407 'getelementptr' 'transition_addr_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 408 [2/2] (1.64ns)   --->   "%transition_load_15 = load i12 %transition_addr_15" [viterbi.c:27]   --->   Operation 408 'load' 'transition_load_15' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 409 [1/2] (2.98ns)   --->   "%llike_load_16 = load i14 %llike_addr_17" [viterbi.c:26]   --->   Operation 409 'load' 'llike_load_16' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 410 [1/2] (2.98ns)   --->   "%llike_load_17 = load i14 %llike_addr_18" [viterbi.c:26]   --->   Operation 410 'load' 'llike_load_17' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 411 [2/2] (2.98ns)   --->   "%llike_load_18 = load i14 %llike_addr_19" [viterbi.c:26]   --->   Operation 411 'load' 'llike_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 412 [2/2] (2.98ns)   --->   "%llike_load_19 = load i14 %llike_addr_20" [viterbi.c:26]   --->   Operation 412 'load' 'llike_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 413 [2/2] (2.98ns)   --->   "%llike_load_20 = load i14 %llike_addr_21" [viterbi.c:26]   --->   Operation 413 'load' 'llike_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln26_20 = or i14 %tmp_2, i14 21" [viterbi.c:26]   --->   Operation 414 'or' 'or_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i14 %or_ln26_20" [viterbi.c:26]   --->   Operation 415 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%llike_addr_22 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_20" [viterbi.c:26]   --->   Operation 416 'getelementptr' 'llike_addr_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln26_21 = or i14 %tmp_2, i14 22" [viterbi.c:26]   --->   Operation 417 'or' 'or_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i14 %or_ln26_21" [viterbi.c:26]   --->   Operation 418 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%llike_addr_23 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_21" [viterbi.c:26]   --->   Operation 419 'getelementptr' 'llike_addr_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln26_22 = or i14 %tmp_2, i14 23" [viterbi.c:26]   --->   Operation 420 'or' 'or_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i14 %or_ln26_22" [viterbi.c:26]   --->   Operation 421 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%llike_addr_24 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_22" [viterbi.c:26]   --->   Operation 422 'getelementptr' 'llike_addr_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %emission_load" [viterbi.c:24]   --->   Operation 423 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 424 [5/5] (2.89ns)   --->   "%min_p = dadd i64 %add, i64 %bitcast_ln24" [viterbi.c:23]   --->   Operation 424 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [5/5] (2.89ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 425 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [5/5] (2.89ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 426 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/5] (2.89ns)   --->   "%add3_2 = dadd i64 %llike_load_3, i64 %bitcast_ln27_2" [viterbi.c:26]   --->   Operation 427 'dadd' 'add3_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/5] (2.89ns)   --->   "%add3_3 = dadd i64 %llike_load_4, i64 %bitcast_ln27_3" [viterbi.c:26]   --->   Operation 428 'dadd' 'add3_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 429 [1/5] (2.89ns)   --->   "%add3_4 = dadd i64 %llike_load_5, i64 %bitcast_ln27_4" [viterbi.c:26]   --->   Operation 429 'dadd' 'add3_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [2/5] (2.89ns)   --->   "%add3_5 = dadd i64 %llike_load_6, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 430 'dadd' 'add3_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [2/5] (2.89ns)   --->   "%add3_6 = dadd i64 %llike_load_7, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 431 'dadd' 'add3_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [3/5] (2.89ns)   --->   "%add3_7 = dadd i64 %llike_load_8, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 432 'dadd' 'add3_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 433 [3/5] (2.89ns)   --->   "%add3_8 = dadd i64 %llike_load_9, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 433 'dadd' 'add3_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [4/5] (2.89ns)   --->   "%add3_9 = dadd i64 %llike_load_10, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 434 'dadd' 'add3_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [4/5] (2.89ns)   --->   "%add3_s = dadd i64 %llike_load_11, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 435 'dadd' 'add3_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i64 %transition_load_12" [viterbi.c:27]   --->   Operation 436 'bitcast' 'bitcast_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 437 [5/5] (2.89ns)   --->   "%add3_10 = dadd i64 %llike_load_12, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 437 'dadd' 'add3_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast i64 %transition_load_13" [viterbi.c:27]   --->   Operation 438 'bitcast' 'bitcast_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 439 [5/5] (2.89ns)   --->   "%add3_11 = dadd i64 %llike_load_13, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 439 'dadd' 'add3_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/2] (1.64ns)   --->   "%transition_load_14 = load i12 %transition_addr_14" [viterbi.c:27]   --->   Operation 440 'load' 'transition_load_14' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 441 [1/2] (1.64ns)   --->   "%transition_load_15 = load i12 %transition_addr_15" [viterbi.c:27]   --->   Operation 441 'load' 'transition_load_15' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln27_15_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 442 'bitconcatenate' 'zext_ln27_15_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i11 %zext_ln27_15_cast" [viterbi.c:27]   --->   Operation 443 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%transition_addr_16 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_15" [viterbi.c:27]   --->   Operation 444 'getelementptr' 'transition_addr_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 445 [2/2] (1.64ns)   --->   "%transition_load_16 = load i12 %transition_addr_16" [viterbi.c:27]   --->   Operation 445 'load' 'transition_load_16' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln27_16_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 446 'bitconcatenate' 'zext_ln27_16_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i11 %zext_ln27_16_cast" [viterbi.c:27]   --->   Operation 447 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%transition_addr_17 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_16" [viterbi.c:27]   --->   Operation 448 'getelementptr' 'transition_addr_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 449 [2/2] (1.64ns)   --->   "%transition_load_17 = load i12 %transition_addr_17" [viterbi.c:27]   --->   Operation 449 'load' 'transition_load_17' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 450 [1/2] (2.98ns)   --->   "%llike_load_18 = load i14 %llike_addr_19" [viterbi.c:26]   --->   Operation 450 'load' 'llike_load_18' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 451 [1/2] (2.98ns)   --->   "%llike_load_19 = load i14 %llike_addr_20" [viterbi.c:26]   --->   Operation 451 'load' 'llike_load_19' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 452 [1/2] (2.98ns)   --->   "%llike_load_20 = load i14 %llike_addr_21" [viterbi.c:26]   --->   Operation 452 'load' 'llike_load_20' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 453 [2/2] (2.98ns)   --->   "%llike_load_21 = load i14 %llike_addr_22" [viterbi.c:26]   --->   Operation 453 'load' 'llike_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 454 [2/2] (2.98ns)   --->   "%llike_load_22 = load i14 %llike_addr_23" [viterbi.c:26]   --->   Operation 454 'load' 'llike_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 455 [2/2] (2.98ns)   --->   "%llike_load_23 = load i14 %llike_addr_24" [viterbi.c:26]   --->   Operation 455 'load' 'llike_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln26_23 = or i14 %tmp_2, i14 24" [viterbi.c:26]   --->   Operation 456 'or' 'or_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i14 %or_ln26_23" [viterbi.c:26]   --->   Operation 457 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%llike_addr_25 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_23" [viterbi.c:26]   --->   Operation 458 'getelementptr' 'llike_addr_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln26_24 = or i14 %tmp_2, i14 25" [viterbi.c:26]   --->   Operation 459 'or' 'or_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i14 %or_ln26_24" [viterbi.c:26]   --->   Operation 460 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%llike_addr_26 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_24" [viterbi.c:26]   --->   Operation 461 'getelementptr' 'llike_addr_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln26_25 = or i14 %tmp_2, i14 26" [viterbi.c:26]   --->   Operation 462 'or' 'or_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i14 %or_ln26_25" [viterbi.c:26]   --->   Operation 463 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%llike_addr_27 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_25" [viterbi.c:26]   --->   Operation 464 'getelementptr' 'llike_addr_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 465 [4/5] (2.89ns)   --->   "%min_p = dadd i64 %add, i64 %bitcast_ln24" [viterbi.c:23]   --->   Operation 465 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 466 [4/5] (2.89ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 466 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 467 [4/5] (2.89ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 467 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 468 [5/5] (2.89ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 468 'dadd' 'p_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 469 [5/5] (2.89ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 469 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 470 [5/5] (2.89ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 470 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/5] (2.89ns)   --->   "%add3_5 = dadd i64 %llike_load_6, i64 %bitcast_ln27_5" [viterbi.c:26]   --->   Operation 471 'dadd' 'add3_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [1/5] (2.89ns)   --->   "%add3_6 = dadd i64 %llike_load_7, i64 %bitcast_ln27_6" [viterbi.c:26]   --->   Operation 472 'dadd' 'add3_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [2/5] (2.89ns)   --->   "%add3_7 = dadd i64 %llike_load_8, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 473 'dadd' 'add3_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 474 [2/5] (2.89ns)   --->   "%add3_8 = dadd i64 %llike_load_9, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 474 'dadd' 'add3_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [3/5] (2.89ns)   --->   "%add3_9 = dadd i64 %llike_load_10, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 475 'dadd' 'add3_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [3/5] (2.89ns)   --->   "%add3_s = dadd i64 %llike_load_11, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 476 'dadd' 'add3_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [4/5] (2.89ns)   --->   "%add3_10 = dadd i64 %llike_load_12, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 477 'dadd' 'add3_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [4/5] (2.89ns)   --->   "%add3_11 = dadd i64 %llike_load_13, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 478 'dadd' 'add3_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i64 %transition_load_14" [viterbi.c:27]   --->   Operation 479 'bitcast' 'bitcast_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 480 [5/5] (2.89ns)   --->   "%add3_12 = dadd i64 %llike_load_14, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 480 'dadd' 'add3_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast i64 %transition_load_15" [viterbi.c:27]   --->   Operation 481 'bitcast' 'bitcast_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 482 [5/5] (2.89ns)   --->   "%add3_13 = dadd i64 %llike_load_15, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 482 'dadd' 'add3_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/2] (1.64ns)   --->   "%transition_load_16 = load i12 %transition_addr_16" [viterbi.c:27]   --->   Operation 483 'load' 'transition_load_16' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 484 [1/2] (1.64ns)   --->   "%transition_load_17 = load i12 %transition_addr_17" [viterbi.c:27]   --->   Operation 484 'load' 'transition_load_17' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln27_17_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 485 'bitconcatenate' 'zext_ln27_17_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i11 %zext_ln27_17_cast" [viterbi.c:27]   --->   Operation 486 'zext' 'zext_ln27_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%transition_addr_18 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_17" [viterbi.c:27]   --->   Operation 487 'getelementptr' 'transition_addr_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 488 [2/2] (1.64ns)   --->   "%transition_load_18 = load i12 %transition_addr_18" [viterbi.c:27]   --->   Operation 488 'load' 'transition_load_18' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln27_18_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 489 'bitconcatenate' 'zext_ln27_18_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i11 %zext_ln27_18_cast" [viterbi.c:27]   --->   Operation 490 'zext' 'zext_ln27_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%transition_addr_19 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_18" [viterbi.c:27]   --->   Operation 491 'getelementptr' 'transition_addr_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 492 [2/2] (1.64ns)   --->   "%transition_load_19 = load i12 %transition_addr_19" [viterbi.c:27]   --->   Operation 492 'load' 'transition_load_19' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 493 [1/2] (2.98ns)   --->   "%llike_load_21 = load i14 %llike_addr_22" [viterbi.c:26]   --->   Operation 493 'load' 'llike_load_21' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 494 [1/2] (2.98ns)   --->   "%llike_load_22 = load i14 %llike_addr_23" [viterbi.c:26]   --->   Operation 494 'load' 'llike_load_22' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 495 [1/2] (2.98ns)   --->   "%llike_load_23 = load i14 %llike_addr_24" [viterbi.c:26]   --->   Operation 495 'load' 'llike_load_23' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 496 [2/2] (2.98ns)   --->   "%llike_load_24 = load i14 %llike_addr_25" [viterbi.c:26]   --->   Operation 496 'load' 'llike_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 497 [2/2] (2.98ns)   --->   "%llike_load_25 = load i14 %llike_addr_26" [viterbi.c:26]   --->   Operation 497 'load' 'llike_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 498 [2/2] (2.98ns)   --->   "%llike_load_26 = load i14 %llike_addr_27" [viterbi.c:26]   --->   Operation 498 'load' 'llike_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln26_26 = or i14 %tmp_2, i14 27" [viterbi.c:26]   --->   Operation 499 'or' 'or_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i14 %or_ln26_26" [viterbi.c:26]   --->   Operation 500 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (0.00ns)   --->   "%llike_addr_28 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_26" [viterbi.c:26]   --->   Operation 501 'getelementptr' 'llike_addr_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln26_27 = or i14 %tmp_2, i14 28" [viterbi.c:26]   --->   Operation 502 'or' 'or_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i14 %or_ln26_27" [viterbi.c:26]   --->   Operation 503 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%llike_addr_29 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_27" [viterbi.c:26]   --->   Operation 504 'getelementptr' 'llike_addr_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln26_28 = or i14 %tmp_2, i14 29" [viterbi.c:26]   --->   Operation 505 'or' 'or_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i14 %or_ln26_28" [viterbi.c:26]   --->   Operation 506 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%llike_addr_30 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_28" [viterbi.c:26]   --->   Operation 507 'getelementptr' 'llike_addr_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 508 [3/5] (2.89ns)   --->   "%min_p = dadd i64 %add, i64 %bitcast_ln24" [viterbi.c:23]   --->   Operation 508 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [3/5] (2.89ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 509 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 510 [3/5] (2.89ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 510 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 511 [4/5] (2.89ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 511 'dadd' 'p_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 512 [4/5] (2.89ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 512 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 513 [4/5] (2.89ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 513 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 514 [5/5] (2.89ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 514 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 515 [5/5] (2.89ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 515 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 516 [1/5] (2.89ns)   --->   "%add3_7 = dadd i64 %llike_load_8, i64 %bitcast_ln27_7" [viterbi.c:26]   --->   Operation 516 'dadd' 'add3_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [1/5] (2.89ns)   --->   "%add3_8 = dadd i64 %llike_load_9, i64 %bitcast_ln27_8" [viterbi.c:26]   --->   Operation 517 'dadd' 'add3_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 518 [2/5] (2.89ns)   --->   "%add3_9 = dadd i64 %llike_load_10, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 518 'dadd' 'add3_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 519 [2/5] (2.89ns)   --->   "%add3_s = dadd i64 %llike_load_11, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 519 'dadd' 'add3_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 520 [3/5] (2.89ns)   --->   "%add3_10 = dadd i64 %llike_load_12, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 520 'dadd' 'add3_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [3/5] (2.89ns)   --->   "%add3_11 = dadd i64 %llike_load_13, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 521 'dadd' 'add3_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [4/5] (2.89ns)   --->   "%add3_12 = dadd i64 %llike_load_14, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 522 'dadd' 'add3_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [4/5] (2.89ns)   --->   "%add3_13 = dadd i64 %llike_load_15, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 523 'dadd' 'add3_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i64 %transition_load_16" [viterbi.c:27]   --->   Operation 524 'bitcast' 'bitcast_ln27_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 525 [5/5] (2.89ns)   --->   "%add3_14 = dadd i64 %llike_load_16, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 525 'dadd' 'add3_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln27_16 = bitcast i64 %transition_load_17" [viterbi.c:27]   --->   Operation 526 'bitcast' 'bitcast_ln27_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 527 [5/5] (2.89ns)   --->   "%add3_15 = dadd i64 %llike_load_17, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 527 'dadd' 'add3_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [1/2] (1.64ns)   --->   "%transition_load_18 = load i12 %transition_addr_18" [viterbi.c:27]   --->   Operation 528 'load' 'transition_load_18' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 529 [1/2] (1.64ns)   --->   "%transition_load_19 = load i12 %transition_addr_19" [viterbi.c:27]   --->   Operation 529 'load' 'transition_load_19' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln27_19_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 20, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 530 'bitconcatenate' 'zext_ln27_19_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i11 %zext_ln27_19_cast" [viterbi.c:27]   --->   Operation 531 'zext' 'zext_ln27_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%transition_addr_20 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_19" [viterbi.c:27]   --->   Operation 532 'getelementptr' 'transition_addr_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 533 [2/2] (1.64ns)   --->   "%transition_load_20 = load i12 %transition_addr_20" [viterbi.c:27]   --->   Operation 533 'load' 'transition_load_20' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln27_20_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 534 'bitconcatenate' 'zext_ln27_20_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln27_20 = zext i11 %zext_ln27_20_cast" [viterbi.c:27]   --->   Operation 535 'zext' 'zext_ln27_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%transition_addr_21 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_20" [viterbi.c:27]   --->   Operation 536 'getelementptr' 'transition_addr_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 537 [2/2] (1.64ns)   --->   "%transition_load_21 = load i12 %transition_addr_21" [viterbi.c:27]   --->   Operation 537 'load' 'transition_load_21' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 538 [1/2] (2.98ns)   --->   "%llike_load_24 = load i14 %llike_addr_25" [viterbi.c:26]   --->   Operation 538 'load' 'llike_load_24' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 539 [1/2] (2.98ns)   --->   "%llike_load_25 = load i14 %llike_addr_26" [viterbi.c:26]   --->   Operation 539 'load' 'llike_load_25' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 540 [1/2] (2.98ns)   --->   "%llike_load_26 = load i14 %llike_addr_27" [viterbi.c:26]   --->   Operation 540 'load' 'llike_load_26' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 541 [2/2] (2.98ns)   --->   "%llike_load_27 = load i14 %llike_addr_28" [viterbi.c:26]   --->   Operation 541 'load' 'llike_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 542 [2/2] (2.98ns)   --->   "%llike_load_28 = load i14 %llike_addr_29" [viterbi.c:26]   --->   Operation 542 'load' 'llike_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 543 [2/2] (2.98ns)   --->   "%llike_load_29 = load i14 %llike_addr_30" [viterbi.c:26]   --->   Operation 543 'load' 'llike_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln26_29 = or i14 %tmp_2, i14 30" [viterbi.c:26]   --->   Operation 544 'or' 'or_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i14 %or_ln26_29" [viterbi.c:26]   --->   Operation 545 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%llike_addr_31 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_29" [viterbi.c:26]   --->   Operation 546 'getelementptr' 'llike_addr_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln26_30 = or i14 %tmp_2, i14 31" [viterbi.c:26]   --->   Operation 547 'or' 'or_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i14 %or_ln26_30" [viterbi.c:26]   --->   Operation 548 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%llike_addr_32 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_30" [viterbi.c:26]   --->   Operation 549 'getelementptr' 'llike_addr_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 550 [2/5] (2.89ns)   --->   "%min_p = dadd i64 %add, i64 %bitcast_ln24" [viterbi.c:23]   --->   Operation 550 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [2/5] (2.89ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 551 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 552 [2/5] (2.89ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 552 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 553 [3/5] (2.89ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 553 'dadd' 'p_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 554 [3/5] (2.89ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 554 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 555 [3/5] (2.89ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 555 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 556 [4/5] (2.89ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 556 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 557 [4/5] (2.89ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 557 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 558 [5/5] (2.89ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 558 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 559 [5/5] (2.89ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 559 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 560 [1/5] (2.89ns)   --->   "%add3_9 = dadd i64 %llike_load_10, i64 %bitcast_ln27_9" [viterbi.c:26]   --->   Operation 560 'dadd' 'add3_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 561 [1/5] (2.89ns)   --->   "%add3_s = dadd i64 %llike_load_11, i64 %bitcast_ln27_10" [viterbi.c:26]   --->   Operation 561 'dadd' 'add3_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 562 [2/5] (2.89ns)   --->   "%add3_10 = dadd i64 %llike_load_12, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 562 'dadd' 'add3_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 563 [2/5] (2.89ns)   --->   "%add3_11 = dadd i64 %llike_load_13, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 563 'dadd' 'add3_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 564 [3/5] (2.89ns)   --->   "%add3_12 = dadd i64 %llike_load_14, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 564 'dadd' 'add3_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 565 [3/5] (2.89ns)   --->   "%add3_13 = dadd i64 %llike_load_15, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 565 'dadd' 'add3_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 566 [4/5] (2.89ns)   --->   "%add3_14 = dadd i64 %llike_load_16, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 566 'dadd' 'add3_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 567 [4/5] (2.89ns)   --->   "%add3_15 = dadd i64 %llike_load_17, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 567 'dadd' 'add3_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln27_17 = bitcast i64 %transition_load_18" [viterbi.c:27]   --->   Operation 568 'bitcast' 'bitcast_ln27_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 569 [5/5] (2.89ns)   --->   "%add3_16 = dadd i64 %llike_load_18, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 569 'dadd' 'add3_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast i64 %transition_load_19" [viterbi.c:27]   --->   Operation 570 'bitcast' 'bitcast_ln27_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 571 [5/5] (2.89ns)   --->   "%add3_17 = dadd i64 %llike_load_19, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 571 'dadd' 'add3_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 572 [1/2] (1.64ns)   --->   "%transition_load_20 = load i12 %transition_addr_20" [viterbi.c:27]   --->   Operation 572 'load' 'transition_load_20' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 573 [1/2] (1.64ns)   --->   "%transition_load_21 = load i12 %transition_addr_21" [viterbi.c:27]   --->   Operation 573 'load' 'transition_load_21' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln27_21_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 22, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 574 'bitconcatenate' 'zext_ln27_21_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln27_21 = zext i11 %zext_ln27_21_cast" [viterbi.c:27]   --->   Operation 575 'zext' 'zext_ln27_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%transition_addr_22 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_21" [viterbi.c:27]   --->   Operation 576 'getelementptr' 'transition_addr_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 577 [2/2] (1.64ns)   --->   "%transition_load_22 = load i12 %transition_addr_22" [viterbi.c:27]   --->   Operation 577 'load' 'transition_load_22' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln27_22_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 578 'bitconcatenate' 'zext_ln27_22_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln27_22 = zext i11 %zext_ln27_22_cast" [viterbi.c:27]   --->   Operation 579 'zext' 'zext_ln27_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%transition_addr_23 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_22" [viterbi.c:27]   --->   Operation 580 'getelementptr' 'transition_addr_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 581 [2/2] (1.64ns)   --->   "%transition_load_23 = load i12 %transition_addr_23" [viterbi.c:27]   --->   Operation 581 'load' 'transition_load_23' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 582 [1/2] (2.98ns)   --->   "%llike_load_27 = load i14 %llike_addr_28" [viterbi.c:26]   --->   Operation 582 'load' 'llike_load_27' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 583 [1/2] (2.98ns)   --->   "%llike_load_28 = load i14 %llike_addr_29" [viterbi.c:26]   --->   Operation 583 'load' 'llike_load_28' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 584 [1/2] (2.98ns)   --->   "%llike_load_29 = load i14 %llike_addr_30" [viterbi.c:26]   --->   Operation 584 'load' 'llike_load_29' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 585 [2/2] (2.98ns)   --->   "%llike_load_30 = load i14 %llike_addr_31" [viterbi.c:26]   --->   Operation 585 'load' 'llike_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 586 [2/2] (2.98ns)   --->   "%llike_load_31 = load i14 %llike_addr_32" [viterbi.c:26]   --->   Operation 586 'load' 'llike_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln26_31 = or i14 %tmp_2, i14 32" [viterbi.c:26]   --->   Operation 587 'or' 'or_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i14 %or_ln26_31" [viterbi.c:26]   --->   Operation 588 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%llike_addr_33 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_31" [viterbi.c:26]   --->   Operation 589 'getelementptr' 'llike_addr_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%or_ln26_32 = or i14 %tmp_2, i14 33" [viterbi.c:26]   --->   Operation 590 'or' 'or_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i14 %or_ln26_32" [viterbi.c:26]   --->   Operation 591 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%llike_addr_34 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_32" [viterbi.c:26]   --->   Operation 592 'getelementptr' 'llike_addr_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%or_ln26_33 = or i14 %tmp_2, i14 34" [viterbi.c:26]   --->   Operation 593 'or' 'or_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i14 %or_ln26_33" [viterbi.c:26]   --->   Operation 594 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%llike_addr_35 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_33" [viterbi.c:26]   --->   Operation 595 'getelementptr' 'llike_addr_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 596 [1/5] (2.89ns)   --->   "%min_p = dadd i64 %add, i64 %bitcast_ln24" [viterbi.c:23]   --->   Operation 596 'dadd' 'min_p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 597 [1/5] (2.89ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 597 'dadd' 'p' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [1/5] (2.89ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 598 'dadd' 'p_1' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 599 [2/5] (2.89ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 599 'dadd' 'p_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [2/5] (2.89ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 600 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 601 [2/5] (2.89ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 601 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [3/5] (2.89ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 602 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 603 [3/5] (2.89ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 603 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 604 [4/5] (2.89ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 604 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 605 [4/5] (2.89ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 605 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 606 [5/5] (2.89ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 606 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 607 [5/5] (2.89ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 607 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 608 [1/5] (2.89ns)   --->   "%add3_10 = dadd i64 %llike_load_12, i64 %bitcast_ln27_11" [viterbi.c:26]   --->   Operation 608 'dadd' 'add3_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/5] (2.89ns)   --->   "%add3_11 = dadd i64 %llike_load_13, i64 %bitcast_ln27_12" [viterbi.c:26]   --->   Operation 609 'dadd' 'add3_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [2/5] (2.89ns)   --->   "%add3_12 = dadd i64 %llike_load_14, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 610 'dadd' 'add3_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 611 [2/5] (2.89ns)   --->   "%add3_13 = dadd i64 %llike_load_15, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 611 'dadd' 'add3_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 612 [3/5] (2.89ns)   --->   "%add3_14 = dadd i64 %llike_load_16, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 612 'dadd' 'add3_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 613 [3/5] (2.89ns)   --->   "%add3_15 = dadd i64 %llike_load_17, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 613 'dadd' 'add3_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 614 [4/5] (2.89ns)   --->   "%add3_16 = dadd i64 %llike_load_18, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 614 'dadd' 'add3_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 615 [4/5] (2.89ns)   --->   "%add3_17 = dadd i64 %llike_load_19, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 615 'dadd' 'add3_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i64 %transition_load_20" [viterbi.c:27]   --->   Operation 616 'bitcast' 'bitcast_ln27_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 617 [5/5] (2.89ns)   --->   "%add3_18 = dadd i64 %llike_load_20, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 617 'dadd' 'add3_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 618 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast i64 %transition_load_21" [viterbi.c:27]   --->   Operation 618 'bitcast' 'bitcast_ln27_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 619 [5/5] (2.89ns)   --->   "%add3_19 = dadd i64 %llike_load_21, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 619 'dadd' 'add3_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 620 [1/2] (1.64ns)   --->   "%transition_load_22 = load i12 %transition_addr_22" [viterbi.c:27]   --->   Operation 620 'load' 'transition_load_22' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 621 [1/2] (1.64ns)   --->   "%transition_load_23 = load i12 %transition_addr_23" [viterbi.c:27]   --->   Operation 621 'load' 'transition_load_23' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i10 %zext_ln27_7_cast" [viterbi.c:27]   --->   Operation 622 'sext' 'sext_ln27_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln27_23 = zext i11 %sext_ln27_7" [viterbi.c:27]   --->   Operation 623 'zext' 'zext_ln27_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 624 [1/1] (0.00ns)   --->   "%transition_addr_24 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_23" [viterbi.c:27]   --->   Operation 624 'getelementptr' 'transition_addr_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 625 [2/2] (1.64ns)   --->   "%transition_load_24 = load i12 %transition_addr_24" [viterbi.c:27]   --->   Operation 625 'load' 'transition_load_24' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i10 %zext_ln27_8_cast" [viterbi.c:27]   --->   Operation 626 'sext' 'sext_ln27_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln27_24 = zext i11 %sext_ln27_8" [viterbi.c:27]   --->   Operation 627 'zext' 'zext_ln27_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 628 [1/1] (0.00ns)   --->   "%transition_addr_25 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_24" [viterbi.c:27]   --->   Operation 628 'getelementptr' 'transition_addr_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 629 [2/2] (1.64ns)   --->   "%transition_load_25 = load i12 %transition_addr_25" [viterbi.c:27]   --->   Operation 629 'load' 'transition_load_25' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 630 [1/2] (2.98ns)   --->   "%llike_load_30 = load i14 %llike_addr_31" [viterbi.c:26]   --->   Operation 630 'load' 'llike_load_30' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 631 [1/2] (2.98ns)   --->   "%llike_load_31 = load i14 %llike_addr_32" [viterbi.c:26]   --->   Operation 631 'load' 'llike_load_31' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 632 [2/2] (2.98ns)   --->   "%llike_load_32 = load i14 %llike_addr_33" [viterbi.c:26]   --->   Operation 632 'load' 'llike_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 633 [2/2] (2.98ns)   --->   "%llike_load_33 = load i14 %llike_addr_34" [viterbi.c:26]   --->   Operation 633 'load' 'llike_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 634 [2/2] (2.98ns)   --->   "%llike_load_34 = load i14 %llike_addr_35" [viterbi.c:26]   --->   Operation 634 'load' 'llike_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 635 [1/1] (0.00ns)   --->   "%or_ln26_34 = or i14 %tmp_2, i14 35" [viterbi.c:26]   --->   Operation 635 'or' 'or_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i14 %or_ln26_34" [viterbi.c:26]   --->   Operation 636 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 637 [1/1] (0.00ns)   --->   "%llike_addr_36 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_34" [viterbi.c:26]   --->   Operation 637 'getelementptr' 'llike_addr_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln26_35 = or i14 %tmp_2, i14 36" [viterbi.c:26]   --->   Operation 638 'or' 'or_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i14 %or_ln26_35" [viterbi.c:26]   --->   Operation 639 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 640 [1/1] (0.00ns)   --->   "%llike_addr_37 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_35" [viterbi.c:26]   --->   Operation 640 'getelementptr' 'llike_addr_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln26_36 = or i14 %tmp_2, i14 37" [viterbi.c:26]   --->   Operation 641 'or' 'or_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i14 %or_ln26_36" [viterbi.c:26]   --->   Operation 642 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 643 [1/1] (0.00ns)   --->   "%llike_addr_38 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_36" [viterbi.c:26]   --->   Operation 643 'getelementptr' 'llike_addr_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 644 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp_olt  i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 644 'dcmp' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 645 [1/5] (2.89ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 645 'dadd' 'p_s' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 646 [1/5] (2.89ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 646 'dadd' 'p_2' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 647 [1/5] (2.89ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 647 'dadd' 'p_4' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 648 [2/5] (2.89ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 648 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 649 [2/5] (2.89ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 649 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 650 [3/5] (2.89ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 650 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 651 [3/5] (2.89ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 651 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 652 [4/5] (2.89ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 652 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 653 [4/5] (2.89ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 653 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 654 [5/5] (2.89ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 654 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 655 [5/5] (2.89ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 655 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 656 [1/5] (2.89ns)   --->   "%add3_12 = dadd i64 %llike_load_14, i64 %bitcast_ln27_13" [viterbi.c:26]   --->   Operation 656 'dadd' 'add3_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [1/5] (2.89ns)   --->   "%add3_13 = dadd i64 %llike_load_15, i64 %bitcast_ln27_14" [viterbi.c:26]   --->   Operation 657 'dadd' 'add3_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 658 [2/5] (2.89ns)   --->   "%add3_14 = dadd i64 %llike_load_16, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 658 'dadd' 'add3_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 659 [2/5] (2.89ns)   --->   "%add3_15 = dadd i64 %llike_load_17, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 659 'dadd' 'add3_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 660 [3/5] (2.89ns)   --->   "%add3_16 = dadd i64 %llike_load_18, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 660 'dadd' 'add3_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 661 [3/5] (2.89ns)   --->   "%add3_17 = dadd i64 %llike_load_19, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 661 'dadd' 'add3_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 662 [4/5] (2.89ns)   --->   "%add3_18 = dadd i64 %llike_load_20, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 662 'dadd' 'add3_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 663 [4/5] (2.89ns)   --->   "%add3_19 = dadd i64 %llike_load_21, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 663 'dadd' 'add3_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i64 %transition_load_22" [viterbi.c:27]   --->   Operation 664 'bitcast' 'bitcast_ln27_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 665 [5/5] (2.89ns)   --->   "%add3_20 = dadd i64 %llike_load_22, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 665 'dadd' 'add3_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast i64 %transition_load_23" [viterbi.c:27]   --->   Operation 666 'bitcast' 'bitcast_ln27_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 667 [5/5] (2.89ns)   --->   "%add3_21 = dadd i64 %llike_load_23, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 667 'dadd' 'add3_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 668 [1/2] (1.64ns)   --->   "%transition_load_24 = load i12 %transition_addr_24" [viterbi.c:27]   --->   Operation 668 'load' 'transition_load_24' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 669 [1/2] (1.64ns)   --->   "%transition_load_25 = load i12 %transition_addr_25" [viterbi.c:27]   --->   Operation 669 'load' 'transition_load_25' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i10 %zext_ln27_9_cast" [viterbi.c:27]   --->   Operation 670 'sext' 'sext_ln27_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln27_25 = zext i11 %sext_ln27_9" [viterbi.c:27]   --->   Operation 671 'zext' 'zext_ln27_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 672 [1/1] (0.00ns)   --->   "%transition_addr_26 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_25" [viterbi.c:27]   --->   Operation 672 'getelementptr' 'transition_addr_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 673 [2/2] (1.64ns)   --->   "%transition_load_26 = load i12 %transition_addr_26" [viterbi.c:27]   --->   Operation 673 'load' 'transition_load_26' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i10 %zext_ln27_10_cast" [viterbi.c:27]   --->   Operation 674 'sext' 'sext_ln27_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln27_26 = zext i11 %sext_ln27_10" [viterbi.c:27]   --->   Operation 675 'zext' 'zext_ln27_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 676 [1/1] (0.00ns)   --->   "%transition_addr_27 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_26" [viterbi.c:27]   --->   Operation 676 'getelementptr' 'transition_addr_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 677 [2/2] (1.64ns)   --->   "%transition_load_27 = load i12 %transition_addr_27" [viterbi.c:27]   --->   Operation 677 'load' 'transition_load_27' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 678 [1/2] (2.98ns)   --->   "%llike_load_32 = load i14 %llike_addr_33" [viterbi.c:26]   --->   Operation 678 'load' 'llike_load_32' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 679 [1/2] (2.98ns)   --->   "%llike_load_33 = load i14 %llike_addr_34" [viterbi.c:26]   --->   Operation 679 'load' 'llike_load_33' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 680 [1/2] (2.98ns)   --->   "%llike_load_34 = load i14 %llike_addr_35" [viterbi.c:26]   --->   Operation 680 'load' 'llike_load_34' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 681 [2/2] (2.98ns)   --->   "%llike_load_35 = load i14 %llike_addr_36" [viterbi.c:26]   --->   Operation 681 'load' 'llike_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 682 [2/2] (2.98ns)   --->   "%llike_load_36 = load i14 %llike_addr_37" [viterbi.c:26]   --->   Operation 682 'load' 'llike_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 683 [2/2] (2.98ns)   --->   "%llike_load_37 = load i14 %llike_addr_38" [viterbi.c:26]   --->   Operation 683 'load' 'llike_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln26_37 = or i14 %tmp_2, i14 38" [viterbi.c:26]   --->   Operation 684 'or' 'or_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i14 %or_ln26_37" [viterbi.c:26]   --->   Operation 685 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%llike_addr_39 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_37" [viterbi.c:26]   --->   Operation 686 'getelementptr' 'llike_addr_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%or_ln26_38 = or i14 %tmp_2, i14 39" [viterbi.c:26]   --->   Operation 687 'or' 'or_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i14 %or_ln26_38" [viterbi.c:26]   --->   Operation 688 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 689 [1/1] (0.00ns)   --->   "%llike_addr_40 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_38" [viterbi.c:26]   --->   Operation 689 'getelementptr' 'llike_addr_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln26_39 = or i14 %tmp_2, i14 40" [viterbi.c:26]   --->   Operation 690 'or' 'or_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i14 %or_ln26_39" [viterbi.c:26]   --->   Operation 691 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%llike_addr_41 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_39" [viterbi.c:26]   --->   Operation 692 'getelementptr' 'llike_addr_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %p" [viterbi.c:29]   --->   Operation 693 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62" [viterbi.c:29]   --->   Operation 694 'partselect' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %bitcast_ln29" [viterbi.c:29]   --->   Operation 695 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %min_p" [viterbi.c:29]   --->   Operation 696 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_1, i32 52, i32 62" [viterbi.c:29]   --->   Operation 697 'partselect' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %bitcast_ln29_1" [viterbi.c:29]   --->   Operation 698 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 699 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_ne  i11 %tmp_3, i11 2047" [viterbi.c:29]   --->   Operation 699 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 700 [1/1] (0.98ns)   --->   "%icmp_ln29_1 = icmp_eq  i52 %trunc_ln29, i52 0" [viterbi.c:29]   --->   Operation 700 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29" [viterbi.c:29]   --->   Operation 701 'or' 'or_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 702 [1/1] (0.61ns)   --->   "%icmp_ln29_2 = icmp_ne  i11 %tmp_4, i11 2047" [viterbi.c:29]   --->   Operation 702 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 703 [1/1] (0.98ns)   --->   "%icmp_ln29_3 = icmp_eq  i52 %trunc_ln29_1, i52 0" [viterbi.c:29]   --->   Operation 703 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2" [viterbi.c:29]   --->   Operation 704 'or' 'or_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, i1 %or_ln29_1" [viterbi.c:29]   --->   Operation 705 'and' 'and_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 706 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp_olt  i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 706 'dcmp' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 707 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %tmp_5" [viterbi.c:29]   --->   Operation 707 'and' 'and_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 708 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, i64 %p, i64 %min_p" [viterbi.c:29]   --->   Operation 708 'select' 'select_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 709 [1/5] (2.89ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 709 'dadd' 'p_5' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 710 [1/5] (2.89ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 710 'dadd' 'p_6' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 711 [2/5] (2.89ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 711 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 712 [2/5] (2.89ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 712 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 713 [3/5] (2.89ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 713 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 714 [3/5] (2.89ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 714 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 715 [4/5] (2.89ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 715 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 716 [4/5] (2.89ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 716 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 717 [5/5] (2.89ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 717 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 718 [5/5] (2.89ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 718 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 719 [1/5] (2.89ns)   --->   "%add3_14 = dadd i64 %llike_load_16, i64 %bitcast_ln27_15" [viterbi.c:26]   --->   Operation 719 'dadd' 'add3_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 720 [1/5] (2.89ns)   --->   "%add3_15 = dadd i64 %llike_load_17, i64 %bitcast_ln27_16" [viterbi.c:26]   --->   Operation 720 'dadd' 'add3_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 721 [2/5] (2.89ns)   --->   "%add3_16 = dadd i64 %llike_load_18, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 721 'dadd' 'add3_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 722 [2/5] (2.89ns)   --->   "%add3_17 = dadd i64 %llike_load_19, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 722 'dadd' 'add3_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 723 [3/5] (2.89ns)   --->   "%add3_18 = dadd i64 %llike_load_20, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 723 'dadd' 'add3_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 724 [3/5] (2.89ns)   --->   "%add3_19 = dadd i64 %llike_load_21, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 724 'dadd' 'add3_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 725 [4/5] (2.89ns)   --->   "%add3_20 = dadd i64 %llike_load_22, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 725 'dadd' 'add3_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 726 [4/5] (2.89ns)   --->   "%add3_21 = dadd i64 %llike_load_23, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 726 'dadd' 'add3_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln27_23 = bitcast i64 %transition_load_24" [viterbi.c:27]   --->   Operation 727 'bitcast' 'bitcast_ln27_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 728 [5/5] (2.89ns)   --->   "%add3_22 = dadd i64 %llike_load_24, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 728 'dadd' 'add3_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln27_24 = bitcast i64 %transition_load_25" [viterbi.c:27]   --->   Operation 729 'bitcast' 'bitcast_ln27_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 730 [5/5] (2.89ns)   --->   "%add3_23 = dadd i64 %llike_load_25, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 730 'dadd' 'add3_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 731 [1/2] (1.64ns)   --->   "%transition_load_26 = load i12 %transition_addr_26" [viterbi.c:27]   --->   Operation 731 'load' 'transition_load_26' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 732 [1/2] (1.64ns)   --->   "%transition_load_27 = load i12 %transition_addr_27" [viterbi.c:27]   --->   Operation 732 'load' 'transition_load_27' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 733 'sext' 'sext_ln27_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln27_27 = zext i11 %sext_ln27_11" [viterbi.c:27]   --->   Operation 734 'zext' 'zext_ln27_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 735 [1/1] (0.00ns)   --->   "%transition_addr_28 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_27" [viterbi.c:27]   --->   Operation 735 'getelementptr' 'transition_addr_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 736 [2/2] (1.64ns)   --->   "%transition_load_28 = load i12 %transition_addr_28" [viterbi.c:27]   --->   Operation 736 'load' 'transition_load_28' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 737 'sext' 'sext_ln27_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln27_28 = zext i11 %sext_ln27_12" [viterbi.c:27]   --->   Operation 738 'zext' 'zext_ln27_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns)   --->   "%transition_addr_29 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_28" [viterbi.c:27]   --->   Operation 739 'getelementptr' 'transition_addr_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 740 [2/2] (1.64ns)   --->   "%transition_load_29 = load i12 %transition_addr_29" [viterbi.c:27]   --->   Operation 740 'load' 'transition_load_29' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 741 [1/2] (2.98ns)   --->   "%llike_load_35 = load i14 %llike_addr_36" [viterbi.c:26]   --->   Operation 741 'load' 'llike_load_35' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 742 [1/2] (2.98ns)   --->   "%llike_load_36 = load i14 %llike_addr_37" [viterbi.c:26]   --->   Operation 742 'load' 'llike_load_36' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 743 [1/2] (2.98ns)   --->   "%llike_load_37 = load i14 %llike_addr_38" [viterbi.c:26]   --->   Operation 743 'load' 'llike_load_37' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 744 [2/2] (2.98ns)   --->   "%llike_load_38 = load i14 %llike_addr_39" [viterbi.c:26]   --->   Operation 744 'load' 'llike_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 745 [2/2] (2.98ns)   --->   "%llike_load_39 = load i14 %llike_addr_40" [viterbi.c:26]   --->   Operation 745 'load' 'llike_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 746 [2/2] (2.98ns)   --->   "%llike_load_40 = load i14 %llike_addr_41" [viterbi.c:26]   --->   Operation 746 'load' 'llike_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%or_ln26_40 = or i14 %tmp_2, i14 41" [viterbi.c:26]   --->   Operation 747 'or' 'or_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i14 %or_ln26_40" [viterbi.c:26]   --->   Operation 748 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 749 [1/1] (0.00ns)   --->   "%llike_addr_42 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_40" [viterbi.c:26]   --->   Operation 749 'getelementptr' 'llike_addr_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln26_41 = or i14 %tmp_2, i14 42" [viterbi.c:26]   --->   Operation 750 'or' 'or_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i14 %or_ln26_41" [viterbi.c:26]   --->   Operation 751 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 752 [1/1] (0.00ns)   --->   "%llike_addr_43 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_41" [viterbi.c:26]   --->   Operation 752 'getelementptr' 'llike_addr_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 753 [1/1] (0.00ns)   --->   "%or_ln26_42 = or i14 %tmp_2, i14 43" [viterbi.c:26]   --->   Operation 753 'or' 'or_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i14 %or_ln26_42" [viterbi.c:26]   --->   Operation 754 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 755 [1/1] (0.00ns)   --->   "%llike_addr_44 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_42" [viterbi.c:26]   --->   Operation 755 'getelementptr' 'llike_addr_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 756 [2/2] (2.01ns)   --->   "%tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln29" [viterbi.c:29]   --->   Operation 756 'dcmp' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 757 [1/5] (2.89ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 757 'dadd' 'p_7' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 758 [1/5] (2.89ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 758 'dadd' 'p_8' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 759 [2/5] (2.89ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 759 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 760 [2/5] (2.89ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 760 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 761 [3/5] (2.89ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 761 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 762 [3/5] (2.89ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 762 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 763 [4/5] (2.89ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 763 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 764 [4/5] (2.89ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 764 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [5/5] (2.89ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 765 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 766 [5/5] (2.89ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 766 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 767 [1/5] (2.89ns)   --->   "%add3_16 = dadd i64 %llike_load_18, i64 %bitcast_ln27_17" [viterbi.c:26]   --->   Operation 767 'dadd' 'add3_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 768 [1/5] (2.89ns)   --->   "%add3_17 = dadd i64 %llike_load_19, i64 %bitcast_ln27_18" [viterbi.c:26]   --->   Operation 768 'dadd' 'add3_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 769 [2/5] (2.89ns)   --->   "%add3_18 = dadd i64 %llike_load_20, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 769 'dadd' 'add3_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 770 [2/5] (2.89ns)   --->   "%add3_19 = dadd i64 %llike_load_21, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 770 'dadd' 'add3_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 771 [3/5] (2.89ns)   --->   "%add3_20 = dadd i64 %llike_load_22, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 771 'dadd' 'add3_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 772 [3/5] (2.89ns)   --->   "%add3_21 = dadd i64 %llike_load_23, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 772 'dadd' 'add3_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 773 [4/5] (2.89ns)   --->   "%add3_22 = dadd i64 %llike_load_24, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 773 'dadd' 'add3_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 774 [4/5] (2.89ns)   --->   "%add3_23 = dadd i64 %llike_load_25, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 774 'dadd' 'add3_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln27_25 = bitcast i64 %transition_load_26" [viterbi.c:27]   --->   Operation 775 'bitcast' 'bitcast_ln27_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 776 [5/5] (2.89ns)   --->   "%add3_24 = dadd i64 %llike_load_26, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 776 'dadd' 'add3_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 777 [1/1] (0.00ns)   --->   "%bitcast_ln27_26 = bitcast i64 %transition_load_27" [viterbi.c:27]   --->   Operation 777 'bitcast' 'bitcast_ln27_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 778 [5/5] (2.89ns)   --->   "%add3_25 = dadd i64 %llike_load_27, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 778 'dadd' 'add3_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 779 [1/2] (1.64ns)   --->   "%transition_load_28 = load i12 %transition_addr_28" [viterbi.c:27]   --->   Operation 779 'load' 'transition_load_28' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 780 [1/2] (1.64ns)   --->   "%transition_load_29 = load i12 %transition_addr_29" [viterbi.c:27]   --->   Operation 780 'load' 'transition_load_29' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 781 'sext' 'sext_ln27_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln27_29 = zext i11 %sext_ln27_13" [viterbi.c:27]   --->   Operation 782 'zext' 'zext_ln27_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 783 [1/1] (0.00ns)   --->   "%transition_addr_30 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_29" [viterbi.c:27]   --->   Operation 783 'getelementptr' 'transition_addr_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 784 [2/2] (1.64ns)   --->   "%transition_load_30 = load i12 %transition_addr_30" [viterbi.c:27]   --->   Operation 784 'load' 'transition_load_30' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln27_14 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 785 'sext' 'sext_ln27_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln27_30 = zext i11 %sext_ln27_14" [viterbi.c:27]   --->   Operation 786 'zext' 'zext_ln27_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 787 [1/1] (0.00ns)   --->   "%transition_addr_31 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_30" [viterbi.c:27]   --->   Operation 787 'getelementptr' 'transition_addr_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 788 [2/2] (1.64ns)   --->   "%transition_load_31 = load i12 %transition_addr_31" [viterbi.c:27]   --->   Operation 788 'load' 'transition_load_31' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 789 [1/2] (2.98ns)   --->   "%llike_load_38 = load i14 %llike_addr_39" [viterbi.c:26]   --->   Operation 789 'load' 'llike_load_38' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 790 [1/2] (2.98ns)   --->   "%llike_load_39 = load i14 %llike_addr_40" [viterbi.c:26]   --->   Operation 790 'load' 'llike_load_39' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 791 [1/2] (2.98ns)   --->   "%llike_load_40 = load i14 %llike_addr_41" [viterbi.c:26]   --->   Operation 791 'load' 'llike_load_40' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 792 [2/2] (2.98ns)   --->   "%llike_load_41 = load i14 %llike_addr_42" [viterbi.c:26]   --->   Operation 792 'load' 'llike_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 793 [2/2] (2.98ns)   --->   "%llike_load_42 = load i14 %llike_addr_43" [viterbi.c:26]   --->   Operation 793 'load' 'llike_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 794 [2/2] (2.98ns)   --->   "%llike_load_43 = load i14 %llike_addr_44" [viterbi.c:26]   --->   Operation 794 'load' 'llike_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln26_43 = or i14 %tmp_2, i14 44" [viterbi.c:26]   --->   Operation 795 'or' 'or_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i14 %or_ln26_43" [viterbi.c:26]   --->   Operation 796 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 797 [1/1] (0.00ns)   --->   "%llike_addr_45 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_43" [viterbi.c:26]   --->   Operation 797 'getelementptr' 'llike_addr_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln26_44 = or i14 %tmp_2, i14 45" [viterbi.c:26]   --->   Operation 798 'or' 'or_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i14 %or_ln26_44" [viterbi.c:26]   --->   Operation 799 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 800 [1/1] (0.00ns)   --->   "%llike_addr_46 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_44" [viterbi.c:26]   --->   Operation 800 'getelementptr' 'llike_addr_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln26_45 = or i14 %tmp_2, i14 46" [viterbi.c:26]   --->   Operation 801 'or' 'or_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i14 %or_ln26_45" [viterbi.c:26]   --->   Operation 802 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%llike_addr_47 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_45" [viterbi.c:26]   --->   Operation 803 'getelementptr' 'llike_addr_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 804 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i64 %p_1" [viterbi.c:29]   --->   Operation 804 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_2, i32 52, i32 62" [viterbi.c:29]   --->   Operation 805 'partselect' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i64 %bitcast_ln29_2" [viterbi.c:29]   --->   Operation 806 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast i64 %select_ln29" [viterbi.c:29]   --->   Operation 807 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_3, i32 52, i32 62" [viterbi.c:29]   --->   Operation 808 'partselect' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i64 %bitcast_ln29_3" [viterbi.c:29]   --->   Operation 809 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 810 [1/1] (0.61ns)   --->   "%icmp_ln29_4 = icmp_ne  i11 %tmp_6, i11 2047" [viterbi.c:29]   --->   Operation 810 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 811 [1/1] (0.98ns)   --->   "%icmp_ln29_5 = icmp_eq  i52 %trunc_ln29_2, i52 0" [viterbi.c:29]   --->   Operation 811 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4" [viterbi.c:29]   --->   Operation 812 'or' 'or_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 813 [1/1] (0.61ns)   --->   "%icmp_ln29_6 = icmp_ne  i11 %tmp_7, i11 2047" [viterbi.c:29]   --->   Operation 813 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 814 [1/1] (0.98ns)   --->   "%icmp_ln29_7 = icmp_eq  i52 %trunc_ln29_3, i52 0" [viterbi.c:29]   --->   Operation 814 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6" [viterbi.c:29]   --->   Operation 815 'or' 'or_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, i1 %or_ln29_3" [viterbi.c:29]   --->   Operation 816 'and' 'and_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 817 [1/2] (2.01ns)   --->   "%tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln29" [viterbi.c:29]   --->   Operation 817 'dcmp' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 818 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, i1 %tmp_8" [viterbi.c:29]   --->   Operation 818 'and' 'and_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 819 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, i64 %p_1, i64 %select_ln29" [viterbi.c:29]   --->   Operation 819 'select' 'select_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 820 [1/5] (2.89ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 820 'dadd' 'p_9' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 821 [1/5] (2.89ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 821 'dadd' 'p_3' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [2/5] (2.89ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 822 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 823 [2/5] (2.89ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 823 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 824 [3/5] (2.89ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 824 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 825 [3/5] (2.89ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 825 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 826 [4/5] (2.89ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 826 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 827 [4/5] (2.89ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 827 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 828 [5/5] (2.89ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 828 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 829 [5/5] (2.89ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 829 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 830 [1/5] (2.89ns)   --->   "%add3_18 = dadd i64 %llike_load_20, i64 %bitcast_ln27_19" [viterbi.c:26]   --->   Operation 830 'dadd' 'add3_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 831 [1/5] (2.89ns)   --->   "%add3_19 = dadd i64 %llike_load_21, i64 %bitcast_ln27_20" [viterbi.c:26]   --->   Operation 831 'dadd' 'add3_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 832 [2/5] (2.89ns)   --->   "%add3_20 = dadd i64 %llike_load_22, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 832 'dadd' 'add3_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 833 [2/5] (2.89ns)   --->   "%add3_21 = dadd i64 %llike_load_23, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 833 'dadd' 'add3_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 834 [3/5] (2.89ns)   --->   "%add3_22 = dadd i64 %llike_load_24, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 834 'dadd' 'add3_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 835 [3/5] (2.89ns)   --->   "%add3_23 = dadd i64 %llike_load_25, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 835 'dadd' 'add3_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 836 [4/5] (2.89ns)   --->   "%add3_24 = dadd i64 %llike_load_26, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 836 'dadd' 'add3_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [4/5] (2.89ns)   --->   "%add3_25 = dadd i64 %llike_load_27, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 837 'dadd' 'add3_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln27_27 = bitcast i64 %transition_load_28" [viterbi.c:27]   --->   Operation 838 'bitcast' 'bitcast_ln27_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 839 [5/5] (2.89ns)   --->   "%add3_26 = dadd i64 %llike_load_28, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 839 'dadd' 'add3_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln27_28 = bitcast i64 %transition_load_29" [viterbi.c:27]   --->   Operation 840 'bitcast' 'bitcast_ln27_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 841 [5/5] (2.89ns)   --->   "%add3_27 = dadd i64 %llike_load_29, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 841 'dadd' 'add3_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 842 [1/2] (1.64ns)   --->   "%transition_load_30 = load i12 %transition_addr_30" [viterbi.c:27]   --->   Operation 842 'load' 'transition_load_30' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 843 [1/2] (1.64ns)   --->   "%transition_load_31 = load i12 %transition_addr_31" [viterbi.c:27]   --->   Operation 843 'load' 'transition_load_31' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln27_31_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 32, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 844 'bitconcatenate' 'zext_ln27_31_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln27_31 = zext i12 %zext_ln27_31_cast" [viterbi.c:27]   --->   Operation 845 'zext' 'zext_ln27_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 846 [1/1] (0.00ns)   --->   "%transition_addr_32 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_31" [viterbi.c:27]   --->   Operation 846 'getelementptr' 'transition_addr_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 847 [2/2] (1.64ns)   --->   "%transition_load_32 = load i12 %transition_addr_32" [viterbi.c:27]   --->   Operation 847 'load' 'transition_load_32' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln27_32_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 33, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 848 'bitconcatenate' 'zext_ln27_32_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln27_32 = zext i12 %zext_ln27_32_cast" [viterbi.c:27]   --->   Operation 849 'zext' 'zext_ln27_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 850 [1/1] (0.00ns)   --->   "%transition_addr_33 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_32" [viterbi.c:27]   --->   Operation 850 'getelementptr' 'transition_addr_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 851 [2/2] (1.64ns)   --->   "%transition_load_33 = load i12 %transition_addr_33" [viterbi.c:27]   --->   Operation 851 'load' 'transition_load_33' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 852 [1/2] (2.98ns)   --->   "%llike_load_41 = load i14 %llike_addr_42" [viterbi.c:26]   --->   Operation 852 'load' 'llike_load_41' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 853 [1/2] (2.98ns)   --->   "%llike_load_42 = load i14 %llike_addr_43" [viterbi.c:26]   --->   Operation 853 'load' 'llike_load_42' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 854 [1/2] (2.98ns)   --->   "%llike_load_43 = load i14 %llike_addr_44" [viterbi.c:26]   --->   Operation 854 'load' 'llike_load_43' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 855 [2/2] (2.98ns)   --->   "%llike_load_44 = load i14 %llike_addr_45" [viterbi.c:26]   --->   Operation 855 'load' 'llike_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 856 [2/2] (2.98ns)   --->   "%llike_load_45 = load i14 %llike_addr_46" [viterbi.c:26]   --->   Operation 856 'load' 'llike_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 857 [2/2] (2.98ns)   --->   "%llike_load_46 = load i14 %llike_addr_47" [viterbi.c:26]   --->   Operation 857 'load' 'llike_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln26_46 = or i14 %tmp_2, i14 47" [viterbi.c:26]   --->   Operation 858 'or' 'or_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i14 %or_ln26_46" [viterbi.c:26]   --->   Operation 859 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 860 [1/1] (0.00ns)   --->   "%llike_addr_48 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_46" [viterbi.c:26]   --->   Operation 860 'getelementptr' 'llike_addr_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln26_47 = or i14 %tmp_2, i14 48" [viterbi.c:26]   --->   Operation 861 'or' 'or_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i14 %or_ln26_47" [viterbi.c:26]   --->   Operation 862 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 863 [1/1] (0.00ns)   --->   "%llike_addr_49 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_47" [viterbi.c:26]   --->   Operation 863 'getelementptr' 'llike_addr_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 864 [1/1] (0.00ns)   --->   "%or_ln26_48 = or i14 %tmp_2, i14 49" [viterbi.c:26]   --->   Operation 864 'or' 'or_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i14 %or_ln26_48" [viterbi.c:26]   --->   Operation 865 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 866 [1/1] (0.00ns)   --->   "%llike_addr_50 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_48" [viterbi.c:26]   --->   Operation 866 'getelementptr' 'llike_addr_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 867 [2/2] (2.01ns)   --->   "%tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln29_1" [viterbi.c:29]   --->   Operation 867 'dcmp' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 868 [1/5] (2.89ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 868 'dadd' 'p_10' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 869 [1/5] (2.89ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 869 'dadd' 'p_11' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 870 [2/5] (2.89ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 870 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 871 [2/5] (2.89ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 871 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 872 [3/5] (2.89ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 872 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 873 [3/5] (2.89ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 873 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 874 [4/5] (2.89ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 874 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 875 [4/5] (2.89ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 875 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 876 [5/5] (2.89ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 876 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 877 [5/5] (2.89ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 877 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 878 [1/5] (2.89ns)   --->   "%add3_20 = dadd i64 %llike_load_22, i64 %bitcast_ln27_21" [viterbi.c:26]   --->   Operation 878 'dadd' 'add3_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 879 [1/5] (2.89ns)   --->   "%add3_21 = dadd i64 %llike_load_23, i64 %bitcast_ln27_22" [viterbi.c:26]   --->   Operation 879 'dadd' 'add3_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 880 [2/5] (2.89ns)   --->   "%add3_22 = dadd i64 %llike_load_24, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 880 'dadd' 'add3_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 881 [2/5] (2.89ns)   --->   "%add3_23 = dadd i64 %llike_load_25, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 881 'dadd' 'add3_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [3/5] (2.89ns)   --->   "%add3_24 = dadd i64 %llike_load_26, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 882 'dadd' 'add3_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 883 [3/5] (2.89ns)   --->   "%add3_25 = dadd i64 %llike_load_27, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 883 'dadd' 'add3_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 884 [4/5] (2.89ns)   --->   "%add3_26 = dadd i64 %llike_load_28, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 884 'dadd' 'add3_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 885 [4/5] (2.89ns)   --->   "%add3_27 = dadd i64 %llike_load_29, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 885 'dadd' 'add3_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln27_29 = bitcast i64 %transition_load_30" [viterbi.c:27]   --->   Operation 886 'bitcast' 'bitcast_ln27_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 887 [5/5] (2.89ns)   --->   "%add3_28 = dadd i64 %llike_load_30, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 887 'dadd' 'add3_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 888 [1/1] (0.00ns)   --->   "%bitcast_ln27_30 = bitcast i64 %transition_load_31" [viterbi.c:27]   --->   Operation 888 'bitcast' 'bitcast_ln27_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 889 [5/5] (2.89ns)   --->   "%add3_29 = dadd i64 %llike_load_31, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 889 'dadd' 'add3_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 890 [1/2] (1.64ns)   --->   "%transition_load_32 = load i12 %transition_addr_32" [viterbi.c:27]   --->   Operation 890 'load' 'transition_load_32' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 891 [1/2] (1.64ns)   --->   "%transition_load_33 = load i12 %transition_addr_33" [viterbi.c:27]   --->   Operation 891 'load' 'transition_load_33' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln27_33_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 34, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 892 'bitconcatenate' 'zext_ln27_33_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln27_33 = zext i12 %zext_ln27_33_cast" [viterbi.c:27]   --->   Operation 893 'zext' 'zext_ln27_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 894 [1/1] (0.00ns)   --->   "%transition_addr_34 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_33" [viterbi.c:27]   --->   Operation 894 'getelementptr' 'transition_addr_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 895 [2/2] (1.64ns)   --->   "%transition_load_34 = load i12 %transition_addr_34" [viterbi.c:27]   --->   Operation 895 'load' 'transition_load_34' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln27_34_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 35, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 896 'bitconcatenate' 'zext_ln27_34_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln27_34 = zext i12 %zext_ln27_34_cast" [viterbi.c:27]   --->   Operation 897 'zext' 'zext_ln27_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 898 [1/1] (0.00ns)   --->   "%transition_addr_35 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_34" [viterbi.c:27]   --->   Operation 898 'getelementptr' 'transition_addr_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_18 : Operation 899 [2/2] (1.64ns)   --->   "%transition_load_35 = load i12 %transition_addr_35" [viterbi.c:27]   --->   Operation 899 'load' 'transition_load_35' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 900 [1/2] (2.98ns)   --->   "%llike_load_44 = load i14 %llike_addr_45" [viterbi.c:26]   --->   Operation 900 'load' 'llike_load_44' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 901 [1/2] (2.98ns)   --->   "%llike_load_45 = load i14 %llike_addr_46" [viterbi.c:26]   --->   Operation 901 'load' 'llike_load_45' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 902 [1/2] (2.98ns)   --->   "%llike_load_46 = load i14 %llike_addr_47" [viterbi.c:26]   --->   Operation 902 'load' 'llike_load_46' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 903 [2/2] (2.98ns)   --->   "%llike_load_47 = load i14 %llike_addr_48" [viterbi.c:26]   --->   Operation 903 'load' 'llike_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 904 [2/2] (2.98ns)   --->   "%llike_load_48 = load i14 %llike_addr_49" [viterbi.c:26]   --->   Operation 904 'load' 'llike_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 905 [2/2] (2.98ns)   --->   "%llike_load_49 = load i14 %llike_addr_50" [viterbi.c:26]   --->   Operation 905 'load' 'llike_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 906 [1/1] (0.00ns)   --->   "%or_ln26_49 = or i14 %tmp_2, i14 50" [viterbi.c:26]   --->   Operation 906 'or' 'or_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i14 %or_ln26_49" [viterbi.c:26]   --->   Operation 907 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 908 [1/1] (0.00ns)   --->   "%llike_addr_51 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_49" [viterbi.c:26]   --->   Operation 908 'getelementptr' 'llike_addr_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln26_50 = or i14 %tmp_2, i14 51" [viterbi.c:26]   --->   Operation 909 'or' 'or_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i14 %or_ln26_50" [viterbi.c:26]   --->   Operation 910 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 911 [1/1] (0.00ns)   --->   "%llike_addr_52 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_50" [viterbi.c:26]   --->   Operation 911 'getelementptr' 'llike_addr_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 912 [1/1] (0.00ns)   --->   "%or_ln26_51 = or i14 %tmp_2, i14 52" [viterbi.c:26]   --->   Operation 912 'or' 'or_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i14 %or_ln26_51" [viterbi.c:26]   --->   Operation 913 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 914 [1/1] (0.00ns)   --->   "%llike_addr_53 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_51" [viterbi.c:26]   --->   Operation 914 'getelementptr' 'llike_addr_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast i64 %p_s" [viterbi.c:29]   --->   Operation 915 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_4, i32 52, i32 62" [viterbi.c:29]   --->   Operation 916 'partselect' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i64 %bitcast_ln29_4" [viterbi.c:29]   --->   Operation 917 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast i64 %select_ln29_1" [viterbi.c:29]   --->   Operation 918 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_5, i32 52, i32 62" [viterbi.c:29]   --->   Operation 919 'partselect' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i64 %bitcast_ln29_5" [viterbi.c:29]   --->   Operation 920 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 921 [1/1] (0.61ns)   --->   "%icmp_ln29_8 = icmp_ne  i11 %tmp_9, i11 2047" [viterbi.c:29]   --->   Operation 921 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 922 [1/1] (0.98ns)   --->   "%icmp_ln29_9 = icmp_eq  i52 %trunc_ln29_4, i52 0" [viterbi.c:29]   --->   Operation 922 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8" [viterbi.c:29]   --->   Operation 923 'or' 'or_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 924 [1/1] (0.61ns)   --->   "%icmp_ln29_10 = icmp_ne  i11 %tmp_s, i11 2047" [viterbi.c:29]   --->   Operation 924 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 925 [1/1] (0.98ns)   --->   "%icmp_ln29_11 = icmp_eq  i52 %trunc_ln29_5, i52 0" [viterbi.c:29]   --->   Operation 925 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, i1 %icmp_ln29_10" [viterbi.c:29]   --->   Operation 926 'or' 'or_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, i1 %or_ln29_5" [viterbi.c:29]   --->   Operation 927 'and' 'and_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 928 [1/2] (2.01ns)   --->   "%tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln29_1" [viterbi.c:29]   --->   Operation 928 'dcmp' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 929 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, i1 %tmp_10" [viterbi.c:29]   --->   Operation 929 'and' 'and_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 930 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, i64 %p_s, i64 %select_ln29_1" [viterbi.c:29]   --->   Operation 930 'select' 'select_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 931 [1/5] (2.89ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 931 'dadd' 'p_12' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 932 [1/5] (2.89ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 932 'dadd' 'p_13' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 933 [2/5] (2.89ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 933 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 934 [2/5] (2.89ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 934 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 935 [3/5] (2.89ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 935 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 936 [3/5] (2.89ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 936 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 937 [4/5] (2.89ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 937 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 938 [4/5] (2.89ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 938 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 939 [5/5] (2.89ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 939 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 940 [5/5] (2.89ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 940 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 941 [1/5] (2.89ns)   --->   "%add3_22 = dadd i64 %llike_load_24, i64 %bitcast_ln27_23" [viterbi.c:26]   --->   Operation 941 'dadd' 'add3_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 942 [1/5] (2.89ns)   --->   "%add3_23 = dadd i64 %llike_load_25, i64 %bitcast_ln27_24" [viterbi.c:26]   --->   Operation 942 'dadd' 'add3_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 943 [2/5] (2.89ns)   --->   "%add3_24 = dadd i64 %llike_load_26, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 943 'dadd' 'add3_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 944 [2/5] (2.89ns)   --->   "%add3_25 = dadd i64 %llike_load_27, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 944 'dadd' 'add3_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 945 [3/5] (2.89ns)   --->   "%add3_26 = dadd i64 %llike_load_28, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 945 'dadd' 'add3_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 946 [3/5] (2.89ns)   --->   "%add3_27 = dadd i64 %llike_load_29, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 946 'dadd' 'add3_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 947 [4/5] (2.89ns)   --->   "%add3_28 = dadd i64 %llike_load_30, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 947 'dadd' 'add3_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 948 [4/5] (2.89ns)   --->   "%add3_29 = dadd i64 %llike_load_31, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 948 'dadd' 'add3_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 949 [1/1] (0.00ns)   --->   "%bitcast_ln27_31 = bitcast i64 %transition_load_32" [viterbi.c:27]   --->   Operation 949 'bitcast' 'bitcast_ln27_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 950 [5/5] (2.89ns)   --->   "%add3_30 = dadd i64 %llike_load_32, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 950 'dadd' 'add3_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln27_32 = bitcast i64 %transition_load_33" [viterbi.c:27]   --->   Operation 951 'bitcast' 'bitcast_ln27_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 952 [5/5] (2.89ns)   --->   "%add3_31 = dadd i64 %llike_load_33, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 952 'dadd' 'add3_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [1/2] (1.64ns)   --->   "%transition_load_34 = load i12 %transition_addr_34" [viterbi.c:27]   --->   Operation 953 'load' 'transition_load_34' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 954 [1/2] (1.64ns)   --->   "%transition_load_35 = load i12 %transition_addr_35" [viterbi.c:27]   --->   Operation 954 'load' 'transition_load_35' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln27_35_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 36, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 955 'bitconcatenate' 'zext_ln27_35_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln27_35 = zext i12 %zext_ln27_35_cast" [viterbi.c:27]   --->   Operation 956 'zext' 'zext_ln27_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 957 [1/1] (0.00ns)   --->   "%transition_addr_36 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_35" [viterbi.c:27]   --->   Operation 957 'getelementptr' 'transition_addr_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 958 [2/2] (1.64ns)   --->   "%transition_load_36 = load i12 %transition_addr_36" [viterbi.c:27]   --->   Operation 958 'load' 'transition_load_36' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln27_36_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 37, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 959 'bitconcatenate' 'zext_ln27_36_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln27_36 = zext i12 %zext_ln27_36_cast" [viterbi.c:27]   --->   Operation 960 'zext' 'zext_ln27_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 961 [1/1] (0.00ns)   --->   "%transition_addr_37 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_36" [viterbi.c:27]   --->   Operation 961 'getelementptr' 'transition_addr_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_19 : Operation 962 [2/2] (1.64ns)   --->   "%transition_load_37 = load i12 %transition_addr_37" [viterbi.c:27]   --->   Operation 962 'load' 'transition_load_37' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 963 [1/2] (2.98ns)   --->   "%llike_load_47 = load i14 %llike_addr_48" [viterbi.c:26]   --->   Operation 963 'load' 'llike_load_47' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 964 [1/2] (2.98ns)   --->   "%llike_load_48 = load i14 %llike_addr_49" [viterbi.c:26]   --->   Operation 964 'load' 'llike_load_48' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 965 [1/2] (2.98ns)   --->   "%llike_load_49 = load i14 %llike_addr_50" [viterbi.c:26]   --->   Operation 965 'load' 'llike_load_49' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 966 [2/2] (2.98ns)   --->   "%llike_load_50 = load i14 %llike_addr_51" [viterbi.c:26]   --->   Operation 966 'load' 'llike_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 967 [2/2] (2.98ns)   --->   "%llike_load_51 = load i14 %llike_addr_52" [viterbi.c:26]   --->   Operation 967 'load' 'llike_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 968 [2/2] (2.98ns)   --->   "%llike_load_52 = load i14 %llike_addr_53" [viterbi.c:26]   --->   Operation 968 'load' 'llike_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 20 <SV = 19> <Delay = 2.98>
ST_20 : Operation 969 [1/1] (0.00ns)   --->   "%or_ln26_52 = or i14 %tmp_2, i14 53" [viterbi.c:26]   --->   Operation 969 'or' 'or_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i14 %or_ln26_52" [viterbi.c:26]   --->   Operation 970 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 971 [1/1] (0.00ns)   --->   "%llike_addr_54 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_52" [viterbi.c:26]   --->   Operation 971 'getelementptr' 'llike_addr_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 972 [1/1] (0.00ns)   --->   "%or_ln26_53 = or i14 %tmp_2, i14 54" [viterbi.c:26]   --->   Operation 972 'or' 'or_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i14 %or_ln26_53" [viterbi.c:26]   --->   Operation 973 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 974 [1/1] (0.00ns)   --->   "%llike_addr_55 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_53" [viterbi.c:26]   --->   Operation 974 'getelementptr' 'llike_addr_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln26_54 = or i14 %tmp_2, i14 55" [viterbi.c:26]   --->   Operation 975 'or' 'or_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i14 %or_ln26_54" [viterbi.c:26]   --->   Operation 976 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 977 [1/1] (0.00ns)   --->   "%llike_addr_56 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_54" [viterbi.c:26]   --->   Operation 977 'getelementptr' 'llike_addr_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 978 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln29_2" [viterbi.c:29]   --->   Operation 978 'dcmp' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 979 [1/5] (2.89ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 979 'dadd' 'p_14' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 980 [1/5] (2.89ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 980 'dadd' 'p_15' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 981 [2/5] (2.89ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 981 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 982 [2/5] (2.89ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 982 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 983 [3/5] (2.89ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 983 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 984 [3/5] (2.89ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 984 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 985 [4/5] (2.89ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 985 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 986 [4/5] (2.89ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 986 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [5/5] (2.89ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 987 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 988 [5/5] (2.89ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 988 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [1/5] (2.89ns)   --->   "%add3_24 = dadd i64 %llike_load_26, i64 %bitcast_ln27_25" [viterbi.c:26]   --->   Operation 989 'dadd' 'add3_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 990 [1/5] (2.89ns)   --->   "%add3_25 = dadd i64 %llike_load_27, i64 %bitcast_ln27_26" [viterbi.c:26]   --->   Operation 990 'dadd' 'add3_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [2/5] (2.89ns)   --->   "%add3_26 = dadd i64 %llike_load_28, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 991 'dadd' 'add3_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [2/5] (2.89ns)   --->   "%add3_27 = dadd i64 %llike_load_29, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 992 'dadd' 'add3_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 993 [3/5] (2.89ns)   --->   "%add3_28 = dadd i64 %llike_load_30, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 993 'dadd' 'add3_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [3/5] (2.89ns)   --->   "%add3_29 = dadd i64 %llike_load_31, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 994 'dadd' 'add3_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 995 [4/5] (2.89ns)   --->   "%add3_30 = dadd i64 %llike_load_32, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 995 'dadd' 'add3_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 996 [4/5] (2.89ns)   --->   "%add3_31 = dadd i64 %llike_load_33, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 996 'dadd' 'add3_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln27_33 = bitcast i64 %transition_load_34" [viterbi.c:27]   --->   Operation 997 'bitcast' 'bitcast_ln27_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 998 [5/5] (2.89ns)   --->   "%add3_32 = dadd i64 %llike_load_34, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 998 'dadd' 'add3_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "%bitcast_ln27_34 = bitcast i64 %transition_load_35" [viterbi.c:27]   --->   Operation 999 'bitcast' 'bitcast_ln27_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1000 [5/5] (2.89ns)   --->   "%add3_33 = dadd i64 %llike_load_35, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1000 'dadd' 'add3_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1001 [1/2] (1.64ns)   --->   "%transition_load_36 = load i12 %transition_addr_36" [viterbi.c:27]   --->   Operation 1001 'load' 'transition_load_36' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 1002 [1/2] (1.64ns)   --->   "%transition_load_37 = load i12 %transition_addr_37" [viterbi.c:27]   --->   Operation 1002 'load' 'transition_load_37' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln27_37_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 38, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1003 'bitconcatenate' 'zext_ln27_37_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln27_37 = zext i12 %zext_ln27_37_cast" [viterbi.c:27]   --->   Operation 1004 'zext' 'zext_ln27_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1005 [1/1] (0.00ns)   --->   "%transition_addr_38 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_37" [viterbi.c:27]   --->   Operation 1005 'getelementptr' 'transition_addr_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1006 [2/2] (1.64ns)   --->   "%transition_load_38 = load i12 %transition_addr_38" [viterbi.c:27]   --->   Operation 1006 'load' 'transition_load_38' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln27_38_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 39, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1007 'bitconcatenate' 'zext_ln27_38_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln27_38 = zext i12 %zext_ln27_38_cast" [viterbi.c:27]   --->   Operation 1008 'zext' 'zext_ln27_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1009 [1/1] (0.00ns)   --->   "%transition_addr_39 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_38" [viterbi.c:27]   --->   Operation 1009 'getelementptr' 'transition_addr_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 1010 [2/2] (1.64ns)   --->   "%transition_load_39 = load i12 %transition_addr_39" [viterbi.c:27]   --->   Operation 1010 'load' 'transition_load_39' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 1011 [1/2] (2.98ns)   --->   "%llike_load_50 = load i14 %llike_addr_51" [viterbi.c:26]   --->   Operation 1011 'load' 'llike_load_50' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 1012 [1/2] (2.98ns)   --->   "%llike_load_51 = load i14 %llike_addr_52" [viterbi.c:26]   --->   Operation 1012 'load' 'llike_load_51' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 1013 [1/2] (2.98ns)   --->   "%llike_load_52 = load i14 %llike_addr_53" [viterbi.c:26]   --->   Operation 1013 'load' 'llike_load_52' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 1014 [2/2] (2.98ns)   --->   "%llike_load_53 = load i14 %llike_addr_54" [viterbi.c:26]   --->   Operation 1014 'load' 'llike_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 1015 [2/2] (2.98ns)   --->   "%llike_load_54 = load i14 %llike_addr_55" [viterbi.c:26]   --->   Operation 1015 'load' 'llike_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 1016 [2/2] (2.98ns)   --->   "%llike_load_55 = load i14 %llike_addr_56" [viterbi.c:26]   --->   Operation 1016 'load' 'llike_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 21 <SV = 20> <Delay = 2.98>
ST_21 : Operation 1017 [1/1] (0.00ns)   --->   "%or_ln26_55 = or i14 %tmp_2, i14 56" [viterbi.c:26]   --->   Operation 1017 'or' 'or_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i14 %or_ln26_55" [viterbi.c:26]   --->   Operation 1018 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1019 [1/1] (0.00ns)   --->   "%llike_addr_57 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_55" [viterbi.c:26]   --->   Operation 1019 'getelementptr' 'llike_addr_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1020 [1/1] (0.00ns)   --->   "%or_ln26_56 = or i14 %tmp_2, i14 57" [viterbi.c:26]   --->   Operation 1020 'or' 'or_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i14 %or_ln26_56" [viterbi.c:26]   --->   Operation 1021 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1022 [1/1] (0.00ns)   --->   "%llike_addr_58 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_56" [viterbi.c:26]   --->   Operation 1022 'getelementptr' 'llike_addr_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1023 [1/1] (0.00ns)   --->   "%or_ln26_57 = or i14 %tmp_2, i14 58" [viterbi.c:26]   --->   Operation 1023 'or' 'or_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i14 %or_ln26_57" [viterbi.c:26]   --->   Operation 1024 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1025 [1/1] (0.00ns)   --->   "%llike_addr_59 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_57" [viterbi.c:26]   --->   Operation 1025 'getelementptr' 'llike_addr_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1026 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast i64 %p_2" [viterbi.c:29]   --->   Operation 1026 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_6, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1027 'partselect' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i64 %bitcast_ln29_6" [viterbi.c:29]   --->   Operation 1028 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast i64 %select_ln29_2" [viterbi.c:29]   --->   Operation 1029 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_7, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1030 'partselect' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i64 %bitcast_ln29_7" [viterbi.c:29]   --->   Operation 1031 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1032 [1/1] (0.61ns)   --->   "%icmp_ln29_12 = icmp_ne  i11 %tmp_11, i11 2047" [viterbi.c:29]   --->   Operation 1032 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1033 [1/1] (0.98ns)   --->   "%icmp_ln29_13 = icmp_eq  i52 %trunc_ln29_6, i52 0" [viterbi.c:29]   --->   Operation 1033 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, i1 %icmp_ln29_12" [viterbi.c:29]   --->   Operation 1034 'or' 'or_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1035 [1/1] (0.61ns)   --->   "%icmp_ln29_14 = icmp_ne  i11 %tmp_12, i11 2047" [viterbi.c:29]   --->   Operation 1035 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [1/1] (0.98ns)   --->   "%icmp_ln29_15 = icmp_eq  i52 %trunc_ln29_7, i52 0" [viterbi.c:29]   --->   Operation 1036 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, i1 %icmp_ln29_14" [viterbi.c:29]   --->   Operation 1037 'or' 'or_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, i1 %or_ln29_7" [viterbi.c:29]   --->   Operation 1038 'and' 'and_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1039 [1/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln29_2" [viterbi.c:29]   --->   Operation 1039 'dcmp' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1040 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, i1 %tmp_13" [viterbi.c:29]   --->   Operation 1040 'and' 'and_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1041 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, i64 %p_2, i64 %select_ln29_2" [viterbi.c:29]   --->   Operation 1041 'select' 'select_ln29_3' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1042 [1/5] (2.89ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1042 'dadd' 'p_16' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1043 [1/5] (2.89ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1043 'dadd' 'p_17' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1044 [2/5] (2.89ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1044 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1045 [2/5] (2.89ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1045 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1046 [3/5] (2.89ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1046 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1047 [3/5] (2.89ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1047 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1048 [4/5] (2.89ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1048 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1049 [4/5] (2.89ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1049 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1050 [5/5] (2.89ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1050 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1051 [5/5] (2.89ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1051 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1052 [1/5] (2.89ns)   --->   "%add3_26 = dadd i64 %llike_load_28, i64 %bitcast_ln27_27" [viterbi.c:26]   --->   Operation 1052 'dadd' 'add3_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1053 [1/5] (2.89ns)   --->   "%add3_27 = dadd i64 %llike_load_29, i64 %bitcast_ln27_28" [viterbi.c:26]   --->   Operation 1053 'dadd' 'add3_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1054 [2/5] (2.89ns)   --->   "%add3_28 = dadd i64 %llike_load_30, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1054 'dadd' 'add3_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1055 [2/5] (2.89ns)   --->   "%add3_29 = dadd i64 %llike_load_31, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1055 'dadd' 'add3_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1056 [3/5] (2.89ns)   --->   "%add3_30 = dadd i64 %llike_load_32, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1056 'dadd' 'add3_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1057 [3/5] (2.89ns)   --->   "%add3_31 = dadd i64 %llike_load_33, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1057 'dadd' 'add3_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1058 [4/5] (2.89ns)   --->   "%add3_32 = dadd i64 %llike_load_34, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1058 'dadd' 'add3_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1059 [4/5] (2.89ns)   --->   "%add3_33 = dadd i64 %llike_load_35, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1059 'dadd' 'add3_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1060 [1/1] (0.00ns)   --->   "%bitcast_ln27_35 = bitcast i64 %transition_load_36" [viterbi.c:27]   --->   Operation 1060 'bitcast' 'bitcast_ln27_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1061 [5/5] (2.89ns)   --->   "%add3_34 = dadd i64 %llike_load_36, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1061 'dadd' 'add3_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln27_36 = bitcast i64 %transition_load_37" [viterbi.c:27]   --->   Operation 1062 'bitcast' 'bitcast_ln27_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1063 [5/5] (2.89ns)   --->   "%add3_35 = dadd i64 %llike_load_37, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1063 'dadd' 'add3_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1064 [1/2] (1.64ns)   --->   "%transition_load_38 = load i12 %transition_addr_38" [viterbi.c:27]   --->   Operation 1064 'load' 'transition_load_38' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1065 [1/2] (1.64ns)   --->   "%transition_load_39 = load i12 %transition_addr_39" [viterbi.c:27]   --->   Operation 1065 'load' 'transition_load_39' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln27_39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 40, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1066 'bitconcatenate' 'zext_ln27_39_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln27_39 = zext i12 %zext_ln27_39_cast" [viterbi.c:27]   --->   Operation 1067 'zext' 'zext_ln27_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1068 [1/1] (0.00ns)   --->   "%transition_addr_40 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_39" [viterbi.c:27]   --->   Operation 1068 'getelementptr' 'transition_addr_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1069 [2/2] (1.64ns)   --->   "%transition_load_40 = load i12 %transition_addr_40" [viterbi.c:27]   --->   Operation 1069 'load' 'transition_load_40' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln27_40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 41, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1070 'bitconcatenate' 'zext_ln27_40_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln27_40 = zext i12 %zext_ln27_40_cast" [viterbi.c:27]   --->   Operation 1071 'zext' 'zext_ln27_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1072 [1/1] (0.00ns)   --->   "%transition_addr_41 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_40" [viterbi.c:27]   --->   Operation 1072 'getelementptr' 'transition_addr_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 1073 [2/2] (1.64ns)   --->   "%transition_load_41 = load i12 %transition_addr_41" [viterbi.c:27]   --->   Operation 1073 'load' 'transition_load_41' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1074 [1/2] (2.98ns)   --->   "%llike_load_53 = load i14 %llike_addr_54" [viterbi.c:26]   --->   Operation 1074 'load' 'llike_load_53' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 1075 [1/2] (2.98ns)   --->   "%llike_load_54 = load i14 %llike_addr_55" [viterbi.c:26]   --->   Operation 1075 'load' 'llike_load_54' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 1076 [1/2] (2.98ns)   --->   "%llike_load_55 = load i14 %llike_addr_56" [viterbi.c:26]   --->   Operation 1076 'load' 'llike_load_55' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 1077 [2/2] (2.98ns)   --->   "%llike_load_56 = load i14 %llike_addr_57" [viterbi.c:26]   --->   Operation 1077 'load' 'llike_load_56' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 1078 [2/2] (2.98ns)   --->   "%llike_load_57 = load i14 %llike_addr_58" [viterbi.c:26]   --->   Operation 1078 'load' 'llike_load_57' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 1079 [2/2] (2.98ns)   --->   "%llike_load_58 = load i14 %llike_addr_59" [viterbi.c:26]   --->   Operation 1079 'load' 'llike_load_58' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 22 <SV = 21> <Delay = 2.98>
ST_22 : Operation 1080 [1/1] (0.00ns)   --->   "%or_ln26_58 = or i14 %tmp_2, i14 59" [viterbi.c:26]   --->   Operation 1080 'or' 'or_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i14 %or_ln26_58" [viterbi.c:26]   --->   Operation 1081 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1082 [1/1] (0.00ns)   --->   "%llike_addr_60 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_58" [viterbi.c:26]   --->   Operation 1082 'getelementptr' 'llike_addr_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1083 [1/1] (0.00ns)   --->   "%or_ln26_59 = or i14 %tmp_2, i14 60" [viterbi.c:26]   --->   Operation 1083 'or' 'or_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i14 %or_ln26_59" [viterbi.c:26]   --->   Operation 1084 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1085 [1/1] (0.00ns)   --->   "%llike_addr_61 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_59" [viterbi.c:26]   --->   Operation 1085 'getelementptr' 'llike_addr_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1086 [1/1] (0.00ns)   --->   "%or_ln26_60 = or i14 %tmp_2, i14 61" [viterbi.c:26]   --->   Operation 1086 'or' 'or_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i14 %or_ln26_60" [viterbi.c:26]   --->   Operation 1087 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1088 [1/1] (0.00ns)   --->   "%llike_addr_62 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_60" [viterbi.c:26]   --->   Operation 1088 'getelementptr' 'llike_addr_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1089 [2/2] (2.01ns)   --->   "%tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln29_3" [viterbi.c:29]   --->   Operation 1089 'dcmp' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1090 [1/5] (2.89ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1090 'dadd' 'p_18' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1091 [1/5] (2.89ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1091 'dadd' 'p_19' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1092 [2/5] (2.89ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1092 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1093 [2/5] (2.89ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1093 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1094 [3/5] (2.89ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1094 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1095 [3/5] (2.89ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1095 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1096 [4/5] (2.89ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1096 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1097 [4/5] (2.89ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1097 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1098 [5/5] (2.89ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1098 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1099 [5/5] (2.89ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1099 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1100 [1/5] (2.89ns)   --->   "%add3_28 = dadd i64 %llike_load_30, i64 %bitcast_ln27_29" [viterbi.c:26]   --->   Operation 1100 'dadd' 'add3_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1101 [1/5] (2.89ns)   --->   "%add3_29 = dadd i64 %llike_load_31, i64 %bitcast_ln27_30" [viterbi.c:26]   --->   Operation 1101 'dadd' 'add3_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1102 [2/5] (2.89ns)   --->   "%add3_30 = dadd i64 %llike_load_32, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1102 'dadd' 'add3_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1103 [2/5] (2.89ns)   --->   "%add3_31 = dadd i64 %llike_load_33, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1103 'dadd' 'add3_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1104 [3/5] (2.89ns)   --->   "%add3_32 = dadd i64 %llike_load_34, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1104 'dadd' 'add3_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1105 [3/5] (2.89ns)   --->   "%add3_33 = dadd i64 %llike_load_35, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1105 'dadd' 'add3_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1106 [4/5] (2.89ns)   --->   "%add3_34 = dadd i64 %llike_load_36, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1106 'dadd' 'add3_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1107 [4/5] (2.89ns)   --->   "%add3_35 = dadd i64 %llike_load_37, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1107 'dadd' 'add3_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/1] (0.00ns)   --->   "%bitcast_ln27_37 = bitcast i64 %transition_load_38" [viterbi.c:27]   --->   Operation 1108 'bitcast' 'bitcast_ln27_37' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1109 [5/5] (2.89ns)   --->   "%add3_36 = dadd i64 %llike_load_38, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 1109 'dadd' 'add3_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1110 [1/1] (0.00ns)   --->   "%bitcast_ln27_38 = bitcast i64 %transition_load_39" [viterbi.c:27]   --->   Operation 1110 'bitcast' 'bitcast_ln27_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1111 [5/5] (2.89ns)   --->   "%add3_37 = dadd i64 %llike_load_39, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 1111 'dadd' 'add3_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1112 [1/2] (1.64ns)   --->   "%transition_load_40 = load i12 %transition_addr_40" [viterbi.c:27]   --->   Operation 1112 'load' 'transition_load_40' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1113 [1/2] (1.64ns)   --->   "%transition_load_41 = load i12 %transition_addr_41" [viterbi.c:27]   --->   Operation 1113 'load' 'transition_load_41' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln27_41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 42, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1114 'bitconcatenate' 'zext_ln27_41_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln27_41 = zext i12 %zext_ln27_41_cast" [viterbi.c:27]   --->   Operation 1115 'zext' 'zext_ln27_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1116 [1/1] (0.00ns)   --->   "%transition_addr_42 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_41" [viterbi.c:27]   --->   Operation 1116 'getelementptr' 'transition_addr_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1117 [2/2] (1.64ns)   --->   "%transition_load_42 = load i12 %transition_addr_42" [viterbi.c:27]   --->   Operation 1117 'load' 'transition_load_42' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln27_42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 43, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1118 'bitconcatenate' 'zext_ln27_42_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln27_42 = zext i12 %zext_ln27_42_cast" [viterbi.c:27]   --->   Operation 1119 'zext' 'zext_ln27_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1120 [1/1] (0.00ns)   --->   "%transition_addr_43 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_42" [viterbi.c:27]   --->   Operation 1120 'getelementptr' 'transition_addr_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 1121 [2/2] (1.64ns)   --->   "%transition_load_43 = load i12 %transition_addr_43" [viterbi.c:27]   --->   Operation 1121 'load' 'transition_load_43' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1122 [1/2] (2.98ns)   --->   "%llike_load_56 = load i14 %llike_addr_57" [viterbi.c:26]   --->   Operation 1122 'load' 'llike_load_56' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 1123 [1/2] (2.98ns)   --->   "%llike_load_57 = load i14 %llike_addr_58" [viterbi.c:26]   --->   Operation 1123 'load' 'llike_load_57' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 1124 [1/2] (2.98ns)   --->   "%llike_load_58 = load i14 %llike_addr_59" [viterbi.c:26]   --->   Operation 1124 'load' 'llike_load_58' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 1125 [2/2] (2.98ns)   --->   "%llike_load_59 = load i14 %llike_addr_60" [viterbi.c:26]   --->   Operation 1125 'load' 'llike_load_59' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 1126 [2/2] (2.98ns)   --->   "%llike_load_60 = load i14 %llike_addr_61" [viterbi.c:26]   --->   Operation 1126 'load' 'llike_load_60' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 1127 [2/2] (2.98ns)   --->   "%llike_load_61 = load i14 %llike_addr_62" [viterbi.c:26]   --->   Operation 1127 'load' 'llike_load_61' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 23 <SV = 22> <Delay = 2.98>
ST_23 : Operation 1128 [1/1] (0.00ns)   --->   "%or_ln26_61 = or i14 %tmp_2, i14 62" [viterbi.c:26]   --->   Operation 1128 'or' 'or_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i14 %or_ln26_61" [viterbi.c:26]   --->   Operation 1129 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1130 [1/1] (0.00ns)   --->   "%llike_addr_63 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_61" [viterbi.c:26]   --->   Operation 1130 'getelementptr' 'llike_addr_63' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1131 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast i64 %p_4" [viterbi.c:29]   --->   Operation 1131 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_8, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1132 'partselect' 'tmp_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i64 %bitcast_ln29_8" [viterbi.c:29]   --->   Operation 1133 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast i64 %select_ln29_3" [viterbi.c:29]   --->   Operation 1134 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_9, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1135 'partselect' 'tmp_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i64 %bitcast_ln29_9" [viterbi.c:29]   --->   Operation 1136 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1137 [1/1] (0.61ns)   --->   "%icmp_ln29_16 = icmp_ne  i11 %tmp_14, i11 2047" [viterbi.c:29]   --->   Operation 1137 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1138 [1/1] (0.98ns)   --->   "%icmp_ln29_17 = icmp_eq  i52 %trunc_ln29_8, i52 0" [viterbi.c:29]   --->   Operation 1138 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, i1 %icmp_ln29_16" [viterbi.c:29]   --->   Operation 1139 'or' 'or_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1140 [1/1] (0.61ns)   --->   "%icmp_ln29_18 = icmp_ne  i11 %tmp_15, i11 2047" [viterbi.c:29]   --->   Operation 1140 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1141 [1/1] (0.98ns)   --->   "%icmp_ln29_19 = icmp_eq  i52 %trunc_ln29_9, i52 0" [viterbi.c:29]   --->   Operation 1141 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, i1 %icmp_ln29_18" [viterbi.c:29]   --->   Operation 1142 'or' 'or_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, i1 %or_ln29_9" [viterbi.c:29]   --->   Operation 1143 'and' 'and_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1144 [1/2] (2.01ns)   --->   "%tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln29_3" [viterbi.c:29]   --->   Operation 1144 'dcmp' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, i1 %tmp_16" [viterbi.c:29]   --->   Operation 1145 'and' 'and_ln29_9' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1146 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_9, i64 %p_4, i64 %select_ln29_3" [viterbi.c:29]   --->   Operation 1146 'select' 'select_ln29_4' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1147 [1/5] (2.89ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1147 'dadd' 'p_20' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1148 [1/5] (2.89ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1148 'dadd' 'p_21' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1149 [2/5] (2.89ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1149 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1150 [2/5] (2.89ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1150 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1151 [3/5] (2.89ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1151 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1152 [3/5] (2.89ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1152 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1153 [4/5] (2.89ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1153 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1154 [4/5] (2.89ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1154 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1155 [5/5] (2.89ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1155 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1156 [5/5] (2.89ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1156 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1157 [1/5] (2.89ns)   --->   "%add3_30 = dadd i64 %llike_load_32, i64 %bitcast_ln27_31" [viterbi.c:26]   --->   Operation 1157 'dadd' 'add3_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1158 [1/5] (2.89ns)   --->   "%add3_31 = dadd i64 %llike_load_33, i64 %bitcast_ln27_32" [viterbi.c:26]   --->   Operation 1158 'dadd' 'add3_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1159 [2/5] (2.89ns)   --->   "%add3_32 = dadd i64 %llike_load_34, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1159 'dadd' 'add3_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1160 [2/5] (2.89ns)   --->   "%add3_33 = dadd i64 %llike_load_35, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1160 'dadd' 'add3_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1161 [3/5] (2.89ns)   --->   "%add3_34 = dadd i64 %llike_load_36, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1161 'dadd' 'add3_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1162 [3/5] (2.89ns)   --->   "%add3_35 = dadd i64 %llike_load_37, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1162 'dadd' 'add3_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1163 [4/5] (2.89ns)   --->   "%add3_36 = dadd i64 %llike_load_38, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 1163 'dadd' 'add3_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1164 [4/5] (2.89ns)   --->   "%add3_37 = dadd i64 %llike_load_39, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 1164 'dadd' 'add3_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1165 [1/1] (0.00ns)   --->   "%bitcast_ln27_39 = bitcast i64 %transition_load_40" [viterbi.c:27]   --->   Operation 1165 'bitcast' 'bitcast_ln27_39' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1166 [5/5] (2.89ns)   --->   "%add3_38 = dadd i64 %llike_load_40, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 1166 'dadd' 'add3_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln27_40 = bitcast i64 %transition_load_41" [viterbi.c:27]   --->   Operation 1167 'bitcast' 'bitcast_ln27_40' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1168 [5/5] (2.89ns)   --->   "%add3_39 = dadd i64 %llike_load_41, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 1168 'dadd' 'add3_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1169 [1/2] (1.64ns)   --->   "%transition_load_42 = load i12 %transition_addr_42" [viterbi.c:27]   --->   Operation 1169 'load' 'transition_load_42' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1170 [1/2] (1.64ns)   --->   "%transition_load_43 = load i12 %transition_addr_43" [viterbi.c:27]   --->   Operation 1170 'load' 'transition_load_43' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln27_43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 44, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1171 'bitconcatenate' 'zext_ln27_43_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln27_43 = zext i12 %zext_ln27_43_cast" [viterbi.c:27]   --->   Operation 1172 'zext' 'zext_ln27_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1173 [1/1] (0.00ns)   --->   "%transition_addr_44 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_43" [viterbi.c:27]   --->   Operation 1173 'getelementptr' 'transition_addr_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1174 [2/2] (1.64ns)   --->   "%transition_load_44 = load i12 %transition_addr_44" [viterbi.c:27]   --->   Operation 1174 'load' 'transition_load_44' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln27_44_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1175 'bitconcatenate' 'zext_ln27_44_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln27_44 = zext i12 %zext_ln27_44_cast" [viterbi.c:27]   --->   Operation 1176 'zext' 'zext_ln27_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1177 [1/1] (0.00ns)   --->   "%transition_addr_45 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_44" [viterbi.c:27]   --->   Operation 1177 'getelementptr' 'transition_addr_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_23 : Operation 1178 [2/2] (1.64ns)   --->   "%transition_load_45 = load i12 %transition_addr_45" [viterbi.c:27]   --->   Operation 1178 'load' 'transition_load_45' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1179 [1/2] (2.98ns)   --->   "%llike_load_59 = load i14 %llike_addr_60" [viterbi.c:26]   --->   Operation 1179 'load' 'llike_load_59' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 1180 [1/2] (2.98ns)   --->   "%llike_load_60 = load i14 %llike_addr_61" [viterbi.c:26]   --->   Operation 1180 'load' 'llike_load_60' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 1181 [1/2] (2.98ns)   --->   "%llike_load_61 = load i14 %llike_addr_62" [viterbi.c:26]   --->   Operation 1181 'load' 'llike_load_61' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 1182 [2/2] (2.98ns)   --->   "%llike_load_62 = load i14 %llike_addr_63" [viterbi.c:26]   --->   Operation 1182 'load' 'llike_load_62' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 24 <SV = 23> <Delay = 2.98>
ST_24 : Operation 1183 [2/2] (2.01ns)   --->   "%tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln29_4" [viterbi.c:29]   --->   Operation 1183 'dcmp' 'tmp_19' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1184 [1/5] (2.89ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1184 'dadd' 'p_22' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1185 [1/5] (2.89ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1185 'dadd' 'p_23' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1186 [2/5] (2.89ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1186 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1187 [2/5] (2.89ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1187 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1188 [3/5] (2.89ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1188 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1189 [3/5] (2.89ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1189 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1190 [4/5] (2.89ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1190 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1191 [4/5] (2.89ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1191 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1192 [5/5] (2.89ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1192 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1193 [5/5] (2.89ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1193 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1194 [1/5] (2.89ns)   --->   "%add3_32 = dadd i64 %llike_load_34, i64 %bitcast_ln27_33" [viterbi.c:26]   --->   Operation 1194 'dadd' 'add3_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1195 [1/5] (2.89ns)   --->   "%add3_33 = dadd i64 %llike_load_35, i64 %bitcast_ln27_34" [viterbi.c:26]   --->   Operation 1195 'dadd' 'add3_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1196 [2/5] (2.89ns)   --->   "%add3_34 = dadd i64 %llike_load_36, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1196 'dadd' 'add3_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1197 [2/5] (2.89ns)   --->   "%add3_35 = dadd i64 %llike_load_37, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1197 'dadd' 'add3_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1198 [3/5] (2.89ns)   --->   "%add3_36 = dadd i64 %llike_load_38, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 1198 'dadd' 'add3_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1199 [3/5] (2.89ns)   --->   "%add3_37 = dadd i64 %llike_load_39, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 1199 'dadd' 'add3_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1200 [4/5] (2.89ns)   --->   "%add3_38 = dadd i64 %llike_load_40, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 1200 'dadd' 'add3_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1201 [4/5] (2.89ns)   --->   "%add3_39 = dadd i64 %llike_load_41, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 1201 'dadd' 'add3_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln27_41 = bitcast i64 %transition_load_42" [viterbi.c:27]   --->   Operation 1202 'bitcast' 'bitcast_ln27_41' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1203 [5/5] (2.89ns)   --->   "%add3_40 = dadd i64 %llike_load_42, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 1203 'dadd' 'add3_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln27_42 = bitcast i64 %transition_load_43" [viterbi.c:27]   --->   Operation 1204 'bitcast' 'bitcast_ln27_42' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1205 [5/5] (2.89ns)   --->   "%add3_41 = dadd i64 %llike_load_43, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 1205 'dadd' 'add3_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1206 [1/2] (1.64ns)   --->   "%transition_load_44 = load i12 %transition_addr_44" [viterbi.c:27]   --->   Operation 1206 'load' 'transition_load_44' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1207 [1/2] (1.64ns)   --->   "%transition_load_45 = load i12 %transition_addr_45" [viterbi.c:27]   --->   Operation 1207 'load' 'transition_load_45' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln27_45_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 46, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1208 'bitconcatenate' 'zext_ln27_45_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln27_45 = zext i12 %zext_ln27_45_cast" [viterbi.c:27]   --->   Operation 1209 'zext' 'zext_ln27_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1210 [1/1] (0.00ns)   --->   "%transition_addr_46 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_45" [viterbi.c:27]   --->   Operation 1210 'getelementptr' 'transition_addr_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1211 [2/2] (1.64ns)   --->   "%transition_load_46 = load i12 %transition_addr_46" [viterbi.c:27]   --->   Operation 1211 'load' 'transition_load_46' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln27_46_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 47, i6 %trunc_ln23" [viterbi.c:27]   --->   Operation 1212 'bitconcatenate' 'zext_ln27_46_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln27_46 = zext i12 %zext_ln27_46_cast" [viterbi.c:27]   --->   Operation 1213 'zext' 'zext_ln27_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1214 [1/1] (0.00ns)   --->   "%transition_addr_47 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_46" [viterbi.c:27]   --->   Operation 1214 'getelementptr' 'transition_addr_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 1215 [2/2] (1.64ns)   --->   "%transition_load_47 = load i12 %transition_addr_47" [viterbi.c:27]   --->   Operation 1215 'load' 'transition_load_47' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1216 [1/2] (2.98ns)   --->   "%llike_load_62 = load i14 %llike_addr_63" [viterbi.c:26]   --->   Operation 1216 'load' 'llike_load_62' <Predicate = (!icmp_ln18)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast i64 %p_5" [viterbi.c:29]   --->   Operation 1217 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_10, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1218 'partselect' 'tmp_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i64 %bitcast_ln29_10" [viterbi.c:29]   --->   Operation 1219 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1220 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast i64 %select_ln29_4" [viterbi.c:29]   --->   Operation 1220 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_11, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1221 'partselect' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i64 %bitcast_ln29_11" [viterbi.c:29]   --->   Operation 1222 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1223 [1/1] (0.61ns)   --->   "%icmp_ln29_20 = icmp_ne  i11 %tmp_17, i11 2047" [viterbi.c:29]   --->   Operation 1223 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1224 [1/1] (0.98ns)   --->   "%icmp_ln29_21 = icmp_eq  i52 %trunc_ln29_10, i52 0" [viterbi.c:29]   --->   Operation 1224 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, i1 %icmp_ln29_20" [viterbi.c:29]   --->   Operation 1225 'or' 'or_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1226 [1/1] (0.61ns)   --->   "%icmp_ln29_22 = icmp_ne  i11 %tmp_18, i11 2047" [viterbi.c:29]   --->   Operation 1226 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1227 [1/1] (0.98ns)   --->   "%icmp_ln29_23 = icmp_eq  i52 %trunc_ln29_11, i52 0" [viterbi.c:29]   --->   Operation 1227 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, i1 %icmp_ln29_22" [viterbi.c:29]   --->   Operation 1228 'or' 'or_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, i1 %or_ln29_11" [viterbi.c:29]   --->   Operation 1229 'and' 'and_ln29_10' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1230 [1/2] (2.01ns)   --->   "%tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln29_4" [viterbi.c:29]   --->   Operation 1230 'dcmp' 'tmp_19' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, i1 %tmp_19" [viterbi.c:29]   --->   Operation 1231 'and' 'and_ln29_11' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1232 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_11, i64 %p_5, i64 %select_ln29_4" [viterbi.c:29]   --->   Operation 1232 'select' 'select_ln29_5' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1233 [1/5] (2.89ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1233 'dadd' 'p_24' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1234 [1/5] (2.89ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1234 'dadd' 'p_25' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1235 [2/5] (2.89ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1235 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1236 [2/5] (2.89ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1236 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1237 [3/5] (2.89ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1237 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1238 [3/5] (2.89ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1238 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1239 [4/5] (2.89ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1239 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1240 [4/5] (2.89ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1240 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1241 [5/5] (2.89ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1241 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1242 [5/5] (2.89ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1242 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1243 [1/5] (2.89ns)   --->   "%add3_34 = dadd i64 %llike_load_36, i64 %bitcast_ln27_35" [viterbi.c:26]   --->   Operation 1243 'dadd' 'add3_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1244 [1/5] (2.89ns)   --->   "%add3_35 = dadd i64 %llike_load_37, i64 %bitcast_ln27_36" [viterbi.c:26]   --->   Operation 1244 'dadd' 'add3_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1245 [2/5] (2.89ns)   --->   "%add3_36 = dadd i64 %llike_load_38, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 1245 'dadd' 'add3_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1246 [2/5] (2.89ns)   --->   "%add3_37 = dadd i64 %llike_load_39, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 1246 'dadd' 'add3_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1247 [3/5] (2.89ns)   --->   "%add3_38 = dadd i64 %llike_load_40, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 1247 'dadd' 'add3_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1248 [3/5] (2.89ns)   --->   "%add3_39 = dadd i64 %llike_load_41, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 1248 'dadd' 'add3_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1249 [4/5] (2.89ns)   --->   "%add3_40 = dadd i64 %llike_load_42, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 1249 'dadd' 'add3_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1250 [4/5] (2.89ns)   --->   "%add3_41 = dadd i64 %llike_load_43, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 1250 'dadd' 'add3_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln27_43 = bitcast i64 %transition_load_44" [viterbi.c:27]   --->   Operation 1251 'bitcast' 'bitcast_ln27_43' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1252 [5/5] (2.89ns)   --->   "%add3_42 = dadd i64 %llike_load_44, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 1252 'dadd' 'add3_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1253 [1/1] (0.00ns)   --->   "%bitcast_ln27_44 = bitcast i64 %transition_load_45" [viterbi.c:27]   --->   Operation 1253 'bitcast' 'bitcast_ln27_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1254 [5/5] (2.89ns)   --->   "%add3_43 = dadd i64 %llike_load_45, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 1254 'dadd' 'add3_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1255 [1/2] (1.64ns)   --->   "%transition_load_46 = load i12 %transition_addr_46" [viterbi.c:27]   --->   Operation 1255 'load' 'transition_load_46' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1256 [1/2] (1.64ns)   --->   "%transition_load_47 = load i12 %transition_addr_47" [viterbi.c:27]   --->   Operation 1256 'load' 'transition_load_47' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln27_15 = sext i11 %zext_ln27_15_cast" [viterbi.c:27]   --->   Operation 1257 'sext' 'sext_ln27_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln27_47 = zext i12 %sext_ln27_15" [viterbi.c:27]   --->   Operation 1258 'zext' 'zext_ln27_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1259 [1/1] (0.00ns)   --->   "%transition_addr_48 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_47" [viterbi.c:27]   --->   Operation 1259 'getelementptr' 'transition_addr_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1260 [2/2] (1.64ns)   --->   "%transition_load_48 = load i12 %transition_addr_48" [viterbi.c:27]   --->   Operation 1260 'load' 'transition_load_48' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln27_16 = sext i11 %zext_ln27_16_cast" [viterbi.c:27]   --->   Operation 1261 'sext' 'sext_ln27_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln27_48 = zext i12 %sext_ln27_16" [viterbi.c:27]   --->   Operation 1262 'zext' 'zext_ln27_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1263 [1/1] (0.00ns)   --->   "%transition_addr_49 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_48" [viterbi.c:27]   --->   Operation 1263 'getelementptr' 'transition_addr_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 1264 [2/2] (1.64ns)   --->   "%transition_load_49 = load i12 %transition_addr_49" [viterbi.c:27]   --->   Operation 1264 'load' 'transition_load_49' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 1265 [2/2] (2.01ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln29_5" [viterbi.c:29]   --->   Operation 1265 'dcmp' 'tmp_22' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1266 [1/5] (2.89ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1266 'dadd' 'p_26' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1267 [1/5] (2.89ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1267 'dadd' 'p_27' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1268 [2/5] (2.89ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1268 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1269 [2/5] (2.89ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1269 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1270 [3/5] (2.89ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1270 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1271 [3/5] (2.89ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1271 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1272 [4/5] (2.89ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1272 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1273 [4/5] (2.89ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1273 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1274 [5/5] (2.89ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1274 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1275 [5/5] (2.89ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1275 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1276 [1/5] (2.89ns)   --->   "%add3_36 = dadd i64 %llike_load_38, i64 %bitcast_ln27_37" [viterbi.c:26]   --->   Operation 1276 'dadd' 'add3_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1277 [1/5] (2.89ns)   --->   "%add3_37 = dadd i64 %llike_load_39, i64 %bitcast_ln27_38" [viterbi.c:26]   --->   Operation 1277 'dadd' 'add3_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1278 [2/5] (2.89ns)   --->   "%add3_38 = dadd i64 %llike_load_40, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 1278 'dadd' 'add3_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1279 [2/5] (2.89ns)   --->   "%add3_39 = dadd i64 %llike_load_41, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 1279 'dadd' 'add3_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1280 [3/5] (2.89ns)   --->   "%add3_40 = dadd i64 %llike_load_42, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 1280 'dadd' 'add3_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1281 [3/5] (2.89ns)   --->   "%add3_41 = dadd i64 %llike_load_43, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 1281 'dadd' 'add3_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1282 [4/5] (2.89ns)   --->   "%add3_42 = dadd i64 %llike_load_44, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 1282 'dadd' 'add3_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1283 [4/5] (2.89ns)   --->   "%add3_43 = dadd i64 %llike_load_45, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 1283 'dadd' 'add3_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1284 [1/1] (0.00ns)   --->   "%bitcast_ln27_45 = bitcast i64 %transition_load_46" [viterbi.c:27]   --->   Operation 1284 'bitcast' 'bitcast_ln27_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1285 [5/5] (2.89ns)   --->   "%add3_44 = dadd i64 %llike_load_46, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 1285 'dadd' 'add3_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln27_46 = bitcast i64 %transition_load_47" [viterbi.c:27]   --->   Operation 1286 'bitcast' 'bitcast_ln27_46' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1287 [5/5] (2.89ns)   --->   "%add3_45 = dadd i64 %llike_load_47, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 1287 'dadd' 'add3_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1288 [1/2] (1.64ns)   --->   "%transition_load_48 = load i12 %transition_addr_48" [viterbi.c:27]   --->   Operation 1288 'load' 'transition_load_48' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1289 [1/2] (1.64ns)   --->   "%transition_load_49 = load i12 %transition_addr_49" [viterbi.c:27]   --->   Operation 1289 'load' 'transition_load_49' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln27_17 = sext i11 %zext_ln27_17_cast" [viterbi.c:27]   --->   Operation 1290 'sext' 'sext_ln27_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln27_49 = zext i12 %sext_ln27_17" [viterbi.c:27]   --->   Operation 1291 'zext' 'zext_ln27_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1292 [1/1] (0.00ns)   --->   "%transition_addr_50 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_49" [viterbi.c:27]   --->   Operation 1292 'getelementptr' 'transition_addr_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1293 [2/2] (1.64ns)   --->   "%transition_load_50 = load i12 %transition_addr_50" [viterbi.c:27]   --->   Operation 1293 'load' 'transition_load_50' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln27_18 = sext i11 %zext_ln27_18_cast" [viterbi.c:27]   --->   Operation 1294 'sext' 'sext_ln27_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln27_50 = zext i12 %sext_ln27_18" [viterbi.c:27]   --->   Operation 1295 'zext' 'zext_ln27_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1296 [1/1] (0.00ns)   --->   "%transition_addr_51 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_50" [viterbi.c:27]   --->   Operation 1296 'getelementptr' 'transition_addr_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 1297 [2/2] (1.64ns)   --->   "%transition_load_51 = load i12 %transition_addr_51" [viterbi.c:27]   --->   Operation 1297 'load' 'transition_load_51' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast i64 %p_6" [viterbi.c:29]   --->   Operation 1298 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_12, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1299 'partselect' 'tmp_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i64 %bitcast_ln29_12" [viterbi.c:29]   --->   Operation 1300 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast i64 %select_ln29_5" [viterbi.c:29]   --->   Operation 1301 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_13, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1302 'partselect' 'tmp_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i64 %bitcast_ln29_13" [viterbi.c:29]   --->   Operation 1303 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1304 [1/1] (0.61ns)   --->   "%icmp_ln29_24 = icmp_ne  i11 %tmp_20, i11 2047" [viterbi.c:29]   --->   Operation 1304 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1305 [1/1] (0.98ns)   --->   "%icmp_ln29_25 = icmp_eq  i52 %trunc_ln29_12, i52 0" [viterbi.c:29]   --->   Operation 1305 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, i1 %icmp_ln29_24" [viterbi.c:29]   --->   Operation 1306 'or' 'or_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1307 [1/1] (0.61ns)   --->   "%icmp_ln29_26 = icmp_ne  i11 %tmp_21, i11 2047" [viterbi.c:29]   --->   Operation 1307 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1308 [1/1] (0.98ns)   --->   "%icmp_ln29_27 = icmp_eq  i52 %trunc_ln29_13, i52 0" [viterbi.c:29]   --->   Operation 1308 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, i1 %icmp_ln29_26" [viterbi.c:29]   --->   Operation 1309 'or' 'or_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, i1 %or_ln29_13" [viterbi.c:29]   --->   Operation 1310 'and' 'and_ln29_12' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1311 [1/2] (2.01ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln29_5" [viterbi.c:29]   --->   Operation 1311 'dcmp' 'tmp_22' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, i1 %tmp_22" [viterbi.c:29]   --->   Operation 1312 'and' 'and_ln29_13' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1313 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_13, i64 %p_6, i64 %select_ln29_5" [viterbi.c:29]   --->   Operation 1313 'select' 'select_ln29_6' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1314 [1/5] (2.89ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1314 'dadd' 'p_28' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1315 [1/5] (2.89ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1315 'dadd' 'p_29' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1316 [2/5] (2.89ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1316 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1317 [2/5] (2.89ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1317 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1318 [3/5] (2.89ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1318 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1319 [3/5] (2.89ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1319 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1320 [4/5] (2.89ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1320 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1321 [4/5] (2.89ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1321 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1322 [5/5] (2.89ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1322 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1323 [5/5] (2.89ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1323 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1324 [1/5] (2.89ns)   --->   "%add3_38 = dadd i64 %llike_load_40, i64 %bitcast_ln27_39" [viterbi.c:26]   --->   Operation 1324 'dadd' 'add3_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1325 [1/5] (2.89ns)   --->   "%add3_39 = dadd i64 %llike_load_41, i64 %bitcast_ln27_40" [viterbi.c:26]   --->   Operation 1325 'dadd' 'add3_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1326 [2/5] (2.89ns)   --->   "%add3_40 = dadd i64 %llike_load_42, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 1326 'dadd' 'add3_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1327 [2/5] (2.89ns)   --->   "%add3_41 = dadd i64 %llike_load_43, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 1327 'dadd' 'add3_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1328 [3/5] (2.89ns)   --->   "%add3_42 = dadd i64 %llike_load_44, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 1328 'dadd' 'add3_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1329 [3/5] (2.89ns)   --->   "%add3_43 = dadd i64 %llike_load_45, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 1329 'dadd' 'add3_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1330 [4/5] (2.89ns)   --->   "%add3_44 = dadd i64 %llike_load_46, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 1330 'dadd' 'add3_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1331 [4/5] (2.89ns)   --->   "%add3_45 = dadd i64 %llike_load_47, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 1331 'dadd' 'add3_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1332 [1/1] (0.00ns)   --->   "%bitcast_ln27_47 = bitcast i64 %transition_load_48" [viterbi.c:27]   --->   Operation 1332 'bitcast' 'bitcast_ln27_47' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1333 [5/5] (2.89ns)   --->   "%add3_46 = dadd i64 %llike_load_48, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 1333 'dadd' 'add3_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln27_48 = bitcast i64 %transition_load_49" [viterbi.c:27]   --->   Operation 1334 'bitcast' 'bitcast_ln27_48' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1335 [5/5] (2.89ns)   --->   "%add3_47 = dadd i64 %llike_load_49, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 1335 'dadd' 'add3_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1336 [1/2] (1.64ns)   --->   "%transition_load_50 = load i12 %transition_addr_50" [viterbi.c:27]   --->   Operation 1336 'load' 'transition_load_50' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1337 [1/2] (1.64ns)   --->   "%transition_load_51 = load i12 %transition_addr_51" [viterbi.c:27]   --->   Operation 1337 'load' 'transition_load_51' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln27_19 = sext i11 %zext_ln27_19_cast" [viterbi.c:27]   --->   Operation 1338 'sext' 'sext_ln27_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln27_51 = zext i12 %sext_ln27_19" [viterbi.c:27]   --->   Operation 1339 'zext' 'zext_ln27_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1340 [1/1] (0.00ns)   --->   "%transition_addr_52 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_51" [viterbi.c:27]   --->   Operation 1340 'getelementptr' 'transition_addr_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1341 [2/2] (1.64ns)   --->   "%transition_load_52 = load i12 %transition_addr_52" [viterbi.c:27]   --->   Operation 1341 'load' 'transition_load_52' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln27_20 = sext i11 %zext_ln27_20_cast" [viterbi.c:27]   --->   Operation 1342 'sext' 'sext_ln27_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln27_52 = zext i12 %sext_ln27_20" [viterbi.c:27]   --->   Operation 1343 'zext' 'zext_ln27_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1344 [1/1] (0.00ns)   --->   "%transition_addr_53 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_52" [viterbi.c:27]   --->   Operation 1344 'getelementptr' 'transition_addr_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_27 : Operation 1345 [2/2] (1.64ns)   --->   "%transition_load_53 = load i12 %transition_addr_53" [viterbi.c:27]   --->   Operation 1345 'load' 'transition_load_53' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 1346 [2/2] (2.01ns)   --->   "%tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln29_6" [viterbi.c:29]   --->   Operation 1346 'dcmp' 'tmp_25' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1347 [1/5] (2.89ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1347 'dadd' 'p_30' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1348 [1/5] (2.89ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1348 'dadd' 'p_31' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1349 [2/5] (2.89ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1349 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1350 [2/5] (2.89ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1350 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1351 [3/5] (2.89ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1351 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1352 [3/5] (2.89ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1352 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1353 [4/5] (2.89ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1353 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1354 [4/5] (2.89ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1354 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1355 [5/5] (2.89ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1355 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1356 [5/5] (2.89ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1356 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1357 [1/5] (2.89ns)   --->   "%add3_40 = dadd i64 %llike_load_42, i64 %bitcast_ln27_41" [viterbi.c:26]   --->   Operation 1357 'dadd' 'add3_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1358 [1/5] (2.89ns)   --->   "%add3_41 = dadd i64 %llike_load_43, i64 %bitcast_ln27_42" [viterbi.c:26]   --->   Operation 1358 'dadd' 'add3_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1359 [2/5] (2.89ns)   --->   "%add3_42 = dadd i64 %llike_load_44, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 1359 'dadd' 'add3_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1360 [2/5] (2.89ns)   --->   "%add3_43 = dadd i64 %llike_load_45, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 1360 'dadd' 'add3_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1361 [3/5] (2.89ns)   --->   "%add3_44 = dadd i64 %llike_load_46, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 1361 'dadd' 'add3_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1362 [3/5] (2.89ns)   --->   "%add3_45 = dadd i64 %llike_load_47, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 1362 'dadd' 'add3_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1363 [4/5] (2.89ns)   --->   "%add3_46 = dadd i64 %llike_load_48, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 1363 'dadd' 'add3_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1364 [4/5] (2.89ns)   --->   "%add3_47 = dadd i64 %llike_load_49, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 1364 'dadd' 'add3_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1365 [1/1] (0.00ns)   --->   "%bitcast_ln27_49 = bitcast i64 %transition_load_50" [viterbi.c:27]   --->   Operation 1365 'bitcast' 'bitcast_ln27_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1366 [5/5] (2.89ns)   --->   "%add3_48 = dadd i64 %llike_load_50, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 1366 'dadd' 'add3_48' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1367 [1/1] (0.00ns)   --->   "%bitcast_ln27_50 = bitcast i64 %transition_load_51" [viterbi.c:27]   --->   Operation 1367 'bitcast' 'bitcast_ln27_50' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1368 [5/5] (2.89ns)   --->   "%add3_49 = dadd i64 %llike_load_51, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 1368 'dadd' 'add3_49' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1369 [1/2] (1.64ns)   --->   "%transition_load_52 = load i12 %transition_addr_52" [viterbi.c:27]   --->   Operation 1369 'load' 'transition_load_52' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1370 [1/2] (1.64ns)   --->   "%transition_load_53 = load i12 %transition_addr_53" [viterbi.c:27]   --->   Operation 1370 'load' 'transition_load_53' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln27_21 = sext i11 %zext_ln27_21_cast" [viterbi.c:27]   --->   Operation 1371 'sext' 'sext_ln27_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln27_53 = zext i12 %sext_ln27_21" [viterbi.c:27]   --->   Operation 1372 'zext' 'zext_ln27_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1373 [1/1] (0.00ns)   --->   "%transition_addr_54 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_53" [viterbi.c:27]   --->   Operation 1373 'getelementptr' 'transition_addr_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1374 [2/2] (1.64ns)   --->   "%transition_load_54 = load i12 %transition_addr_54" [viterbi.c:27]   --->   Operation 1374 'load' 'transition_load_54' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln27_22 = sext i11 %zext_ln27_22_cast" [viterbi.c:27]   --->   Operation 1375 'sext' 'sext_ln27_22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln27_54 = zext i12 %sext_ln27_22" [viterbi.c:27]   --->   Operation 1376 'zext' 'zext_ln27_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1377 [1/1] (0.00ns)   --->   "%transition_addr_55 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_54" [viterbi.c:27]   --->   Operation 1377 'getelementptr' 'transition_addr_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 1378 [2/2] (1.64ns)   --->   "%transition_load_55 = load i12 %transition_addr_55" [viterbi.c:27]   --->   Operation 1378 'load' 'transition_load_55' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast i64 %p_7" [viterbi.c:29]   --->   Operation 1379 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_14, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1380 'partselect' 'tmp_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i64 %bitcast_ln29_14" [viterbi.c:29]   --->   Operation 1381 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1382 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast i64 %select_ln29_6" [viterbi.c:29]   --->   Operation 1382 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_15, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1383 'partselect' 'tmp_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i64 %bitcast_ln29_15" [viterbi.c:29]   --->   Operation 1384 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1385 [1/1] (0.61ns)   --->   "%icmp_ln29_28 = icmp_ne  i11 %tmp_23, i11 2047" [viterbi.c:29]   --->   Operation 1385 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1386 [1/1] (0.98ns)   --->   "%icmp_ln29_29 = icmp_eq  i52 %trunc_ln29_14, i52 0" [viterbi.c:29]   --->   Operation 1386 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, i1 %icmp_ln29_28" [viterbi.c:29]   --->   Operation 1387 'or' 'or_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1388 [1/1] (0.61ns)   --->   "%icmp_ln29_30 = icmp_ne  i11 %tmp_24, i11 2047" [viterbi.c:29]   --->   Operation 1388 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1389 [1/1] (0.98ns)   --->   "%icmp_ln29_31 = icmp_eq  i52 %trunc_ln29_15, i52 0" [viterbi.c:29]   --->   Operation 1389 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, i1 %icmp_ln29_30" [viterbi.c:29]   --->   Operation 1390 'or' 'or_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%and_ln29_14 = and i1 %or_ln29_14, i1 %or_ln29_15" [viterbi.c:29]   --->   Operation 1391 'and' 'and_ln29_14' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1392 [1/2] (2.01ns)   --->   "%tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln29_6" [viterbi.c:29]   --->   Operation 1392 'dcmp' 'tmp_25' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_15 = and i1 %and_ln29_14, i1 %tmp_25" [viterbi.c:29]   --->   Operation 1393 'and' 'and_ln29_15' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1394 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_15, i64 %p_7, i64 %select_ln29_6" [viterbi.c:29]   --->   Operation 1394 'select' 'select_ln29_7' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1395 [1/5] (2.89ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1395 'dadd' 'p_32' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1396 [1/5] (2.89ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1396 'dadd' 'p_33' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1397 [2/5] (2.89ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1397 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1398 [2/5] (2.89ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1398 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1399 [3/5] (2.89ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1399 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1400 [3/5] (2.89ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1400 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1401 [4/5] (2.89ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1401 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1402 [4/5] (2.89ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1402 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1403 [5/5] (2.89ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1403 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1404 [5/5] (2.89ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1404 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1405 [1/5] (2.89ns)   --->   "%add3_42 = dadd i64 %llike_load_44, i64 %bitcast_ln27_43" [viterbi.c:26]   --->   Operation 1405 'dadd' 'add3_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1406 [1/5] (2.89ns)   --->   "%add3_43 = dadd i64 %llike_load_45, i64 %bitcast_ln27_44" [viterbi.c:26]   --->   Operation 1406 'dadd' 'add3_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1407 [2/5] (2.89ns)   --->   "%add3_44 = dadd i64 %llike_load_46, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 1407 'dadd' 'add3_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1408 [2/5] (2.89ns)   --->   "%add3_45 = dadd i64 %llike_load_47, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 1408 'dadd' 'add3_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1409 [3/5] (2.89ns)   --->   "%add3_46 = dadd i64 %llike_load_48, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 1409 'dadd' 'add3_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1410 [3/5] (2.89ns)   --->   "%add3_47 = dadd i64 %llike_load_49, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 1410 'dadd' 'add3_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1411 [4/5] (2.89ns)   --->   "%add3_48 = dadd i64 %llike_load_50, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 1411 'dadd' 'add3_48' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1412 [4/5] (2.89ns)   --->   "%add3_49 = dadd i64 %llike_load_51, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 1412 'dadd' 'add3_49' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln27_51 = bitcast i64 %transition_load_52" [viterbi.c:27]   --->   Operation 1413 'bitcast' 'bitcast_ln27_51' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1414 [5/5] (2.89ns)   --->   "%add3_50 = dadd i64 %llike_load_52, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 1414 'dadd' 'add3_50' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln27_52 = bitcast i64 %transition_load_53" [viterbi.c:27]   --->   Operation 1415 'bitcast' 'bitcast_ln27_52' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1416 [5/5] (2.89ns)   --->   "%add3_51 = dadd i64 %llike_load_53, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 1416 'dadd' 'add3_51' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1417 [1/2] (1.64ns)   --->   "%transition_load_54 = load i12 %transition_addr_54" [viterbi.c:27]   --->   Operation 1417 'load' 'transition_load_54' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1418 [1/2] (1.64ns)   --->   "%transition_load_55 = load i12 %transition_addr_55" [viterbi.c:27]   --->   Operation 1418 'load' 'transition_load_55' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln27_23 = sext i10 %zext_ln27_7_cast" [viterbi.c:27]   --->   Operation 1419 'sext' 'sext_ln27_23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln27_55 = zext i12 %sext_ln27_23" [viterbi.c:27]   --->   Operation 1420 'zext' 'zext_ln27_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1421 [1/1] (0.00ns)   --->   "%transition_addr_56 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_55" [viterbi.c:27]   --->   Operation 1421 'getelementptr' 'transition_addr_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1422 [2/2] (1.64ns)   --->   "%transition_load_56 = load i12 %transition_addr_56" [viterbi.c:27]   --->   Operation 1422 'load' 'transition_load_56' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln27_24 = sext i10 %zext_ln27_8_cast" [viterbi.c:27]   --->   Operation 1423 'sext' 'sext_ln27_24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln27_56 = zext i12 %sext_ln27_24" [viterbi.c:27]   --->   Operation 1424 'zext' 'zext_ln27_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1425 [1/1] (0.00ns)   --->   "%transition_addr_57 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_56" [viterbi.c:27]   --->   Operation 1425 'getelementptr' 'transition_addr_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 1426 [2/2] (1.64ns)   --->   "%transition_load_57 = load i12 %transition_addr_57" [viterbi.c:27]   --->   Operation 1426 'load' 'transition_load_57' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 1427 [2/2] (2.01ns)   --->   "%tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln29_7" [viterbi.c:29]   --->   Operation 1427 'dcmp' 'tmp_28' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1428 [1/5] (2.89ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1428 'dadd' 'p_34' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1429 [1/5] (2.89ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1429 'dadd' 'p_35' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1430 [2/5] (2.89ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1430 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1431 [2/5] (2.89ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1431 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1432 [3/5] (2.89ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1432 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1433 [3/5] (2.89ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1433 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1434 [4/5] (2.89ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1434 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1435 [4/5] (2.89ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1435 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1436 [5/5] (2.89ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1436 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1437 [5/5] (2.89ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1437 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1438 [1/5] (2.89ns)   --->   "%add3_44 = dadd i64 %llike_load_46, i64 %bitcast_ln27_45" [viterbi.c:26]   --->   Operation 1438 'dadd' 'add3_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1439 [1/5] (2.89ns)   --->   "%add3_45 = dadd i64 %llike_load_47, i64 %bitcast_ln27_46" [viterbi.c:26]   --->   Operation 1439 'dadd' 'add3_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1440 [2/5] (2.89ns)   --->   "%add3_46 = dadd i64 %llike_load_48, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 1440 'dadd' 'add3_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1441 [2/5] (2.89ns)   --->   "%add3_47 = dadd i64 %llike_load_49, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 1441 'dadd' 'add3_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1442 [3/5] (2.89ns)   --->   "%add3_48 = dadd i64 %llike_load_50, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 1442 'dadd' 'add3_48' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1443 [3/5] (2.89ns)   --->   "%add3_49 = dadd i64 %llike_load_51, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 1443 'dadd' 'add3_49' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1444 [4/5] (2.89ns)   --->   "%add3_50 = dadd i64 %llike_load_52, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 1444 'dadd' 'add3_50' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1445 [4/5] (2.89ns)   --->   "%add3_51 = dadd i64 %llike_load_53, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 1445 'dadd' 'add3_51' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1446 [1/1] (0.00ns)   --->   "%bitcast_ln27_53 = bitcast i64 %transition_load_54" [viterbi.c:27]   --->   Operation 1446 'bitcast' 'bitcast_ln27_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1447 [5/5] (2.89ns)   --->   "%add3_52 = dadd i64 %llike_load_54, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 1447 'dadd' 'add3_52' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1448 [1/1] (0.00ns)   --->   "%bitcast_ln27_54 = bitcast i64 %transition_load_55" [viterbi.c:27]   --->   Operation 1448 'bitcast' 'bitcast_ln27_54' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1449 [5/5] (2.89ns)   --->   "%add3_53 = dadd i64 %llike_load_55, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 1449 'dadd' 'add3_53' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1450 [1/2] (1.64ns)   --->   "%transition_load_56 = load i12 %transition_addr_56" [viterbi.c:27]   --->   Operation 1450 'load' 'transition_load_56' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1451 [1/2] (1.64ns)   --->   "%transition_load_57 = load i12 %transition_addr_57" [viterbi.c:27]   --->   Operation 1451 'load' 'transition_load_57' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln27_25 = sext i10 %zext_ln27_9_cast" [viterbi.c:27]   --->   Operation 1452 'sext' 'sext_ln27_25' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln27_57 = zext i12 %sext_ln27_25" [viterbi.c:27]   --->   Operation 1453 'zext' 'zext_ln27_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1454 [1/1] (0.00ns)   --->   "%transition_addr_58 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_57" [viterbi.c:27]   --->   Operation 1454 'getelementptr' 'transition_addr_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1455 [2/2] (1.64ns)   --->   "%transition_load_58 = load i12 %transition_addr_58" [viterbi.c:27]   --->   Operation 1455 'load' 'transition_load_58' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln27_26 = sext i10 %zext_ln27_10_cast" [viterbi.c:27]   --->   Operation 1456 'sext' 'sext_ln27_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln27_58 = zext i12 %sext_ln27_26" [viterbi.c:27]   --->   Operation 1457 'zext' 'zext_ln27_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1458 [1/1] (0.00ns)   --->   "%transition_addr_59 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_58" [viterbi.c:27]   --->   Operation 1458 'getelementptr' 'transition_addr_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_30 : Operation 1459 [2/2] (1.64ns)   --->   "%transition_load_59 = load i12 %transition_addr_59" [viterbi.c:27]   --->   Operation 1459 'load' 'transition_load_59' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 1460 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast i64 %p_8" [viterbi.c:29]   --->   Operation 1460 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_16, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1461 'partselect' 'tmp_26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i64 %bitcast_ln29_16" [viterbi.c:29]   --->   Operation 1462 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1463 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast i64 %select_ln29_7" [viterbi.c:29]   --->   Operation 1463 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_17, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1464 'partselect' 'tmp_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i64 %bitcast_ln29_17" [viterbi.c:29]   --->   Operation 1465 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1466 [1/1] (0.61ns)   --->   "%icmp_ln29_32 = icmp_ne  i11 %tmp_26, i11 2047" [viterbi.c:29]   --->   Operation 1466 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1467 [1/1] (0.98ns)   --->   "%icmp_ln29_33 = icmp_eq  i52 %trunc_ln29_16, i52 0" [viterbi.c:29]   --->   Operation 1467 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, i1 %icmp_ln29_32" [viterbi.c:29]   --->   Operation 1468 'or' 'or_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1469 [1/1] (0.61ns)   --->   "%icmp_ln29_34 = icmp_ne  i11 %tmp_27, i11 2047" [viterbi.c:29]   --->   Operation 1469 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln18)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1470 [1/1] (0.98ns)   --->   "%icmp_ln29_35 = icmp_eq  i52 %trunc_ln29_17, i52 0" [viterbi.c:29]   --->   Operation 1470 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln18)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, i1 %icmp_ln29_34" [viterbi.c:29]   --->   Operation 1471 'or' 'or_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%and_ln29_16 = and i1 %or_ln29_16, i1 %or_ln29_17" [viterbi.c:29]   --->   Operation 1472 'and' 'and_ln29_16' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1473 [1/2] (2.01ns)   --->   "%tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln29_7" [viterbi.c:29]   --->   Operation 1473 'dcmp' 'tmp_28' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1474 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_17 = and i1 %and_ln29_16, i1 %tmp_28" [viterbi.c:29]   --->   Operation 1474 'and' 'and_ln29_17' <Predicate = (!icmp_ln18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1475 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_17, i64 %p_8, i64 %select_ln29_7" [viterbi.c:29]   --->   Operation 1475 'select' 'select_ln29_8' <Predicate = (!icmp_ln18)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1476 [1/5] (2.89ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1476 'dadd' 'p_36' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1477 [1/5] (2.89ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1477 'dadd' 'p_37' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1478 [2/5] (2.89ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1478 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1479 [2/5] (2.89ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1479 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1480 [3/5] (2.89ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1480 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1481 [3/5] (2.89ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1481 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1482 [4/5] (2.89ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1482 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1483 [4/5] (2.89ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1483 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1484 [5/5] (2.89ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1484 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1485 [5/5] (2.89ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1485 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1486 [1/5] (2.89ns)   --->   "%add3_46 = dadd i64 %llike_load_48, i64 %bitcast_ln27_47" [viterbi.c:26]   --->   Operation 1486 'dadd' 'add3_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1487 [1/5] (2.89ns)   --->   "%add3_47 = dadd i64 %llike_load_49, i64 %bitcast_ln27_48" [viterbi.c:26]   --->   Operation 1487 'dadd' 'add3_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1488 [2/5] (2.89ns)   --->   "%add3_48 = dadd i64 %llike_load_50, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 1488 'dadd' 'add3_48' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1489 [2/5] (2.89ns)   --->   "%add3_49 = dadd i64 %llike_load_51, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 1489 'dadd' 'add3_49' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1490 [3/5] (2.89ns)   --->   "%add3_50 = dadd i64 %llike_load_52, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 1490 'dadd' 'add3_50' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1491 [3/5] (2.89ns)   --->   "%add3_51 = dadd i64 %llike_load_53, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 1491 'dadd' 'add3_51' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1492 [4/5] (2.89ns)   --->   "%add3_52 = dadd i64 %llike_load_54, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 1492 'dadd' 'add3_52' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1493 [4/5] (2.89ns)   --->   "%add3_53 = dadd i64 %llike_load_55, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 1493 'dadd' 'add3_53' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln27_55 = bitcast i64 %transition_load_56" [viterbi.c:27]   --->   Operation 1494 'bitcast' 'bitcast_ln27_55' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1495 [5/5] (2.89ns)   --->   "%add3_54 = dadd i64 %llike_load_56, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 1495 'dadd' 'add3_54' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln27_56 = bitcast i64 %transition_load_57" [viterbi.c:27]   --->   Operation 1496 'bitcast' 'bitcast_ln27_56' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1497 [5/5] (2.89ns)   --->   "%add3_55 = dadd i64 %llike_load_57, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 1497 'dadd' 'add3_55' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1498 [1/2] (1.64ns)   --->   "%transition_load_58 = load i12 %transition_addr_58" [viterbi.c:27]   --->   Operation 1498 'load' 'transition_load_58' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1499 [1/2] (1.64ns)   --->   "%transition_load_59 = load i12 %transition_addr_59" [viterbi.c:27]   --->   Operation 1499 'load' 'transition_load_59' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln27_27 = sext i9 %zext_ln27_3_cast" [viterbi.c:27]   --->   Operation 1500 'sext' 'sext_ln27_27' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln27_59 = zext i12 %sext_ln27_27" [viterbi.c:27]   --->   Operation 1501 'zext' 'zext_ln27_59' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1502 [1/1] (0.00ns)   --->   "%transition_addr_60 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_59" [viterbi.c:27]   --->   Operation 1502 'getelementptr' 'transition_addr_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1503 [2/2] (1.64ns)   --->   "%transition_load_60 = load i12 %transition_addr_60" [viterbi.c:27]   --->   Operation 1503 'load' 'transition_load_60' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln27_28 = sext i9 %zext_ln27_4_cast" [viterbi.c:27]   --->   Operation 1504 'sext' 'sext_ln27_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln27_60 = zext i12 %sext_ln27_28" [viterbi.c:27]   --->   Operation 1505 'zext' 'zext_ln27_60' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1506 [1/1] (0.00ns)   --->   "%transition_addr_61 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_60" [viterbi.c:27]   --->   Operation 1506 'getelementptr' 'transition_addr_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_31 : Operation 1507 [2/2] (1.64ns)   --->   "%transition_load_61 = load i12 %transition_addr_61" [viterbi.c:27]   --->   Operation 1507 'load' 'transition_load_61' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 1508 [2/2] (2.01ns)   --->   "%tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln29_8" [viterbi.c:29]   --->   Operation 1508 'dcmp' 'tmp_31' <Predicate = (!icmp_ln18)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1509 [1/5] (2.89ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1509 'dadd' 'p_38' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1510 [1/5] (2.89ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1510 'dadd' 'p_39' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1511 [2/5] (2.89ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1511 'dadd' 'p_40' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1512 [2/5] (2.89ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1512 'dadd' 'p_41' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1513 [3/5] (2.89ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1513 'dadd' 'p_42' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1514 [3/5] (2.89ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1514 'dadd' 'p_43' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1515 [4/5] (2.89ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1515 'dadd' 'p_44' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1516 [4/5] (2.89ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1516 'dadd' 'p_45' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1517 [5/5] (2.89ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1517 'dadd' 'p_46' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1518 [5/5] (2.89ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1518 'dadd' 'p_47' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1519 [1/5] (2.89ns)   --->   "%add3_48 = dadd i64 %llike_load_50, i64 %bitcast_ln27_49" [viterbi.c:26]   --->   Operation 1519 'dadd' 'add3_48' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1520 [1/5] (2.89ns)   --->   "%add3_49 = dadd i64 %llike_load_51, i64 %bitcast_ln27_50" [viterbi.c:26]   --->   Operation 1520 'dadd' 'add3_49' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1521 [2/5] (2.89ns)   --->   "%add3_50 = dadd i64 %llike_load_52, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 1521 'dadd' 'add3_50' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1522 [2/5] (2.89ns)   --->   "%add3_51 = dadd i64 %llike_load_53, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 1522 'dadd' 'add3_51' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1523 [3/5] (2.89ns)   --->   "%add3_52 = dadd i64 %llike_load_54, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 1523 'dadd' 'add3_52' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1524 [3/5] (2.89ns)   --->   "%add3_53 = dadd i64 %llike_load_55, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 1524 'dadd' 'add3_53' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1525 [4/5] (2.89ns)   --->   "%add3_54 = dadd i64 %llike_load_56, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 1525 'dadd' 'add3_54' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1526 [4/5] (2.89ns)   --->   "%add3_55 = dadd i64 %llike_load_57, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 1526 'dadd' 'add3_55' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln27_57 = bitcast i64 %transition_load_58" [viterbi.c:27]   --->   Operation 1527 'bitcast' 'bitcast_ln27_57' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 1528 [5/5] (2.89ns)   --->   "%add3_56 = dadd i64 %llike_load_58, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 1528 'dadd' 'add3_56' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1529 [1/1] (0.00ns)   --->   "%bitcast_ln27_58 = bitcast i64 %transition_load_59" [viterbi.c:27]   --->   Operation 1529 'bitcast' 'bitcast_ln27_58' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 1530 [5/5] (2.89ns)   --->   "%add3_57 = dadd i64 %llike_load_59, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 1530 'dadd' 'add3_57' <Predicate = (!icmp_ln18)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1531 [1/2] (1.64ns)   --->   "%transition_load_60 = load i12 %transition_addr_60" [viterbi.c:27]   --->   Operation 1531 'load' 'transition_load_60' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1532 [1/2] (1.64ns)   --->   "%transition_load_61 = load i12 %transition_addr_61" [viterbi.c:27]   --->   Operation 1532 'load' 'transition_load_61' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln27_29 = sext i8 %zext_ln27_1_cast" [viterbi.c:27]   --->   Operation 1533 'sext' 'sext_ln27_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln27_61 = zext i12 %sext_ln27_29" [viterbi.c:27]   --->   Operation 1534 'zext' 'zext_ln27_61' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 1535 [1/1] (0.00ns)   --->   "%transition_addr_62 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_61" [viterbi.c:27]   --->   Operation 1535 'getelementptr' 'transition_addr_62' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_32 : Operation 1536 [2/2] (1.64ns)   --->   "%transition_load_62 = load i12 %transition_addr_62" [viterbi.c:27]   --->   Operation 1536 'load' 'transition_load_62' <Predicate = (!icmp_ln18)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1537 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %select_ln18, i7 1" [viterbi.c:19]   --->   Operation 1537 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1538 [1/1] (0.38ns)   --->   "%store_ln19 = store i7 %add_ln19, i7 %curr" [viterbi.c:19]   --->   Operation 1538 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast i64 %p_9" [viterbi.c:29]   --->   Operation 1539 'bitcast' 'bitcast_ln29_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_18, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1540 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i64 %bitcast_ln29_18" [viterbi.c:29]   --->   Operation 1541 'trunc' 'trunc_ln29_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1542 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast i64 %select_ln29_8" [viterbi.c:29]   --->   Operation 1542 'bitcast' 'bitcast_ln29_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_19, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1543 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i64 %bitcast_ln29_19" [viterbi.c:29]   --->   Operation 1544 'trunc' 'trunc_ln29_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1545 [1/1] (0.61ns)   --->   "%icmp_ln29_36 = icmp_ne  i11 %tmp_29, i11 2047" [viterbi.c:29]   --->   Operation 1545 'icmp' 'icmp_ln29_36' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1546 [1/1] (0.98ns)   --->   "%icmp_ln29_37 = icmp_eq  i52 %trunc_ln29_18, i52 0" [viterbi.c:29]   --->   Operation 1546 'icmp' 'icmp_ln29_37' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, i1 %icmp_ln29_36" [viterbi.c:29]   --->   Operation 1547 'or' 'or_ln29_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1548 [1/1] (0.61ns)   --->   "%icmp_ln29_38 = icmp_ne  i11 %tmp_30, i11 2047" [viterbi.c:29]   --->   Operation 1548 'icmp' 'icmp_ln29_38' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1549 [1/1] (0.98ns)   --->   "%icmp_ln29_39 = icmp_eq  i52 %trunc_ln29_19, i52 0" [viterbi.c:29]   --->   Operation 1549 'icmp' 'icmp_ln29_39' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, i1 %icmp_ln29_38" [viterbi.c:29]   --->   Operation 1550 'or' 'or_ln29_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%and_ln29_18 = and i1 %or_ln29_18, i1 %or_ln29_19" [viterbi.c:29]   --->   Operation 1551 'and' 'and_ln29_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1552 [1/2] (2.01ns)   --->   "%tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln29_8" [viterbi.c:29]   --->   Operation 1552 'dcmp' 'tmp_31' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_19 = and i1 %and_ln29_18, i1 %tmp_31" [viterbi.c:29]   --->   Operation 1553 'and' 'and_ln29_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1554 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_19, i64 %p_9, i64 %select_ln29_8" [viterbi.c:29]   --->   Operation 1554 'select' 'select_ln29_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1555 [1/5] (2.89ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1555 'dadd' 'p_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1556 [1/5] (2.89ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1556 'dadd' 'p_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1557 [2/5] (2.89ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1557 'dadd' 'p_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1558 [2/5] (2.89ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1558 'dadd' 'p_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1559 [3/5] (2.89ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1559 'dadd' 'p_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1560 [3/5] (2.89ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1560 'dadd' 'p_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1561 [4/5] (2.89ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1561 'dadd' 'p_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1562 [4/5] (2.89ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1562 'dadd' 'p_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1563 [5/5] (2.89ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1563 'dadd' 'p_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1564 [5/5] (2.89ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1564 'dadd' 'p_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1565 [1/5] (2.89ns)   --->   "%add3_50 = dadd i64 %llike_load_52, i64 %bitcast_ln27_51" [viterbi.c:26]   --->   Operation 1565 'dadd' 'add3_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1566 [1/5] (2.89ns)   --->   "%add3_51 = dadd i64 %llike_load_53, i64 %bitcast_ln27_52" [viterbi.c:26]   --->   Operation 1566 'dadd' 'add3_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1567 [2/5] (2.89ns)   --->   "%add3_52 = dadd i64 %llike_load_54, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 1567 'dadd' 'add3_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1568 [2/5] (2.89ns)   --->   "%add3_53 = dadd i64 %llike_load_55, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 1568 'dadd' 'add3_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1569 [3/5] (2.89ns)   --->   "%add3_54 = dadd i64 %llike_load_56, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 1569 'dadd' 'add3_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1570 [3/5] (2.89ns)   --->   "%add3_55 = dadd i64 %llike_load_57, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 1570 'dadd' 'add3_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1571 [4/5] (2.89ns)   --->   "%add3_56 = dadd i64 %llike_load_58, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 1571 'dadd' 'add3_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1572 [4/5] (2.89ns)   --->   "%add3_57 = dadd i64 %llike_load_59, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 1572 'dadd' 'add3_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1573 [1/1] (0.00ns)   --->   "%bitcast_ln27_59 = bitcast i64 %transition_load_60" [viterbi.c:27]   --->   Operation 1573 'bitcast' 'bitcast_ln27_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1574 [5/5] (2.89ns)   --->   "%add3_58 = dadd i64 %llike_load_60, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 1574 'dadd' 'add3_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1575 [1/1] (0.00ns)   --->   "%bitcast_ln27_60 = bitcast i64 %transition_load_61" [viterbi.c:27]   --->   Operation 1575 'bitcast' 'bitcast_ln27_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1576 [5/5] (2.89ns)   --->   "%add3_59 = dadd i64 %llike_load_61, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 1576 'dadd' 'add3_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1577 [1/2] (1.64ns)   --->   "%transition_load_62 = load i12 %transition_addr_62" [viterbi.c:27]   --->   Operation 1577 'load' 'transition_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 1578 [2/2] (2.01ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln29_9" [viterbi.c:29]   --->   Operation 1578 'dcmp' 'tmp_34' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1579 [1/5] (2.89ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1579 'dadd' 'p_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1580 [1/5] (2.89ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1580 'dadd' 'p_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1581 [2/5] (2.89ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1581 'dadd' 'p_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1582 [2/5] (2.89ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1582 'dadd' 'p_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1583 [3/5] (2.89ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1583 'dadd' 'p_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1584 [3/5] (2.89ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1584 'dadd' 'p_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1585 [4/5] (2.89ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1585 'dadd' 'p_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1586 [4/5] (2.89ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1586 'dadd' 'p_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1587 [5/5] (2.89ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1587 'dadd' 'p_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1588 [5/5] (2.89ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1588 'dadd' 'p_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1589 [1/5] (2.89ns)   --->   "%add3_52 = dadd i64 %llike_load_54, i64 %bitcast_ln27_53" [viterbi.c:26]   --->   Operation 1589 'dadd' 'add3_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1590 [1/5] (2.89ns)   --->   "%add3_53 = dadd i64 %llike_load_55, i64 %bitcast_ln27_54" [viterbi.c:26]   --->   Operation 1590 'dadd' 'add3_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1591 [2/5] (2.89ns)   --->   "%add3_54 = dadd i64 %llike_load_56, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 1591 'dadd' 'add3_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1592 [2/5] (2.89ns)   --->   "%add3_55 = dadd i64 %llike_load_57, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 1592 'dadd' 'add3_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1593 [3/5] (2.89ns)   --->   "%add3_56 = dadd i64 %llike_load_58, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 1593 'dadd' 'add3_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1594 [3/5] (2.89ns)   --->   "%add3_57 = dadd i64 %llike_load_59, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 1594 'dadd' 'add3_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1595 [4/5] (2.89ns)   --->   "%add3_58 = dadd i64 %llike_load_60, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 1595 'dadd' 'add3_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1596 [4/5] (2.89ns)   --->   "%add3_59 = dadd i64 %llike_load_61, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 1596 'dadd' 'add3_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1597 [1/1] (0.00ns)   --->   "%bitcast_ln27_61 = bitcast i64 %transition_load_62" [viterbi.c:27]   --->   Operation 1597 'bitcast' 'bitcast_ln27_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1598 [5/5] (2.89ns)   --->   "%add3_60 = dadd i64 %llike_load_62, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 1598 'dadd' 'add3_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 1599 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast i64 %p_3" [viterbi.c:29]   --->   Operation 1599 'bitcast' 'bitcast_ln29_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_20, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1600 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i64 %bitcast_ln29_20" [viterbi.c:29]   --->   Operation 1601 'trunc' 'trunc_ln29_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1602 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast i64 %select_ln29_9" [viterbi.c:29]   --->   Operation 1602 'bitcast' 'bitcast_ln29_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_21, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1603 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i64 %bitcast_ln29_21" [viterbi.c:29]   --->   Operation 1604 'trunc' 'trunc_ln29_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1605 [1/1] (0.61ns)   --->   "%icmp_ln29_40 = icmp_ne  i11 %tmp_32, i11 2047" [viterbi.c:29]   --->   Operation 1605 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1606 [1/1] (0.98ns)   --->   "%icmp_ln29_41 = icmp_eq  i52 %trunc_ln29_20, i52 0" [viterbi.c:29]   --->   Operation 1606 'icmp' 'icmp_ln29_41' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, i1 %icmp_ln29_40" [viterbi.c:29]   --->   Operation 1607 'or' 'or_ln29_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1608 [1/1] (0.61ns)   --->   "%icmp_ln29_42 = icmp_ne  i11 %tmp_33, i11 2047" [viterbi.c:29]   --->   Operation 1608 'icmp' 'icmp_ln29_42' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1609 [1/1] (0.98ns)   --->   "%icmp_ln29_43 = icmp_eq  i52 %trunc_ln29_21, i52 0" [viterbi.c:29]   --->   Operation 1609 'icmp' 'icmp_ln29_43' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, i1 %icmp_ln29_42" [viterbi.c:29]   --->   Operation 1610 'or' 'or_ln29_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%and_ln29_20 = and i1 %or_ln29_20, i1 %or_ln29_21" [viterbi.c:29]   --->   Operation 1611 'and' 'and_ln29_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1612 [1/2] (2.01ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln29_9" [viterbi.c:29]   --->   Operation 1612 'dcmp' 'tmp_34' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1613 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_21 = and i1 %and_ln29_20, i1 %tmp_34" [viterbi.c:29]   --->   Operation 1613 'and' 'and_ln29_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1614 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_21, i64 %p_3, i64 %select_ln29_9" [viterbi.c:29]   --->   Operation 1614 'select' 'select_ln29_10' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1615 [1/5] (2.89ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1615 'dadd' 'p_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1616 [1/5] (2.89ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1616 'dadd' 'p_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1617 [2/5] (2.89ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1617 'dadd' 'p_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1618 [2/5] (2.89ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1618 'dadd' 'p_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1619 [3/5] (2.89ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1619 'dadd' 'p_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1620 [3/5] (2.89ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1620 'dadd' 'p_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1621 [4/5] (2.89ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1621 'dadd' 'p_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1622 [4/5] (2.89ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1622 'dadd' 'p_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1623 [5/5] (2.89ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1623 'dadd' 'p_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1624 [5/5] (2.89ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1624 'dadd' 'p_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1625 [1/5] (2.89ns)   --->   "%add3_54 = dadd i64 %llike_load_56, i64 %bitcast_ln27_55" [viterbi.c:26]   --->   Operation 1625 'dadd' 'add3_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1626 [1/5] (2.89ns)   --->   "%add3_55 = dadd i64 %llike_load_57, i64 %bitcast_ln27_56" [viterbi.c:26]   --->   Operation 1626 'dadd' 'add3_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1627 [2/5] (2.89ns)   --->   "%add3_56 = dadd i64 %llike_load_58, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 1627 'dadd' 'add3_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1628 [2/5] (2.89ns)   --->   "%add3_57 = dadd i64 %llike_load_59, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 1628 'dadd' 'add3_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1629 [3/5] (2.89ns)   --->   "%add3_58 = dadd i64 %llike_load_60, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 1629 'dadd' 'add3_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1630 [3/5] (2.89ns)   --->   "%add3_59 = dadd i64 %llike_load_61, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 1630 'dadd' 'add3_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1631 [4/5] (2.89ns)   --->   "%add3_60 = dadd i64 %llike_load_62, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 1631 'dadd' 'add3_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 1632 [2/2] (2.01ns)   --->   "%tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln29_10" [viterbi.c:29]   --->   Operation 1632 'dcmp' 'tmp_37' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1633 [1/5] (2.89ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1633 'dadd' 'p_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1634 [1/5] (2.89ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1634 'dadd' 'p_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1635 [2/5] (2.89ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1635 'dadd' 'p_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1636 [2/5] (2.89ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1636 'dadd' 'p_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1637 [3/5] (2.89ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1637 'dadd' 'p_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1638 [3/5] (2.89ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1638 'dadd' 'p_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1639 [4/5] (2.89ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1639 'dadd' 'p_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1640 [4/5] (2.89ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1640 'dadd' 'p_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1641 [5/5] (2.89ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1641 'dadd' 'p_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1642 [5/5] (2.89ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1642 'dadd' 'p_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1643 [1/5] (2.89ns)   --->   "%add3_56 = dadd i64 %llike_load_58, i64 %bitcast_ln27_57" [viterbi.c:26]   --->   Operation 1643 'dadd' 'add3_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1644 [1/5] (2.89ns)   --->   "%add3_57 = dadd i64 %llike_load_59, i64 %bitcast_ln27_58" [viterbi.c:26]   --->   Operation 1644 'dadd' 'add3_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1645 [2/5] (2.89ns)   --->   "%add3_58 = dadd i64 %llike_load_60, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 1645 'dadd' 'add3_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1646 [2/5] (2.89ns)   --->   "%add3_59 = dadd i64 %llike_load_61, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 1646 'dadd' 'add3_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1647 [3/5] (2.89ns)   --->   "%add3_60 = dadd i64 %llike_load_62, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 1647 'dadd' 'add3_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 1648 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast i64 %p_10" [viterbi.c:29]   --->   Operation 1648 'bitcast' 'bitcast_ln29_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_22, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1649 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i64 %bitcast_ln29_22" [viterbi.c:29]   --->   Operation 1650 'trunc' 'trunc_ln29_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1651 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast i64 %select_ln29_10" [viterbi.c:29]   --->   Operation 1651 'bitcast' 'bitcast_ln29_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_23, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1652 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i64 %bitcast_ln29_23" [viterbi.c:29]   --->   Operation 1653 'trunc' 'trunc_ln29_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1654 [1/1] (0.61ns)   --->   "%icmp_ln29_44 = icmp_ne  i11 %tmp_35, i11 2047" [viterbi.c:29]   --->   Operation 1654 'icmp' 'icmp_ln29_44' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1655 [1/1] (0.98ns)   --->   "%icmp_ln29_45 = icmp_eq  i52 %trunc_ln29_22, i52 0" [viterbi.c:29]   --->   Operation 1655 'icmp' 'icmp_ln29_45' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, i1 %icmp_ln29_44" [viterbi.c:29]   --->   Operation 1656 'or' 'or_ln29_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1657 [1/1] (0.61ns)   --->   "%icmp_ln29_46 = icmp_ne  i11 %tmp_36, i11 2047" [viterbi.c:29]   --->   Operation 1657 'icmp' 'icmp_ln29_46' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1658 [1/1] (0.98ns)   --->   "%icmp_ln29_47 = icmp_eq  i52 %trunc_ln29_23, i52 0" [viterbi.c:29]   --->   Operation 1658 'icmp' 'icmp_ln29_47' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, i1 %icmp_ln29_46" [viterbi.c:29]   --->   Operation 1659 'or' 'or_ln29_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, i1 %or_ln29_23" [viterbi.c:29]   --->   Operation 1660 'and' 'and_ln29_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1661 [1/2] (2.01ns)   --->   "%tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln29_10" [viterbi.c:29]   --->   Operation 1661 'dcmp' 'tmp_37' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1662 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, i1 %tmp_37" [viterbi.c:29]   --->   Operation 1662 'and' 'and_ln29_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1663 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_23, i64 %p_10, i64 %select_ln29_10" [viterbi.c:29]   --->   Operation 1663 'select' 'select_ln29_11' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1664 [1/5] (2.89ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1664 'dadd' 'p_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1665 [1/5] (2.89ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1665 'dadd' 'p_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1666 [2/5] (2.89ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1666 'dadd' 'p_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1667 [2/5] (2.89ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1667 'dadd' 'p_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1668 [3/5] (2.89ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1668 'dadd' 'p_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1669 [3/5] (2.89ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1669 'dadd' 'p_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1670 [4/5] (2.89ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1670 'dadd' 'p_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1671 [4/5] (2.89ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1671 'dadd' 'p_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1672 [5/5] (2.89ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1672 'dadd' 'p_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1673 [5/5] (2.89ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1673 'dadd' 'p_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1674 [1/5] (2.89ns)   --->   "%add3_58 = dadd i64 %llike_load_60, i64 %bitcast_ln27_59" [viterbi.c:26]   --->   Operation 1674 'dadd' 'add3_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1675 [1/5] (2.89ns)   --->   "%add3_59 = dadd i64 %llike_load_61, i64 %bitcast_ln27_60" [viterbi.c:26]   --->   Operation 1675 'dadd' 'add3_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1676 [2/5] (2.89ns)   --->   "%add3_60 = dadd i64 %llike_load_62, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 1676 'dadd' 'add3_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 1677 [2/2] (2.01ns)   --->   "%tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln29_11" [viterbi.c:29]   --->   Operation 1677 'dcmp' 'tmp_40' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1678 [1/5] (2.89ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1678 'dadd' 'p_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1679 [1/5] (2.89ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1679 'dadd' 'p_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1680 [2/5] (2.89ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1680 'dadd' 'p_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1681 [2/5] (2.89ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1681 'dadd' 'p_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1682 [3/5] (2.89ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1682 'dadd' 'p_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1683 [3/5] (2.89ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1683 'dadd' 'p_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1684 [4/5] (2.89ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1684 'dadd' 'p_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1685 [4/5] (2.89ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1685 'dadd' 'p_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1686 [5/5] (2.89ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1686 'dadd' 'p_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1687 [5/5] (2.89ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1687 'dadd' 'p_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1688 [1/5] (2.89ns)   --->   "%add3_60 = dadd i64 %llike_load_62, i64 %bitcast_ln27_61" [viterbi.c:26]   --->   Operation 1688 'dadd' 'add3_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 1689 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast i64 %p_11" [viterbi.c:29]   --->   Operation 1689 'bitcast' 'bitcast_ln29_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_24, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1690 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i64 %bitcast_ln29_24" [viterbi.c:29]   --->   Operation 1691 'trunc' 'trunc_ln29_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1692 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast i64 %select_ln29_11" [viterbi.c:29]   --->   Operation 1692 'bitcast' 'bitcast_ln29_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_25, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1693 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i64 %bitcast_ln29_25" [viterbi.c:29]   --->   Operation 1694 'trunc' 'trunc_ln29_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1695 [1/1] (0.61ns)   --->   "%icmp_ln29_48 = icmp_ne  i11 %tmp_38, i11 2047" [viterbi.c:29]   --->   Operation 1695 'icmp' 'icmp_ln29_48' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1696 [1/1] (0.98ns)   --->   "%icmp_ln29_49 = icmp_eq  i52 %trunc_ln29_24, i52 0" [viterbi.c:29]   --->   Operation 1696 'icmp' 'icmp_ln29_49' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, i1 %icmp_ln29_48" [viterbi.c:29]   --->   Operation 1697 'or' 'or_ln29_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1698 [1/1] (0.61ns)   --->   "%icmp_ln29_50 = icmp_ne  i11 %tmp_39, i11 2047" [viterbi.c:29]   --->   Operation 1698 'icmp' 'icmp_ln29_50' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1699 [1/1] (0.98ns)   --->   "%icmp_ln29_51 = icmp_eq  i52 %trunc_ln29_25, i52 0" [viterbi.c:29]   --->   Operation 1699 'icmp' 'icmp_ln29_51' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, i1 %icmp_ln29_50" [viterbi.c:29]   --->   Operation 1700 'or' 'or_ln29_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, i1 %or_ln29_25" [viterbi.c:29]   --->   Operation 1701 'and' 'and_ln29_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1702 [1/2] (2.01ns)   --->   "%tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln29_11" [viterbi.c:29]   --->   Operation 1702 'dcmp' 'tmp_40' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1703 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, i1 %tmp_40" [viterbi.c:29]   --->   Operation 1703 'and' 'and_ln29_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1704 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_25, i64 %p_11, i64 %select_ln29_11" [viterbi.c:29]   --->   Operation 1704 'select' 'select_ln29_12' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1705 [1/5] (2.89ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1705 'dadd' 'p_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1706 [1/5] (2.89ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1706 'dadd' 'p_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1707 [2/5] (2.89ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1707 'dadd' 'p_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1708 [2/5] (2.89ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1708 'dadd' 'p_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1709 [3/5] (2.89ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1709 'dadd' 'p_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1710 [3/5] (2.89ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1710 'dadd' 'p_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1711 [4/5] (2.89ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1711 'dadd' 'p_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1712 [4/5] (2.89ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1712 'dadd' 'p_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1713 [5/5] (2.89ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1713 'dadd' 'p_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 1714 [2/2] (2.01ns)   --->   "%tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln29_12" [viterbi.c:29]   --->   Operation 1714 'dcmp' 'tmp_43' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1715 [1/5] (2.89ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1715 'dadd' 'p_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1716 [1/5] (2.89ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1716 'dadd' 'p_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1717 [2/5] (2.89ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1717 'dadd' 'p_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1718 [2/5] (2.89ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1718 'dadd' 'p_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1719 [3/5] (2.89ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1719 'dadd' 'p_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1720 [3/5] (2.89ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1720 'dadd' 'p_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1721 [4/5] (2.89ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1721 'dadd' 'p_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 1722 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast i64 %p_12" [viterbi.c:29]   --->   Operation 1722 'bitcast' 'bitcast_ln29_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_26, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1723 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i64 %bitcast_ln29_26" [viterbi.c:29]   --->   Operation 1724 'trunc' 'trunc_ln29_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1725 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast i64 %select_ln29_12" [viterbi.c:29]   --->   Operation 1725 'bitcast' 'bitcast_ln29_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_27, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1726 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i64 %bitcast_ln29_27" [viterbi.c:29]   --->   Operation 1727 'trunc' 'trunc_ln29_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1728 [1/1] (0.61ns)   --->   "%icmp_ln29_52 = icmp_ne  i11 %tmp_41, i11 2047" [viterbi.c:29]   --->   Operation 1728 'icmp' 'icmp_ln29_52' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1729 [1/1] (0.98ns)   --->   "%icmp_ln29_53 = icmp_eq  i52 %trunc_ln29_26, i52 0" [viterbi.c:29]   --->   Operation 1729 'icmp' 'icmp_ln29_53' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, i1 %icmp_ln29_52" [viterbi.c:29]   --->   Operation 1730 'or' 'or_ln29_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1731 [1/1] (0.61ns)   --->   "%icmp_ln29_54 = icmp_ne  i11 %tmp_42, i11 2047" [viterbi.c:29]   --->   Operation 1731 'icmp' 'icmp_ln29_54' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1732 [1/1] (0.98ns)   --->   "%icmp_ln29_55 = icmp_eq  i52 %trunc_ln29_27, i52 0" [viterbi.c:29]   --->   Operation 1732 'icmp' 'icmp_ln29_55' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, i1 %icmp_ln29_54" [viterbi.c:29]   --->   Operation 1733 'or' 'or_ln29_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, i1 %or_ln29_27" [viterbi.c:29]   --->   Operation 1734 'and' 'and_ln29_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1735 [1/2] (2.01ns)   --->   "%tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln29_12" [viterbi.c:29]   --->   Operation 1735 'dcmp' 'tmp_43' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1736 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, i1 %tmp_43" [viterbi.c:29]   --->   Operation 1736 'and' 'and_ln29_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1737 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_27, i64 %p_12, i64 %select_ln29_12" [viterbi.c:29]   --->   Operation 1737 'select' 'select_ln29_13' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1738 [1/5] (2.89ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1738 'dadd' 'p_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1739 [1/5] (2.89ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1739 'dadd' 'p_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1740 [2/5] (2.89ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1740 'dadd' 'p_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1741 [2/5] (2.89ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1741 'dadd' 'p_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1742 [3/5] (2.89ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1742 'dadd' 'p_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 1743 [2/2] (2.01ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln29_13" [viterbi.c:29]   --->   Operation 1743 'dcmp' 'tmp_46' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1744 [1/5] (2.89ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1744 'dadd' 'p_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1745 [1/5] (2.89ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1745 'dadd' 'p_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1746 [2/5] (2.89ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1746 'dadd' 'p_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 1747 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast i64 %p_13" [viterbi.c:29]   --->   Operation 1747 'bitcast' 'bitcast_ln29_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_28, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1748 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i64 %bitcast_ln29_28" [viterbi.c:29]   --->   Operation 1749 'trunc' 'trunc_ln29_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1750 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast i64 %select_ln29_13" [viterbi.c:29]   --->   Operation 1750 'bitcast' 'bitcast_ln29_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_29, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1751 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i64 %bitcast_ln29_29" [viterbi.c:29]   --->   Operation 1752 'trunc' 'trunc_ln29_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1753 [1/1] (0.61ns)   --->   "%icmp_ln29_56 = icmp_ne  i11 %tmp_44, i11 2047" [viterbi.c:29]   --->   Operation 1753 'icmp' 'icmp_ln29_56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1754 [1/1] (0.98ns)   --->   "%icmp_ln29_57 = icmp_eq  i52 %trunc_ln29_28, i52 0" [viterbi.c:29]   --->   Operation 1754 'icmp' 'icmp_ln29_57' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, i1 %icmp_ln29_56" [viterbi.c:29]   --->   Operation 1755 'or' 'or_ln29_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1756 [1/1] (0.61ns)   --->   "%icmp_ln29_58 = icmp_ne  i11 %tmp_45, i11 2047" [viterbi.c:29]   --->   Operation 1756 'icmp' 'icmp_ln29_58' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1757 [1/1] (0.98ns)   --->   "%icmp_ln29_59 = icmp_eq  i52 %trunc_ln29_29, i52 0" [viterbi.c:29]   --->   Operation 1757 'icmp' 'icmp_ln29_59' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, i1 %icmp_ln29_58" [viterbi.c:29]   --->   Operation 1758 'or' 'or_ln29_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%and_ln29_28 = and i1 %or_ln29_28, i1 %or_ln29_29" [viterbi.c:29]   --->   Operation 1759 'and' 'and_ln29_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1760 [1/2] (2.01ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln29_13" [viterbi.c:29]   --->   Operation 1760 'dcmp' 'tmp_46' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1761 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_29 = and i1 %and_ln29_28, i1 %tmp_46" [viterbi.c:29]   --->   Operation 1761 'and' 'and_ln29_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1762 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_29, i64 %p_13, i64 %select_ln29_13" [viterbi.c:29]   --->   Operation 1762 'select' 'select_ln29_14' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1763 [1/5] (2.89ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 1763 'dadd' 'p_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.01>
ST_44 : Operation 1764 [2/2] (2.01ns)   --->   "%tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln29_14" [viterbi.c:29]   --->   Operation 1764 'dcmp' 'tmp_49' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.54>
ST_45 : Operation 1765 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast i64 %p_14" [viterbi.c:29]   --->   Operation 1765 'bitcast' 'bitcast_ln29_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_30, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1766 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i64 %bitcast_ln29_30" [viterbi.c:29]   --->   Operation 1767 'trunc' 'trunc_ln29_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1768 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast i64 %select_ln29_14" [viterbi.c:29]   --->   Operation 1768 'bitcast' 'bitcast_ln29_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_31, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1769 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i64 %bitcast_ln29_31" [viterbi.c:29]   --->   Operation 1770 'trunc' 'trunc_ln29_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1771 [1/1] (0.61ns)   --->   "%icmp_ln29_60 = icmp_ne  i11 %tmp_47, i11 2047" [viterbi.c:29]   --->   Operation 1771 'icmp' 'icmp_ln29_60' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1772 [1/1] (0.98ns)   --->   "%icmp_ln29_61 = icmp_eq  i52 %trunc_ln29_30, i52 0" [viterbi.c:29]   --->   Operation 1772 'icmp' 'icmp_ln29_61' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, i1 %icmp_ln29_60" [viterbi.c:29]   --->   Operation 1773 'or' 'or_ln29_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1774 [1/1] (0.61ns)   --->   "%icmp_ln29_62 = icmp_ne  i11 %tmp_48, i11 2047" [viterbi.c:29]   --->   Operation 1774 'icmp' 'icmp_ln29_62' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1775 [1/1] (0.98ns)   --->   "%icmp_ln29_63 = icmp_eq  i52 %trunc_ln29_31, i52 0" [viterbi.c:29]   --->   Operation 1775 'icmp' 'icmp_ln29_63' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, i1 %icmp_ln29_62" [viterbi.c:29]   --->   Operation 1776 'or' 'or_ln29_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%and_ln29_30 = and i1 %or_ln29_30, i1 %or_ln29_31" [viterbi.c:29]   --->   Operation 1777 'and' 'and_ln29_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1778 [1/2] (2.01ns)   --->   "%tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln29_14" [viterbi.c:29]   --->   Operation 1778 'dcmp' 'tmp_49' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1779 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_31 = and i1 %and_ln29_30, i1 %tmp_49" [viterbi.c:29]   --->   Operation 1779 'and' 'and_ln29_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1780 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_31, i64 %p_14, i64 %select_ln29_14" [viterbi.c:29]   --->   Operation 1780 'select' 'select_ln29_15' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.01>
ST_46 : Operation 1781 [2/2] (2.01ns)   --->   "%tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln29_15" [viterbi.c:29]   --->   Operation 1781 'dcmp' 'tmp_52' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.54>
ST_47 : Operation 1782 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast i64 %p_15" [viterbi.c:29]   --->   Operation 1782 'bitcast' 'bitcast_ln29_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_32, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1783 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i64 %bitcast_ln29_32" [viterbi.c:29]   --->   Operation 1784 'trunc' 'trunc_ln29_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1785 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast i64 %select_ln29_15" [viterbi.c:29]   --->   Operation 1785 'bitcast' 'bitcast_ln29_33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_33, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1786 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1787 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i64 %bitcast_ln29_33" [viterbi.c:29]   --->   Operation 1787 'trunc' 'trunc_ln29_33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1788 [1/1] (0.61ns)   --->   "%icmp_ln29_64 = icmp_ne  i11 %tmp_50, i11 2047" [viterbi.c:29]   --->   Operation 1788 'icmp' 'icmp_ln29_64' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1789 [1/1] (0.98ns)   --->   "%icmp_ln29_65 = icmp_eq  i52 %trunc_ln29_32, i52 0" [viterbi.c:29]   --->   Operation 1789 'icmp' 'icmp_ln29_65' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, i1 %icmp_ln29_64" [viterbi.c:29]   --->   Operation 1790 'or' 'or_ln29_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1791 [1/1] (0.61ns)   --->   "%icmp_ln29_66 = icmp_ne  i11 %tmp_51, i11 2047" [viterbi.c:29]   --->   Operation 1791 'icmp' 'icmp_ln29_66' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1792 [1/1] (0.98ns)   --->   "%icmp_ln29_67 = icmp_eq  i52 %trunc_ln29_33, i52 0" [viterbi.c:29]   --->   Operation 1792 'icmp' 'icmp_ln29_67' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, i1 %icmp_ln29_66" [viterbi.c:29]   --->   Operation 1793 'or' 'or_ln29_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%and_ln29_32 = and i1 %or_ln29_32, i1 %or_ln29_33" [viterbi.c:29]   --->   Operation 1794 'and' 'and_ln29_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1795 [1/2] (2.01ns)   --->   "%tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln29_15" [viterbi.c:29]   --->   Operation 1795 'dcmp' 'tmp_52' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1796 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_33 = and i1 %and_ln29_32, i1 %tmp_52" [viterbi.c:29]   --->   Operation 1796 'and' 'and_ln29_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1797 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_33, i64 %p_15, i64 %select_ln29_15" [viterbi.c:29]   --->   Operation 1797 'select' 'select_ln29_16' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.01>
ST_48 : Operation 1798 [2/2] (2.01ns)   --->   "%tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln29_16" [viterbi.c:29]   --->   Operation 1798 'dcmp' 'tmp_55' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.54>
ST_49 : Operation 1799 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast i64 %p_16" [viterbi.c:29]   --->   Operation 1799 'bitcast' 'bitcast_ln29_34' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_34, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1800 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i64 %bitcast_ln29_34" [viterbi.c:29]   --->   Operation 1801 'trunc' 'trunc_ln29_34' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1802 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast i64 %select_ln29_16" [viterbi.c:29]   --->   Operation 1802 'bitcast' 'bitcast_ln29_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_35, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1803 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i64 %bitcast_ln29_35" [viterbi.c:29]   --->   Operation 1804 'trunc' 'trunc_ln29_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1805 [1/1] (0.61ns)   --->   "%icmp_ln29_68 = icmp_ne  i11 %tmp_53, i11 2047" [viterbi.c:29]   --->   Operation 1805 'icmp' 'icmp_ln29_68' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1806 [1/1] (0.98ns)   --->   "%icmp_ln29_69 = icmp_eq  i52 %trunc_ln29_34, i52 0" [viterbi.c:29]   --->   Operation 1806 'icmp' 'icmp_ln29_69' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, i1 %icmp_ln29_68" [viterbi.c:29]   --->   Operation 1807 'or' 'or_ln29_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1808 [1/1] (0.61ns)   --->   "%icmp_ln29_70 = icmp_ne  i11 %tmp_54, i11 2047" [viterbi.c:29]   --->   Operation 1808 'icmp' 'icmp_ln29_70' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1809 [1/1] (0.98ns)   --->   "%icmp_ln29_71 = icmp_eq  i52 %trunc_ln29_35, i52 0" [viterbi.c:29]   --->   Operation 1809 'icmp' 'icmp_ln29_71' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, i1 %icmp_ln29_70" [viterbi.c:29]   --->   Operation 1810 'or' 'or_ln29_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%and_ln29_34 = and i1 %or_ln29_34, i1 %or_ln29_35" [viterbi.c:29]   --->   Operation 1811 'and' 'and_ln29_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1812 [1/2] (2.01ns)   --->   "%tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln29_16" [viterbi.c:29]   --->   Operation 1812 'dcmp' 'tmp_55' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1813 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_35 = and i1 %and_ln29_34, i1 %tmp_55" [viterbi.c:29]   --->   Operation 1813 'and' 'and_ln29_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1814 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_35, i64 %p_16, i64 %select_ln29_16" [viterbi.c:29]   --->   Operation 1814 'select' 'select_ln29_17' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.01>
ST_50 : Operation 1815 [2/2] (2.01ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln29_17" [viterbi.c:29]   --->   Operation 1815 'dcmp' 'tmp_58' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.54>
ST_51 : Operation 1816 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast i64 %p_17" [viterbi.c:29]   --->   Operation 1816 'bitcast' 'bitcast_ln29_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_36, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1817 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i64 %bitcast_ln29_36" [viterbi.c:29]   --->   Operation 1818 'trunc' 'trunc_ln29_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1819 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast i64 %select_ln29_17" [viterbi.c:29]   --->   Operation 1819 'bitcast' 'bitcast_ln29_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_37, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1820 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i64 %bitcast_ln29_37" [viterbi.c:29]   --->   Operation 1821 'trunc' 'trunc_ln29_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1822 [1/1] (0.61ns)   --->   "%icmp_ln29_72 = icmp_ne  i11 %tmp_56, i11 2047" [viterbi.c:29]   --->   Operation 1822 'icmp' 'icmp_ln29_72' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1823 [1/1] (0.98ns)   --->   "%icmp_ln29_73 = icmp_eq  i52 %trunc_ln29_36, i52 0" [viterbi.c:29]   --->   Operation 1823 'icmp' 'icmp_ln29_73' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, i1 %icmp_ln29_72" [viterbi.c:29]   --->   Operation 1824 'or' 'or_ln29_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1825 [1/1] (0.61ns)   --->   "%icmp_ln29_74 = icmp_ne  i11 %tmp_57, i11 2047" [viterbi.c:29]   --->   Operation 1825 'icmp' 'icmp_ln29_74' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1826 [1/1] (0.98ns)   --->   "%icmp_ln29_75 = icmp_eq  i52 %trunc_ln29_37, i52 0" [viterbi.c:29]   --->   Operation 1826 'icmp' 'icmp_ln29_75' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, i1 %icmp_ln29_74" [viterbi.c:29]   --->   Operation 1827 'or' 'or_ln29_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, i1 %or_ln29_37" [viterbi.c:29]   --->   Operation 1828 'and' 'and_ln29_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1829 [1/2] (2.01ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln29_17" [viterbi.c:29]   --->   Operation 1829 'dcmp' 'tmp_58' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1830 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, i1 %tmp_58" [viterbi.c:29]   --->   Operation 1830 'and' 'and_ln29_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1831 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_37, i64 %p_17, i64 %select_ln29_17" [viterbi.c:29]   --->   Operation 1831 'select' 'select_ln29_18' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.01>
ST_52 : Operation 1832 [2/2] (2.01ns)   --->   "%tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln29_18" [viterbi.c:29]   --->   Operation 1832 'dcmp' 'tmp_61' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.54>
ST_53 : Operation 1833 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast i64 %p_18" [viterbi.c:29]   --->   Operation 1833 'bitcast' 'bitcast_ln29_38' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_38, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1834 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1835 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i64 %bitcast_ln29_38" [viterbi.c:29]   --->   Operation 1835 'trunc' 'trunc_ln29_38' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1836 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast i64 %select_ln29_18" [viterbi.c:29]   --->   Operation 1836 'bitcast' 'bitcast_ln29_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_39, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1837 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i64 %bitcast_ln29_39" [viterbi.c:29]   --->   Operation 1838 'trunc' 'trunc_ln29_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1839 [1/1] (0.61ns)   --->   "%icmp_ln29_76 = icmp_ne  i11 %tmp_59, i11 2047" [viterbi.c:29]   --->   Operation 1839 'icmp' 'icmp_ln29_76' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1840 [1/1] (0.98ns)   --->   "%icmp_ln29_77 = icmp_eq  i52 %trunc_ln29_38, i52 0" [viterbi.c:29]   --->   Operation 1840 'icmp' 'icmp_ln29_77' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, i1 %icmp_ln29_76" [viterbi.c:29]   --->   Operation 1841 'or' 'or_ln29_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1842 [1/1] (0.61ns)   --->   "%icmp_ln29_78 = icmp_ne  i11 %tmp_60, i11 2047" [viterbi.c:29]   --->   Operation 1842 'icmp' 'icmp_ln29_78' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1843 [1/1] (0.98ns)   --->   "%icmp_ln29_79 = icmp_eq  i52 %trunc_ln29_39, i52 0" [viterbi.c:29]   --->   Operation 1843 'icmp' 'icmp_ln29_79' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, i1 %icmp_ln29_78" [viterbi.c:29]   --->   Operation 1844 'or' 'or_ln29_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, i1 %or_ln29_39" [viterbi.c:29]   --->   Operation 1845 'and' 'and_ln29_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1846 [1/2] (2.01ns)   --->   "%tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln29_18" [viterbi.c:29]   --->   Operation 1846 'dcmp' 'tmp_61' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1847 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, i1 %tmp_61" [viterbi.c:29]   --->   Operation 1847 'and' 'and_ln29_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1848 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_39, i64 %p_18, i64 %select_ln29_18" [viterbi.c:29]   --->   Operation 1848 'select' 'select_ln29_19' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.01>
ST_54 : Operation 1849 [2/2] (2.01ns)   --->   "%tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln29_19" [viterbi.c:29]   --->   Operation 1849 'dcmp' 'tmp_64' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.54>
ST_55 : Operation 1850 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast i64 %p_19" [viterbi.c:29]   --->   Operation 1850 'bitcast' 'bitcast_ln29_40' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_40, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1851 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i64 %bitcast_ln29_40" [viterbi.c:29]   --->   Operation 1852 'trunc' 'trunc_ln29_40' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1853 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast i64 %select_ln29_19" [viterbi.c:29]   --->   Operation 1853 'bitcast' 'bitcast_ln29_41' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_41, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1854 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i64 %bitcast_ln29_41" [viterbi.c:29]   --->   Operation 1855 'trunc' 'trunc_ln29_41' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1856 [1/1] (0.61ns)   --->   "%icmp_ln29_80 = icmp_ne  i11 %tmp_62, i11 2047" [viterbi.c:29]   --->   Operation 1856 'icmp' 'icmp_ln29_80' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1857 [1/1] (0.98ns)   --->   "%icmp_ln29_81 = icmp_eq  i52 %trunc_ln29_40, i52 0" [viterbi.c:29]   --->   Operation 1857 'icmp' 'icmp_ln29_81' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, i1 %icmp_ln29_80" [viterbi.c:29]   --->   Operation 1858 'or' 'or_ln29_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1859 [1/1] (0.61ns)   --->   "%icmp_ln29_82 = icmp_ne  i11 %tmp_63, i11 2047" [viterbi.c:29]   --->   Operation 1859 'icmp' 'icmp_ln29_82' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1860 [1/1] (0.98ns)   --->   "%icmp_ln29_83 = icmp_eq  i52 %trunc_ln29_41, i52 0" [viterbi.c:29]   --->   Operation 1860 'icmp' 'icmp_ln29_83' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, i1 %icmp_ln29_82" [viterbi.c:29]   --->   Operation 1861 'or' 'or_ln29_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, i1 %or_ln29_41" [viterbi.c:29]   --->   Operation 1862 'and' 'and_ln29_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1863 [1/2] (2.01ns)   --->   "%tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln29_19" [viterbi.c:29]   --->   Operation 1863 'dcmp' 'tmp_64' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1864 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, i1 %tmp_64" [viterbi.c:29]   --->   Operation 1864 'and' 'and_ln29_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1865 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %and_ln29_41, i64 %p_19, i64 %select_ln29_19" [viterbi.c:29]   --->   Operation 1865 'select' 'select_ln29_20' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.01>
ST_56 : Operation 1866 [2/2] (2.01ns)   --->   "%tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln29_20" [viterbi.c:29]   --->   Operation 1866 'dcmp' 'tmp_67' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.54>
ST_57 : Operation 1867 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast i64 %p_20" [viterbi.c:29]   --->   Operation 1867 'bitcast' 'bitcast_ln29_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_42, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1868 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i64 %bitcast_ln29_42" [viterbi.c:29]   --->   Operation 1869 'trunc' 'trunc_ln29_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1870 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast i64 %select_ln29_20" [viterbi.c:29]   --->   Operation 1870 'bitcast' 'bitcast_ln29_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_43, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1871 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1872 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i64 %bitcast_ln29_43" [viterbi.c:29]   --->   Operation 1872 'trunc' 'trunc_ln29_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1873 [1/1] (0.61ns)   --->   "%icmp_ln29_84 = icmp_ne  i11 %tmp_65, i11 2047" [viterbi.c:29]   --->   Operation 1873 'icmp' 'icmp_ln29_84' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1874 [1/1] (0.98ns)   --->   "%icmp_ln29_85 = icmp_eq  i52 %trunc_ln29_42, i52 0" [viterbi.c:29]   --->   Operation 1874 'icmp' 'icmp_ln29_85' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, i1 %icmp_ln29_84" [viterbi.c:29]   --->   Operation 1875 'or' 'or_ln29_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1876 [1/1] (0.61ns)   --->   "%icmp_ln29_86 = icmp_ne  i11 %tmp_66, i11 2047" [viterbi.c:29]   --->   Operation 1876 'icmp' 'icmp_ln29_86' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1877 [1/1] (0.98ns)   --->   "%icmp_ln29_87 = icmp_eq  i52 %trunc_ln29_43, i52 0" [viterbi.c:29]   --->   Operation 1877 'icmp' 'icmp_ln29_87' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, i1 %icmp_ln29_86" [viterbi.c:29]   --->   Operation 1878 'or' 'or_ln29_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%and_ln29_42 = and i1 %or_ln29_42, i1 %or_ln29_43" [viterbi.c:29]   --->   Operation 1879 'and' 'and_ln29_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1880 [1/2] (2.01ns)   --->   "%tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln29_20" [viterbi.c:29]   --->   Operation 1880 'dcmp' 'tmp_67' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1881 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_43 = and i1 %and_ln29_42, i1 %tmp_67" [viterbi.c:29]   --->   Operation 1881 'and' 'and_ln29_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1882 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_21 = select i1 %and_ln29_43, i64 %p_20, i64 %select_ln29_20" [viterbi.c:29]   --->   Operation 1882 'select' 'select_ln29_21' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.01>
ST_58 : Operation 1883 [2/2] (2.01ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln29_21" [viterbi.c:29]   --->   Operation 1883 'dcmp' 'tmp_70' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.54>
ST_59 : Operation 1884 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast i64 %p_21" [viterbi.c:29]   --->   Operation 1884 'bitcast' 'bitcast_ln29_44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_44, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1885 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i64 %bitcast_ln29_44" [viterbi.c:29]   --->   Operation 1886 'trunc' 'trunc_ln29_44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1887 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast i64 %select_ln29_21" [viterbi.c:29]   --->   Operation 1887 'bitcast' 'bitcast_ln29_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_45, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1888 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i64 %bitcast_ln29_45" [viterbi.c:29]   --->   Operation 1889 'trunc' 'trunc_ln29_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1890 [1/1] (0.61ns)   --->   "%icmp_ln29_88 = icmp_ne  i11 %tmp_68, i11 2047" [viterbi.c:29]   --->   Operation 1890 'icmp' 'icmp_ln29_88' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1891 [1/1] (0.98ns)   --->   "%icmp_ln29_89 = icmp_eq  i52 %trunc_ln29_44, i52 0" [viterbi.c:29]   --->   Operation 1891 'icmp' 'icmp_ln29_89' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, i1 %icmp_ln29_88" [viterbi.c:29]   --->   Operation 1892 'or' 'or_ln29_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1893 [1/1] (0.61ns)   --->   "%icmp_ln29_90 = icmp_ne  i11 %tmp_69, i11 2047" [viterbi.c:29]   --->   Operation 1893 'icmp' 'icmp_ln29_90' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1894 [1/1] (0.98ns)   --->   "%icmp_ln29_91 = icmp_eq  i52 %trunc_ln29_45, i52 0" [viterbi.c:29]   --->   Operation 1894 'icmp' 'icmp_ln29_91' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, i1 %icmp_ln29_90" [viterbi.c:29]   --->   Operation 1895 'or' 'or_ln29_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%and_ln29_44 = and i1 %or_ln29_44, i1 %or_ln29_45" [viterbi.c:29]   --->   Operation 1896 'and' 'and_ln29_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1897 [1/2] (2.01ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln29_21" [viterbi.c:29]   --->   Operation 1897 'dcmp' 'tmp_70' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1898 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_45 = and i1 %and_ln29_44, i1 %tmp_70" [viterbi.c:29]   --->   Operation 1898 'and' 'and_ln29_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1899 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_22 = select i1 %and_ln29_45, i64 %p_21, i64 %select_ln29_21" [viterbi.c:29]   --->   Operation 1899 'select' 'select_ln29_22' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.01>
ST_60 : Operation 1900 [2/2] (2.01ns)   --->   "%tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln29_22" [viterbi.c:29]   --->   Operation 1900 'dcmp' 'tmp_73' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.54>
ST_61 : Operation 1901 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast i64 %p_22" [viterbi.c:29]   --->   Operation 1901 'bitcast' 'bitcast_ln29_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_46, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1902 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i64 %bitcast_ln29_46" [viterbi.c:29]   --->   Operation 1903 'trunc' 'trunc_ln29_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1904 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast i64 %select_ln29_22" [viterbi.c:29]   --->   Operation 1904 'bitcast' 'bitcast_ln29_47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_47, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1905 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i64 %bitcast_ln29_47" [viterbi.c:29]   --->   Operation 1906 'trunc' 'trunc_ln29_47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1907 [1/1] (0.61ns)   --->   "%icmp_ln29_92 = icmp_ne  i11 %tmp_71, i11 2047" [viterbi.c:29]   --->   Operation 1907 'icmp' 'icmp_ln29_92' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1908 [1/1] (0.98ns)   --->   "%icmp_ln29_93 = icmp_eq  i52 %trunc_ln29_46, i52 0" [viterbi.c:29]   --->   Operation 1908 'icmp' 'icmp_ln29_93' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, i1 %icmp_ln29_92" [viterbi.c:29]   --->   Operation 1909 'or' 'or_ln29_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1910 [1/1] (0.61ns)   --->   "%icmp_ln29_94 = icmp_ne  i11 %tmp_72, i11 2047" [viterbi.c:29]   --->   Operation 1910 'icmp' 'icmp_ln29_94' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1911 [1/1] (0.98ns)   --->   "%icmp_ln29_95 = icmp_eq  i52 %trunc_ln29_47, i52 0" [viterbi.c:29]   --->   Operation 1911 'icmp' 'icmp_ln29_95' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, i1 %icmp_ln29_94" [viterbi.c:29]   --->   Operation 1912 'or' 'or_ln29_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%and_ln29_46 = and i1 %or_ln29_46, i1 %or_ln29_47" [viterbi.c:29]   --->   Operation 1913 'and' 'and_ln29_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1914 [1/2] (2.01ns)   --->   "%tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln29_22" [viterbi.c:29]   --->   Operation 1914 'dcmp' 'tmp_73' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1915 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_47 = and i1 %and_ln29_46, i1 %tmp_73" [viterbi.c:29]   --->   Operation 1915 'and' 'and_ln29_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1916 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %and_ln29_47, i64 %p_22, i64 %select_ln29_22" [viterbi.c:29]   --->   Operation 1916 'select' 'select_ln29_23' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.01>
ST_62 : Operation 1917 [2/2] (2.01ns)   --->   "%tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln29_23" [viterbi.c:29]   --->   Operation 1917 'dcmp' 'tmp_76' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.54>
ST_63 : Operation 1918 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast i64 %p_23" [viterbi.c:29]   --->   Operation 1918 'bitcast' 'bitcast_ln29_48' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_48, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1919 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i64 %bitcast_ln29_48" [viterbi.c:29]   --->   Operation 1920 'trunc' 'trunc_ln29_48' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1921 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast i64 %select_ln29_23" [viterbi.c:29]   --->   Operation 1921 'bitcast' 'bitcast_ln29_49' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_49, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1922 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i64 %bitcast_ln29_49" [viterbi.c:29]   --->   Operation 1923 'trunc' 'trunc_ln29_49' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1924 [1/1] (0.61ns)   --->   "%icmp_ln29_96 = icmp_ne  i11 %tmp_74, i11 2047" [viterbi.c:29]   --->   Operation 1924 'icmp' 'icmp_ln29_96' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1925 [1/1] (0.98ns)   --->   "%icmp_ln29_97 = icmp_eq  i52 %trunc_ln29_48, i52 0" [viterbi.c:29]   --->   Operation 1925 'icmp' 'icmp_ln29_97' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, i1 %icmp_ln29_96" [viterbi.c:29]   --->   Operation 1926 'or' 'or_ln29_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1927 [1/1] (0.61ns)   --->   "%icmp_ln29_98 = icmp_ne  i11 %tmp_75, i11 2047" [viterbi.c:29]   --->   Operation 1927 'icmp' 'icmp_ln29_98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1928 [1/1] (0.98ns)   --->   "%icmp_ln29_99 = icmp_eq  i52 %trunc_ln29_49, i52 0" [viterbi.c:29]   --->   Operation 1928 'icmp' 'icmp_ln29_99' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, i1 %icmp_ln29_98" [viterbi.c:29]   --->   Operation 1929 'or' 'or_ln29_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%and_ln29_48 = and i1 %or_ln29_48, i1 %or_ln29_49" [viterbi.c:29]   --->   Operation 1930 'and' 'and_ln29_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1931 [1/2] (2.01ns)   --->   "%tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln29_23" [viterbi.c:29]   --->   Operation 1931 'dcmp' 'tmp_76' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1932 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_49 = and i1 %and_ln29_48, i1 %tmp_76" [viterbi.c:29]   --->   Operation 1932 'and' 'and_ln29_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1933 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_24 = select i1 %and_ln29_49, i64 %p_23, i64 %select_ln29_23" [viterbi.c:29]   --->   Operation 1933 'select' 'select_ln29_24' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.01>
ST_64 : Operation 1934 [2/2] (2.01ns)   --->   "%tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln29_24" [viterbi.c:29]   --->   Operation 1934 'dcmp' 'tmp_79' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.54>
ST_65 : Operation 1935 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast i64 %p_24" [viterbi.c:29]   --->   Operation 1935 'bitcast' 'bitcast_ln29_50' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_50, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1936 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i64 %bitcast_ln29_50" [viterbi.c:29]   --->   Operation 1937 'trunc' 'trunc_ln29_50' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1938 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast i64 %select_ln29_24" [viterbi.c:29]   --->   Operation 1938 'bitcast' 'bitcast_ln29_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_51, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1939 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i64 %bitcast_ln29_51" [viterbi.c:29]   --->   Operation 1940 'trunc' 'trunc_ln29_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1941 [1/1] (0.61ns)   --->   "%icmp_ln29_100 = icmp_ne  i11 %tmp_77, i11 2047" [viterbi.c:29]   --->   Operation 1941 'icmp' 'icmp_ln29_100' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1942 [1/1] (0.98ns)   --->   "%icmp_ln29_101 = icmp_eq  i52 %trunc_ln29_50, i52 0" [viterbi.c:29]   --->   Operation 1942 'icmp' 'icmp_ln29_101' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, i1 %icmp_ln29_100" [viterbi.c:29]   --->   Operation 1943 'or' 'or_ln29_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1944 [1/1] (0.61ns)   --->   "%icmp_ln29_102 = icmp_ne  i11 %tmp_78, i11 2047" [viterbi.c:29]   --->   Operation 1944 'icmp' 'icmp_ln29_102' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1945 [1/1] (0.98ns)   --->   "%icmp_ln29_103 = icmp_eq  i52 %trunc_ln29_51, i52 0" [viterbi.c:29]   --->   Operation 1945 'icmp' 'icmp_ln29_103' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, i1 %icmp_ln29_102" [viterbi.c:29]   --->   Operation 1946 'or' 'or_ln29_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, i1 %or_ln29_51" [viterbi.c:29]   --->   Operation 1947 'and' 'and_ln29_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1948 [1/2] (2.01ns)   --->   "%tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln29_24" [viterbi.c:29]   --->   Operation 1948 'dcmp' 'tmp_79' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1949 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, i1 %tmp_79" [viterbi.c:29]   --->   Operation 1949 'and' 'and_ln29_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1950 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_25 = select i1 %and_ln29_51, i64 %p_24, i64 %select_ln29_24" [viterbi.c:29]   --->   Operation 1950 'select' 'select_ln29_25' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.01>
ST_66 : Operation 1951 [2/2] (2.01ns)   --->   "%tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln29_25" [viterbi.c:29]   --->   Operation 1951 'dcmp' 'tmp_82' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.54>
ST_67 : Operation 1952 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast i64 %p_25" [viterbi.c:29]   --->   Operation 1952 'bitcast' 'bitcast_ln29_52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_52, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1953 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i64 %bitcast_ln29_52" [viterbi.c:29]   --->   Operation 1954 'trunc' 'trunc_ln29_52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1955 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast i64 %select_ln29_25" [viterbi.c:29]   --->   Operation 1955 'bitcast' 'bitcast_ln29_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_53, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1956 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i64 %bitcast_ln29_53" [viterbi.c:29]   --->   Operation 1957 'trunc' 'trunc_ln29_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1958 [1/1] (0.61ns)   --->   "%icmp_ln29_104 = icmp_ne  i11 %tmp_80, i11 2047" [viterbi.c:29]   --->   Operation 1958 'icmp' 'icmp_ln29_104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1959 [1/1] (0.98ns)   --->   "%icmp_ln29_105 = icmp_eq  i52 %trunc_ln29_52, i52 0" [viterbi.c:29]   --->   Operation 1959 'icmp' 'icmp_ln29_105' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, i1 %icmp_ln29_104" [viterbi.c:29]   --->   Operation 1960 'or' 'or_ln29_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1961 [1/1] (0.61ns)   --->   "%icmp_ln29_106 = icmp_ne  i11 %tmp_81, i11 2047" [viterbi.c:29]   --->   Operation 1961 'icmp' 'icmp_ln29_106' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1962 [1/1] (0.98ns)   --->   "%icmp_ln29_107 = icmp_eq  i52 %trunc_ln29_53, i52 0" [viterbi.c:29]   --->   Operation 1962 'icmp' 'icmp_ln29_107' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, i1 %icmp_ln29_106" [viterbi.c:29]   --->   Operation 1963 'or' 'or_ln29_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, i1 %or_ln29_53" [viterbi.c:29]   --->   Operation 1964 'and' 'and_ln29_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1965 [1/2] (2.01ns)   --->   "%tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln29_25" [viterbi.c:29]   --->   Operation 1965 'dcmp' 'tmp_82' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1966 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, i1 %tmp_82" [viterbi.c:29]   --->   Operation 1966 'and' 'and_ln29_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1967 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %and_ln29_53, i64 %p_25, i64 %select_ln29_25" [viterbi.c:29]   --->   Operation 1967 'select' 'select_ln29_26' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.01>
ST_68 : Operation 1968 [2/2] (2.01ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln29_26" [viterbi.c:29]   --->   Operation 1968 'dcmp' 'tmp_85' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.54>
ST_69 : Operation 1969 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast i64 %p_26" [viterbi.c:29]   --->   Operation 1969 'bitcast' 'bitcast_ln29_54' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_54, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1970 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i64 %bitcast_ln29_54" [viterbi.c:29]   --->   Operation 1971 'trunc' 'trunc_ln29_54' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1972 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast i64 %select_ln29_26" [viterbi.c:29]   --->   Operation 1972 'bitcast' 'bitcast_ln29_55' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_55, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1973 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i64 %bitcast_ln29_55" [viterbi.c:29]   --->   Operation 1974 'trunc' 'trunc_ln29_55' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1975 [1/1] (0.61ns)   --->   "%icmp_ln29_108 = icmp_ne  i11 %tmp_83, i11 2047" [viterbi.c:29]   --->   Operation 1975 'icmp' 'icmp_ln29_108' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1976 [1/1] (0.98ns)   --->   "%icmp_ln29_109 = icmp_eq  i52 %trunc_ln29_54, i52 0" [viterbi.c:29]   --->   Operation 1976 'icmp' 'icmp_ln29_109' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, i1 %icmp_ln29_108" [viterbi.c:29]   --->   Operation 1977 'or' 'or_ln29_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1978 [1/1] (0.61ns)   --->   "%icmp_ln29_110 = icmp_ne  i11 %tmp_84, i11 2047" [viterbi.c:29]   --->   Operation 1978 'icmp' 'icmp_ln29_110' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1979 [1/1] (0.98ns)   --->   "%icmp_ln29_111 = icmp_eq  i52 %trunc_ln29_55, i52 0" [viterbi.c:29]   --->   Operation 1979 'icmp' 'icmp_ln29_111' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, i1 %icmp_ln29_110" [viterbi.c:29]   --->   Operation 1980 'or' 'or_ln29_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, i1 %or_ln29_55" [viterbi.c:29]   --->   Operation 1981 'and' 'and_ln29_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1982 [1/2] (2.01ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln29_26" [viterbi.c:29]   --->   Operation 1982 'dcmp' 'tmp_85' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1983 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, i1 %tmp_85" [viterbi.c:29]   --->   Operation 1983 'and' 'and_ln29_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1984 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_27 = select i1 %and_ln29_55, i64 %p_26, i64 %select_ln29_26" [viterbi.c:29]   --->   Operation 1984 'select' 'select_ln29_27' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.01>
ST_70 : Operation 1985 [2/2] (2.01ns)   --->   "%tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln29_27" [viterbi.c:29]   --->   Operation 1985 'dcmp' 'tmp_88' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.54>
ST_71 : Operation 1986 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast i64 %p_27" [viterbi.c:29]   --->   Operation 1986 'bitcast' 'bitcast_ln29_56' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_56, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1987 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i64 %bitcast_ln29_56" [viterbi.c:29]   --->   Operation 1988 'trunc' 'trunc_ln29_56' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1989 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast i64 %select_ln29_27" [viterbi.c:29]   --->   Operation 1989 'bitcast' 'bitcast_ln29_57' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_57, i32 52, i32 62" [viterbi.c:29]   --->   Operation 1990 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1991 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i64 %bitcast_ln29_57" [viterbi.c:29]   --->   Operation 1991 'trunc' 'trunc_ln29_57' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1992 [1/1] (0.61ns)   --->   "%icmp_ln29_112 = icmp_ne  i11 %tmp_86, i11 2047" [viterbi.c:29]   --->   Operation 1992 'icmp' 'icmp_ln29_112' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1993 [1/1] (0.98ns)   --->   "%icmp_ln29_113 = icmp_eq  i52 %trunc_ln29_56, i52 0" [viterbi.c:29]   --->   Operation 1993 'icmp' 'icmp_ln29_113' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, i1 %icmp_ln29_112" [viterbi.c:29]   --->   Operation 1994 'or' 'or_ln29_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1995 [1/1] (0.61ns)   --->   "%icmp_ln29_114 = icmp_ne  i11 %tmp_87, i11 2047" [viterbi.c:29]   --->   Operation 1995 'icmp' 'icmp_ln29_114' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1996 [1/1] (0.98ns)   --->   "%icmp_ln29_115 = icmp_eq  i52 %trunc_ln29_57, i52 0" [viterbi.c:29]   --->   Operation 1996 'icmp' 'icmp_ln29_115' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, i1 %icmp_ln29_114" [viterbi.c:29]   --->   Operation 1997 'or' 'or_ln29_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%and_ln29_56 = and i1 %or_ln29_56, i1 %or_ln29_57" [viterbi.c:29]   --->   Operation 1998 'and' 'and_ln29_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1999 [1/2] (2.01ns)   --->   "%tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln29_27" [viterbi.c:29]   --->   Operation 1999 'dcmp' 'tmp_88' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2000 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_57 = and i1 %and_ln29_56, i1 %tmp_88" [viterbi.c:29]   --->   Operation 2000 'and' 'and_ln29_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2001 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %and_ln29_57, i64 %p_27, i64 %select_ln29_27" [viterbi.c:29]   --->   Operation 2001 'select' 'select_ln29_28' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.01>
ST_72 : Operation 2002 [2/2] (2.01ns)   --->   "%tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln29_28" [viterbi.c:29]   --->   Operation 2002 'dcmp' 'tmp_91' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.54>
ST_73 : Operation 2003 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast i64 %p_28" [viterbi.c:29]   --->   Operation 2003 'bitcast' 'bitcast_ln29_58' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2004 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_58, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2004 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i64 %bitcast_ln29_58" [viterbi.c:29]   --->   Operation 2005 'trunc' 'trunc_ln29_58' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2006 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast i64 %select_ln29_28" [viterbi.c:29]   --->   Operation 2006 'bitcast' 'bitcast_ln29_59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_59, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2007 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i64 %bitcast_ln29_59" [viterbi.c:29]   --->   Operation 2008 'trunc' 'trunc_ln29_59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2009 [1/1] (0.61ns)   --->   "%icmp_ln29_116 = icmp_ne  i11 %tmp_89, i11 2047" [viterbi.c:29]   --->   Operation 2009 'icmp' 'icmp_ln29_116' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2010 [1/1] (0.98ns)   --->   "%icmp_ln29_117 = icmp_eq  i52 %trunc_ln29_58, i52 0" [viterbi.c:29]   --->   Operation 2010 'icmp' 'icmp_ln29_117' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, i1 %icmp_ln29_116" [viterbi.c:29]   --->   Operation 2011 'or' 'or_ln29_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2012 [1/1] (0.61ns)   --->   "%icmp_ln29_118 = icmp_ne  i11 %tmp_90, i11 2047" [viterbi.c:29]   --->   Operation 2012 'icmp' 'icmp_ln29_118' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2013 [1/1] (0.98ns)   --->   "%icmp_ln29_119 = icmp_eq  i52 %trunc_ln29_59, i52 0" [viterbi.c:29]   --->   Operation 2013 'icmp' 'icmp_ln29_119' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, i1 %icmp_ln29_118" [viterbi.c:29]   --->   Operation 2014 'or' 'or_ln29_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%and_ln29_58 = and i1 %or_ln29_58, i1 %or_ln29_59" [viterbi.c:29]   --->   Operation 2015 'and' 'and_ln29_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2016 [1/2] (2.01ns)   --->   "%tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln29_28" [viterbi.c:29]   --->   Operation 2016 'dcmp' 'tmp_91' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_59 = and i1 %and_ln29_58, i1 %tmp_91" [viterbi.c:29]   --->   Operation 2017 'and' 'and_ln29_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2018 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_29 = select i1 %and_ln29_59, i64 %p_28, i64 %select_ln29_28" [viterbi.c:29]   --->   Operation 2018 'select' 'select_ln29_29' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.01>
ST_74 : Operation 2019 [2/2] (2.01ns)   --->   "%tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln29_29" [viterbi.c:29]   --->   Operation 2019 'dcmp' 'tmp_94' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.54>
ST_75 : Operation 2020 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast i64 %p_29" [viterbi.c:29]   --->   Operation 2020 'bitcast' 'bitcast_ln29_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_60, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2021 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i64 %bitcast_ln29_60" [viterbi.c:29]   --->   Operation 2022 'trunc' 'trunc_ln29_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2023 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast i64 %select_ln29_29" [viterbi.c:29]   --->   Operation 2023 'bitcast' 'bitcast_ln29_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_61, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2024 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2025 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i64 %bitcast_ln29_61" [viterbi.c:29]   --->   Operation 2025 'trunc' 'trunc_ln29_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2026 [1/1] (0.61ns)   --->   "%icmp_ln29_120 = icmp_ne  i11 %tmp_92, i11 2047" [viterbi.c:29]   --->   Operation 2026 'icmp' 'icmp_ln29_120' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2027 [1/1] (0.98ns)   --->   "%icmp_ln29_121 = icmp_eq  i52 %trunc_ln29_60, i52 0" [viterbi.c:29]   --->   Operation 2027 'icmp' 'icmp_ln29_121' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, i1 %icmp_ln29_120" [viterbi.c:29]   --->   Operation 2028 'or' 'or_ln29_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2029 [1/1] (0.61ns)   --->   "%icmp_ln29_122 = icmp_ne  i11 %tmp_93, i11 2047" [viterbi.c:29]   --->   Operation 2029 'icmp' 'icmp_ln29_122' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2030 [1/1] (0.98ns)   --->   "%icmp_ln29_123 = icmp_eq  i52 %trunc_ln29_61, i52 0" [viterbi.c:29]   --->   Operation 2030 'icmp' 'icmp_ln29_123' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, i1 %icmp_ln29_122" [viterbi.c:29]   --->   Operation 2031 'or' 'or_ln29_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%and_ln29_60 = and i1 %or_ln29_60, i1 %or_ln29_61" [viterbi.c:29]   --->   Operation 2032 'and' 'and_ln29_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2033 [1/2] (2.01ns)   --->   "%tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln29_29" [viterbi.c:29]   --->   Operation 2033 'dcmp' 'tmp_94' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2034 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_61 = and i1 %and_ln29_60, i1 %tmp_94" [viterbi.c:29]   --->   Operation 2034 'and' 'and_ln29_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2035 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_30 = select i1 %and_ln29_61, i64 %p_29, i64 %select_ln29_29" [viterbi.c:29]   --->   Operation 2035 'select' 'select_ln29_30' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.01>
ST_76 : Operation 2036 [2/2] (2.01ns)   --->   "%tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln29_30" [viterbi.c:29]   --->   Operation 2036 'dcmp' 'tmp_97' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.54>
ST_77 : Operation 2037 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast i64 %p_30" [viterbi.c:29]   --->   Operation 2037 'bitcast' 'bitcast_ln29_62' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_62, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2038 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2039 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i64 %bitcast_ln29_62" [viterbi.c:29]   --->   Operation 2039 'trunc' 'trunc_ln29_62' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2040 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast i64 %select_ln29_30" [viterbi.c:29]   --->   Operation 2040 'bitcast' 'bitcast_ln29_63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_63, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2041 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i64 %bitcast_ln29_63" [viterbi.c:29]   --->   Operation 2042 'trunc' 'trunc_ln29_63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2043 [1/1] (0.61ns)   --->   "%icmp_ln29_124 = icmp_ne  i11 %tmp_95, i11 2047" [viterbi.c:29]   --->   Operation 2043 'icmp' 'icmp_ln29_124' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2044 [1/1] (0.98ns)   --->   "%icmp_ln29_125 = icmp_eq  i52 %trunc_ln29_62, i52 0" [viterbi.c:29]   --->   Operation 2044 'icmp' 'icmp_ln29_125' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, i1 %icmp_ln29_124" [viterbi.c:29]   --->   Operation 2045 'or' 'or_ln29_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2046 [1/1] (0.61ns)   --->   "%icmp_ln29_126 = icmp_ne  i11 %tmp_96, i11 2047" [viterbi.c:29]   --->   Operation 2046 'icmp' 'icmp_ln29_126' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2047 [1/1] (0.98ns)   --->   "%icmp_ln29_127 = icmp_eq  i52 %trunc_ln29_63, i52 0" [viterbi.c:29]   --->   Operation 2047 'icmp' 'icmp_ln29_127' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, i1 %icmp_ln29_126" [viterbi.c:29]   --->   Operation 2048 'or' 'or_ln29_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%and_ln29_62 = and i1 %or_ln29_62, i1 %or_ln29_63" [viterbi.c:29]   --->   Operation 2049 'and' 'and_ln29_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2050 [1/2] (2.01ns)   --->   "%tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln29_30" [viterbi.c:29]   --->   Operation 2050 'dcmp' 'tmp_97' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2051 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_63 = and i1 %and_ln29_62, i1 %tmp_97" [viterbi.c:29]   --->   Operation 2051 'and' 'and_ln29_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2052 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %and_ln29_63, i64 %p_30, i64 %select_ln29_30" [viterbi.c:29]   --->   Operation 2052 'select' 'select_ln29_31' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.01>
ST_78 : Operation 2053 [2/2] (2.01ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln29_31" [viterbi.c:29]   --->   Operation 2053 'dcmp' 'tmp_100' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.54>
ST_79 : Operation 2054 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast i64 %p_31" [viterbi.c:29]   --->   Operation 2054 'bitcast' 'bitcast_ln29_64' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_64, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2055 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i64 %bitcast_ln29_64" [viterbi.c:29]   --->   Operation 2056 'trunc' 'trunc_ln29_64' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2057 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast i64 %select_ln29_31" [viterbi.c:29]   --->   Operation 2057 'bitcast' 'bitcast_ln29_65' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2058 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_65, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2058 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2059 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i64 %bitcast_ln29_65" [viterbi.c:29]   --->   Operation 2059 'trunc' 'trunc_ln29_65' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2060 [1/1] (0.61ns)   --->   "%icmp_ln29_128 = icmp_ne  i11 %tmp_98, i11 2047" [viterbi.c:29]   --->   Operation 2060 'icmp' 'icmp_ln29_128' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2061 [1/1] (0.98ns)   --->   "%icmp_ln29_129 = icmp_eq  i52 %trunc_ln29_64, i52 0" [viterbi.c:29]   --->   Operation 2061 'icmp' 'icmp_ln29_129' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, i1 %icmp_ln29_128" [viterbi.c:29]   --->   Operation 2062 'or' 'or_ln29_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2063 [1/1] (0.61ns)   --->   "%icmp_ln29_130 = icmp_ne  i11 %tmp_99, i11 2047" [viterbi.c:29]   --->   Operation 2063 'icmp' 'icmp_ln29_130' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2064 [1/1] (0.98ns)   --->   "%icmp_ln29_131 = icmp_eq  i52 %trunc_ln29_65, i52 0" [viterbi.c:29]   --->   Operation 2064 'icmp' 'icmp_ln29_131' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, i1 %icmp_ln29_130" [viterbi.c:29]   --->   Operation 2065 'or' 'or_ln29_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, i1 %or_ln29_65" [viterbi.c:29]   --->   Operation 2066 'and' 'and_ln29_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2067 [1/2] (2.01ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln29_31" [viterbi.c:29]   --->   Operation 2067 'dcmp' 'tmp_100' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2068 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, i1 %tmp_100" [viterbi.c:29]   --->   Operation 2068 'and' 'and_ln29_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2069 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_32 = select i1 %and_ln29_65, i64 %p_31, i64 %select_ln29_31" [viterbi.c:29]   --->   Operation 2069 'select' 'select_ln29_32' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.01>
ST_80 : Operation 2070 [2/2] (2.01ns)   --->   "%tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln29_32" [viterbi.c:29]   --->   Operation 2070 'dcmp' 'tmp_103' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.54>
ST_81 : Operation 2071 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast i64 %p_32" [viterbi.c:29]   --->   Operation 2071 'bitcast' 'bitcast_ln29_66' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_66, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2072 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i64 %bitcast_ln29_66" [viterbi.c:29]   --->   Operation 2073 'trunc' 'trunc_ln29_66' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2074 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast i64 %select_ln29_32" [viterbi.c:29]   --->   Operation 2074 'bitcast' 'bitcast_ln29_67' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_67, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2075 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i64 %bitcast_ln29_67" [viterbi.c:29]   --->   Operation 2076 'trunc' 'trunc_ln29_67' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2077 [1/1] (0.61ns)   --->   "%icmp_ln29_132 = icmp_ne  i11 %tmp_101, i11 2047" [viterbi.c:29]   --->   Operation 2077 'icmp' 'icmp_ln29_132' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2078 [1/1] (0.98ns)   --->   "%icmp_ln29_133 = icmp_eq  i52 %trunc_ln29_66, i52 0" [viterbi.c:29]   --->   Operation 2078 'icmp' 'icmp_ln29_133' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, i1 %icmp_ln29_132" [viterbi.c:29]   --->   Operation 2079 'or' 'or_ln29_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2080 [1/1] (0.61ns)   --->   "%icmp_ln29_134 = icmp_ne  i11 %tmp_102, i11 2047" [viterbi.c:29]   --->   Operation 2080 'icmp' 'icmp_ln29_134' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2081 [1/1] (0.98ns)   --->   "%icmp_ln29_135 = icmp_eq  i52 %trunc_ln29_67, i52 0" [viterbi.c:29]   --->   Operation 2081 'icmp' 'icmp_ln29_135' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, i1 %icmp_ln29_134" [viterbi.c:29]   --->   Operation 2082 'or' 'or_ln29_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, i1 %or_ln29_67" [viterbi.c:29]   --->   Operation 2083 'and' 'and_ln29_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2084 [1/2] (2.01ns)   --->   "%tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln29_32" [viterbi.c:29]   --->   Operation 2084 'dcmp' 'tmp_103' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2085 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, i1 %tmp_103" [viterbi.c:29]   --->   Operation 2085 'and' 'and_ln29_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2086 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %and_ln29_67, i64 %p_32, i64 %select_ln29_32" [viterbi.c:29]   --->   Operation 2086 'select' 'select_ln29_33' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.01>
ST_82 : Operation 2087 [2/2] (2.01ns)   --->   "%tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln29_33" [viterbi.c:29]   --->   Operation 2087 'dcmp' 'tmp_106' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.54>
ST_83 : Operation 2088 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast i64 %p_33" [viterbi.c:29]   --->   Operation 2088 'bitcast' 'bitcast_ln29_68' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_68, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2089 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2090 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i64 %bitcast_ln29_68" [viterbi.c:29]   --->   Operation 2090 'trunc' 'trunc_ln29_68' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2091 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast i64 %select_ln29_33" [viterbi.c:29]   --->   Operation 2091 'bitcast' 'bitcast_ln29_69' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_69, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2092 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2093 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i64 %bitcast_ln29_69" [viterbi.c:29]   --->   Operation 2093 'trunc' 'trunc_ln29_69' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2094 [1/1] (0.61ns)   --->   "%icmp_ln29_136 = icmp_ne  i11 %tmp_104, i11 2047" [viterbi.c:29]   --->   Operation 2094 'icmp' 'icmp_ln29_136' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2095 [1/1] (0.98ns)   --->   "%icmp_ln29_137 = icmp_eq  i52 %trunc_ln29_68, i52 0" [viterbi.c:29]   --->   Operation 2095 'icmp' 'icmp_ln29_137' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, i1 %icmp_ln29_136" [viterbi.c:29]   --->   Operation 2096 'or' 'or_ln29_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2097 [1/1] (0.61ns)   --->   "%icmp_ln29_138 = icmp_ne  i11 %tmp_105, i11 2047" [viterbi.c:29]   --->   Operation 2097 'icmp' 'icmp_ln29_138' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2098 [1/1] (0.98ns)   --->   "%icmp_ln29_139 = icmp_eq  i52 %trunc_ln29_69, i52 0" [viterbi.c:29]   --->   Operation 2098 'icmp' 'icmp_ln29_139' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, i1 %icmp_ln29_138" [viterbi.c:29]   --->   Operation 2099 'or' 'or_ln29_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, i1 %or_ln29_69" [viterbi.c:29]   --->   Operation 2100 'and' 'and_ln29_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2101 [1/2] (2.01ns)   --->   "%tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln29_33" [viterbi.c:29]   --->   Operation 2101 'dcmp' 'tmp_106' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2102 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, i1 %tmp_106" [viterbi.c:29]   --->   Operation 2102 'and' 'and_ln29_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2103 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_34 = select i1 %and_ln29_69, i64 %p_33, i64 %select_ln29_33" [viterbi.c:29]   --->   Operation 2103 'select' 'select_ln29_34' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.01>
ST_84 : Operation 2104 [2/2] (2.01ns)   --->   "%tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln29_34" [viterbi.c:29]   --->   Operation 2104 'dcmp' 'tmp_109' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.54>
ST_85 : Operation 2105 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast i64 %p_34" [viterbi.c:29]   --->   Operation 2105 'bitcast' 'bitcast_ln29_70' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_70, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2106 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i64 %bitcast_ln29_70" [viterbi.c:29]   --->   Operation 2107 'trunc' 'trunc_ln29_70' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2108 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast i64 %select_ln29_34" [viterbi.c:29]   --->   Operation 2108 'bitcast' 'bitcast_ln29_71' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_71, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2109 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i64 %bitcast_ln29_71" [viterbi.c:29]   --->   Operation 2110 'trunc' 'trunc_ln29_71' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2111 [1/1] (0.61ns)   --->   "%icmp_ln29_140 = icmp_ne  i11 %tmp_107, i11 2047" [viterbi.c:29]   --->   Operation 2111 'icmp' 'icmp_ln29_140' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2112 [1/1] (0.98ns)   --->   "%icmp_ln29_141 = icmp_eq  i52 %trunc_ln29_70, i52 0" [viterbi.c:29]   --->   Operation 2112 'icmp' 'icmp_ln29_141' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, i1 %icmp_ln29_140" [viterbi.c:29]   --->   Operation 2113 'or' 'or_ln29_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2114 [1/1] (0.61ns)   --->   "%icmp_ln29_142 = icmp_ne  i11 %tmp_108, i11 2047" [viterbi.c:29]   --->   Operation 2114 'icmp' 'icmp_ln29_142' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2115 [1/1] (0.98ns)   --->   "%icmp_ln29_143 = icmp_eq  i52 %trunc_ln29_71, i52 0" [viterbi.c:29]   --->   Operation 2115 'icmp' 'icmp_ln29_143' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, i1 %icmp_ln29_142" [viterbi.c:29]   --->   Operation 2116 'or' 'or_ln29_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%and_ln29_70 = and i1 %or_ln29_70, i1 %or_ln29_71" [viterbi.c:29]   --->   Operation 2117 'and' 'and_ln29_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2118 [1/2] (2.01ns)   --->   "%tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln29_34" [viterbi.c:29]   --->   Operation 2118 'dcmp' 'tmp_109' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_71 = and i1 %and_ln29_70, i1 %tmp_109" [viterbi.c:29]   --->   Operation 2119 'and' 'and_ln29_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2120 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_35 = select i1 %and_ln29_71, i64 %p_34, i64 %select_ln29_34" [viterbi.c:29]   --->   Operation 2120 'select' 'select_ln29_35' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.01>
ST_86 : Operation 2121 [2/2] (2.01ns)   --->   "%tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln29_35" [viterbi.c:29]   --->   Operation 2121 'dcmp' 'tmp_112' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.98>
ST_87 : Operation 2122 [1/1] (0.00ns)   --->   "%or_ln26_62 = or i14 %tmp_2, i14 63" [viterbi.c:26]   --->   Operation 2122 'or' 'or_ln26_62' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i14 %or_ln26_62" [viterbi.c:26]   --->   Operation 2123 'zext' 'zext_ln26_62' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2124 [1/1] (0.00ns)   --->   "%llike_addr_64 = getelementptr i64 %llike, i64 0, i64 %zext_ln26_62" [viterbi.c:26]   --->   Operation 2124 'getelementptr' 'llike_addr_64' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2125 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast i64 %p_35" [viterbi.c:29]   --->   Operation 2125 'bitcast' 'bitcast_ln29_72' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_72, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2126 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i64 %bitcast_ln29_72" [viterbi.c:29]   --->   Operation 2127 'trunc' 'trunc_ln29_72' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2128 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast i64 %select_ln29_35" [viterbi.c:29]   --->   Operation 2128 'bitcast' 'bitcast_ln29_73' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_73, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2129 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i64 %bitcast_ln29_73" [viterbi.c:29]   --->   Operation 2130 'trunc' 'trunc_ln29_73' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2131 [1/1] (0.61ns)   --->   "%icmp_ln29_144 = icmp_ne  i11 %tmp_110, i11 2047" [viterbi.c:29]   --->   Operation 2131 'icmp' 'icmp_ln29_144' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2132 [1/1] (0.98ns)   --->   "%icmp_ln29_145 = icmp_eq  i52 %trunc_ln29_72, i52 0" [viterbi.c:29]   --->   Operation 2132 'icmp' 'icmp_ln29_145' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, i1 %icmp_ln29_144" [viterbi.c:29]   --->   Operation 2133 'or' 'or_ln29_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2134 [1/1] (0.61ns)   --->   "%icmp_ln29_146 = icmp_ne  i11 %tmp_111, i11 2047" [viterbi.c:29]   --->   Operation 2134 'icmp' 'icmp_ln29_146' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2135 [1/1] (0.98ns)   --->   "%icmp_ln29_147 = icmp_eq  i52 %trunc_ln29_73, i52 0" [viterbi.c:29]   --->   Operation 2135 'icmp' 'icmp_ln29_147' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, i1 %icmp_ln29_146" [viterbi.c:29]   --->   Operation 2136 'or' 'or_ln29_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%and_ln29_72 = and i1 %or_ln29_72, i1 %or_ln29_73" [viterbi.c:29]   --->   Operation 2137 'and' 'and_ln29_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2138 [1/2] (2.01ns)   --->   "%tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln29_35" [viterbi.c:29]   --->   Operation 2138 'dcmp' 'tmp_112' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_73 = and i1 %and_ln29_72, i1 %tmp_112" [viterbi.c:29]   --->   Operation 2139 'and' 'and_ln29_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2140 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_36 = select i1 %and_ln29_73, i64 %p_35, i64 %select_ln29_35" [viterbi.c:29]   --->   Operation 2140 'select' 'select_ln29_36' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 2141 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 2141 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2142 [2/2] (2.98ns)   --->   "%llike_load_63 = load i14 %llike_addr_64" [viterbi.c:26]   --->   Operation 2142 'load' 'llike_load_63' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_87 : Operation 2143 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln26_62" [viterbi.c:26]   --->   Operation 2143 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.98>
ST_88 : Operation 2144 [2/2] (2.01ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln29_36" [viterbi.c:29]   --->   Operation 2144 'dcmp' 'tmp_115' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2145 [1/2] (2.98ns)   --->   "%llike_load_63 = load i14 %llike_addr_64" [viterbi.c:26]   --->   Operation 2145 'load' 'llike_load_63' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 89 <SV = 88> <Delay = 2.54>
ST_89 : Operation 2146 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast i64 %p_36" [viterbi.c:29]   --->   Operation 2146 'bitcast' 'bitcast_ln29_74' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_74, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2147 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i64 %bitcast_ln29_74" [viterbi.c:29]   --->   Operation 2148 'trunc' 'trunc_ln29_74' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2149 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast i64 %select_ln29_36" [viterbi.c:29]   --->   Operation 2149 'bitcast' 'bitcast_ln29_75' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_75, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2150 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2151 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i64 %bitcast_ln29_75" [viterbi.c:29]   --->   Operation 2151 'trunc' 'trunc_ln29_75' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2152 [1/1] (0.61ns)   --->   "%icmp_ln29_148 = icmp_ne  i11 %tmp_113, i11 2047" [viterbi.c:29]   --->   Operation 2152 'icmp' 'icmp_ln29_148' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2153 [1/1] (0.98ns)   --->   "%icmp_ln29_149 = icmp_eq  i52 %trunc_ln29_74, i52 0" [viterbi.c:29]   --->   Operation 2153 'icmp' 'icmp_ln29_149' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, i1 %icmp_ln29_148" [viterbi.c:29]   --->   Operation 2154 'or' 'or_ln29_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2155 [1/1] (0.61ns)   --->   "%icmp_ln29_150 = icmp_ne  i11 %tmp_114, i11 2047" [viterbi.c:29]   --->   Operation 2155 'icmp' 'icmp_ln29_150' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2156 [1/1] (0.98ns)   --->   "%icmp_ln29_151 = icmp_eq  i52 %trunc_ln29_75, i52 0" [viterbi.c:29]   --->   Operation 2156 'icmp' 'icmp_ln29_151' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, i1 %icmp_ln29_150" [viterbi.c:29]   --->   Operation 2157 'or' 'or_ln29_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%and_ln29_74 = and i1 %or_ln29_74, i1 %or_ln29_75" [viterbi.c:29]   --->   Operation 2158 'and' 'and_ln29_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2159 [1/2] (2.01ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln29_36" [viterbi.c:29]   --->   Operation 2159 'dcmp' 'tmp_115' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2160 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_75 = and i1 %and_ln29_74, i1 %tmp_115" [viterbi.c:29]   --->   Operation 2160 'and' 'and_ln29_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2161 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %and_ln29_75, i64 %p_36, i64 %select_ln29_36" [viterbi.c:29]   --->   Operation 2161 'select' 'select_ln29_37' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.01>
ST_90 : Operation 2162 [2/2] (2.01ns)   --->   "%tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln29_37" [viterbi.c:29]   --->   Operation 2162 'dcmp' 'tmp_118' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.54>
ST_91 : Operation 2163 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast i64 %p_37" [viterbi.c:29]   --->   Operation 2163 'bitcast' 'bitcast_ln29_76' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_76, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2164 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i64 %bitcast_ln29_76" [viterbi.c:29]   --->   Operation 2165 'trunc' 'trunc_ln29_76' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2166 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast i64 %select_ln29_37" [viterbi.c:29]   --->   Operation 2166 'bitcast' 'bitcast_ln29_77' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_77, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2167 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i64 %bitcast_ln29_77" [viterbi.c:29]   --->   Operation 2168 'trunc' 'trunc_ln29_77' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2169 [1/1] (0.61ns)   --->   "%icmp_ln29_152 = icmp_ne  i11 %tmp_116, i11 2047" [viterbi.c:29]   --->   Operation 2169 'icmp' 'icmp_ln29_152' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2170 [1/1] (0.98ns)   --->   "%icmp_ln29_153 = icmp_eq  i52 %trunc_ln29_76, i52 0" [viterbi.c:29]   --->   Operation 2170 'icmp' 'icmp_ln29_153' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, i1 %icmp_ln29_152" [viterbi.c:29]   --->   Operation 2171 'or' 'or_ln29_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2172 [1/1] (0.61ns)   --->   "%icmp_ln29_154 = icmp_ne  i11 %tmp_117, i11 2047" [viterbi.c:29]   --->   Operation 2172 'icmp' 'icmp_ln29_154' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2173 [1/1] (0.98ns)   --->   "%icmp_ln29_155 = icmp_eq  i52 %trunc_ln29_77, i52 0" [viterbi.c:29]   --->   Operation 2173 'icmp' 'icmp_ln29_155' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, i1 %icmp_ln29_154" [viterbi.c:29]   --->   Operation 2174 'or' 'or_ln29_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%and_ln29_76 = and i1 %or_ln29_76, i1 %or_ln29_77" [viterbi.c:29]   --->   Operation 2175 'and' 'and_ln29_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2176 [1/2] (2.01ns)   --->   "%tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln29_37" [viterbi.c:29]   --->   Operation 2176 'dcmp' 'tmp_118' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_77 = and i1 %and_ln29_76, i1 %tmp_118" [viterbi.c:29]   --->   Operation 2177 'and' 'and_ln29_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2178 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_38 = select i1 %and_ln29_77, i64 %p_37, i64 %select_ln29_37" [viterbi.c:29]   --->   Operation 2178 'select' 'select_ln29_38' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.01>
ST_92 : Operation 2179 [2/2] (2.01ns)   --->   "%tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln29_38" [viterbi.c:29]   --->   Operation 2179 'dcmp' 'tmp_121' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.54>
ST_93 : Operation 2180 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast i64 %p_38" [viterbi.c:29]   --->   Operation 2180 'bitcast' 'bitcast_ln29_78' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_78, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2181 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i64 %bitcast_ln29_78" [viterbi.c:29]   --->   Operation 2182 'trunc' 'trunc_ln29_78' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2183 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast i64 %select_ln29_38" [viterbi.c:29]   --->   Operation 2183 'bitcast' 'bitcast_ln29_79' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2184 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_79, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2184 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i64 %bitcast_ln29_79" [viterbi.c:29]   --->   Operation 2185 'trunc' 'trunc_ln29_79' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2186 [1/1] (0.61ns)   --->   "%icmp_ln29_156 = icmp_ne  i11 %tmp_119, i11 2047" [viterbi.c:29]   --->   Operation 2186 'icmp' 'icmp_ln29_156' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2187 [1/1] (0.98ns)   --->   "%icmp_ln29_157 = icmp_eq  i52 %trunc_ln29_78, i52 0" [viterbi.c:29]   --->   Operation 2187 'icmp' 'icmp_ln29_157' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, i1 %icmp_ln29_156" [viterbi.c:29]   --->   Operation 2188 'or' 'or_ln29_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2189 [1/1] (0.61ns)   --->   "%icmp_ln29_158 = icmp_ne  i11 %tmp_120, i11 2047" [viterbi.c:29]   --->   Operation 2189 'icmp' 'icmp_ln29_158' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2190 [1/1] (0.98ns)   --->   "%icmp_ln29_159 = icmp_eq  i52 %trunc_ln29_79, i52 0" [viterbi.c:29]   --->   Operation 2190 'icmp' 'icmp_ln29_159' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, i1 %icmp_ln29_158" [viterbi.c:29]   --->   Operation 2191 'or' 'or_ln29_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, i1 %or_ln29_79" [viterbi.c:29]   --->   Operation 2192 'and' 'and_ln29_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2193 [1/2] (2.01ns)   --->   "%tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln29_38" [viterbi.c:29]   --->   Operation 2193 'dcmp' 'tmp_121' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, i1 %tmp_121" [viterbi.c:29]   --->   Operation 2194 'and' 'and_ln29_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2195 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_39 = select i1 %and_ln29_79, i64 %p_38, i64 %select_ln29_38" [viterbi.c:29]   --->   Operation 2195 'select' 'select_ln29_39' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.01>
ST_94 : Operation 2196 [2/2] (2.01ns)   --->   "%tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln29_39" [viterbi.c:29]   --->   Operation 2196 'dcmp' 'tmp_124' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.54>
ST_95 : Operation 2197 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast i64 %p_39" [viterbi.c:29]   --->   Operation 2197 'bitcast' 'bitcast_ln29_80' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_80, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2198 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i64 %bitcast_ln29_80" [viterbi.c:29]   --->   Operation 2199 'trunc' 'trunc_ln29_80' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2200 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast i64 %select_ln29_39" [viterbi.c:29]   --->   Operation 2200 'bitcast' 'bitcast_ln29_81' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_81, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2201 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2202 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i64 %bitcast_ln29_81" [viterbi.c:29]   --->   Operation 2202 'trunc' 'trunc_ln29_81' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2203 [1/1] (0.61ns)   --->   "%icmp_ln29_160 = icmp_ne  i11 %tmp_122, i11 2047" [viterbi.c:29]   --->   Operation 2203 'icmp' 'icmp_ln29_160' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2204 [1/1] (0.98ns)   --->   "%icmp_ln29_161 = icmp_eq  i52 %trunc_ln29_80, i52 0" [viterbi.c:29]   --->   Operation 2204 'icmp' 'icmp_ln29_161' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, i1 %icmp_ln29_160" [viterbi.c:29]   --->   Operation 2205 'or' 'or_ln29_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2206 [1/1] (0.61ns)   --->   "%icmp_ln29_162 = icmp_ne  i11 %tmp_123, i11 2047" [viterbi.c:29]   --->   Operation 2206 'icmp' 'icmp_ln29_162' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2207 [1/1] (0.98ns)   --->   "%icmp_ln29_163 = icmp_eq  i52 %trunc_ln29_81, i52 0" [viterbi.c:29]   --->   Operation 2207 'icmp' 'icmp_ln29_163' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, i1 %icmp_ln29_162" [viterbi.c:29]   --->   Operation 2208 'or' 'or_ln29_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, i1 %or_ln29_81" [viterbi.c:29]   --->   Operation 2209 'and' 'and_ln29_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2210 [1/2] (2.01ns)   --->   "%tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln29_39" [viterbi.c:29]   --->   Operation 2210 'dcmp' 'tmp_124' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, i1 %tmp_124" [viterbi.c:29]   --->   Operation 2211 'and' 'and_ln29_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2212 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %and_ln29_81, i64 %p_39, i64 %select_ln29_39" [viterbi.c:29]   --->   Operation 2212 'select' 'select_ln29_40' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.01>
ST_96 : Operation 2213 [2/2] (2.01ns)   --->   "%tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln29_40" [viterbi.c:29]   --->   Operation 2213 'dcmp' 'tmp_127' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln27_30 = sext i7 %zext_ln27_cast" [viterbi.c:27]   --->   Operation 2214 'sext' 'sext_ln27_30' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln27_62 = zext i12 %sext_ln27_30" [viterbi.c:27]   --->   Operation 2215 'zext' 'zext_ln27_62' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2216 [1/1] (0.00ns)   --->   "%transition_addr_63 = getelementptr i64 %transition, i64 0, i64 %zext_ln27_62" [viterbi.c:27]   --->   Operation 2216 'getelementptr' 'transition_addr_63' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2217 [2/2] (1.64ns)   --->   "%transition_load_63 = load i12 %transition_addr_63" [viterbi.c:27]   --->   Operation 2217 'load' 'transition_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 97 <SV = 96> <Delay = 2.54>
ST_97 : Operation 2218 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast i64 %p_40" [viterbi.c:29]   --->   Operation 2218 'bitcast' 'bitcast_ln29_82' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_82, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2219 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2220 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i64 %bitcast_ln29_82" [viterbi.c:29]   --->   Operation 2220 'trunc' 'trunc_ln29_82' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2221 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast i64 %select_ln29_40" [viterbi.c:29]   --->   Operation 2221 'bitcast' 'bitcast_ln29_83' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_83, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2222 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2223 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i64 %bitcast_ln29_83" [viterbi.c:29]   --->   Operation 2223 'trunc' 'trunc_ln29_83' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2224 [1/1] (0.61ns)   --->   "%icmp_ln29_164 = icmp_ne  i11 %tmp_125, i11 2047" [viterbi.c:29]   --->   Operation 2224 'icmp' 'icmp_ln29_164' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2225 [1/1] (0.98ns)   --->   "%icmp_ln29_165 = icmp_eq  i52 %trunc_ln29_82, i52 0" [viterbi.c:29]   --->   Operation 2225 'icmp' 'icmp_ln29_165' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, i1 %icmp_ln29_164" [viterbi.c:29]   --->   Operation 2226 'or' 'or_ln29_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2227 [1/1] (0.61ns)   --->   "%icmp_ln29_166 = icmp_ne  i11 %tmp_126, i11 2047" [viterbi.c:29]   --->   Operation 2227 'icmp' 'icmp_ln29_166' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2228 [1/1] (0.98ns)   --->   "%icmp_ln29_167 = icmp_eq  i52 %trunc_ln29_83, i52 0" [viterbi.c:29]   --->   Operation 2228 'icmp' 'icmp_ln29_167' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, i1 %icmp_ln29_166" [viterbi.c:29]   --->   Operation 2229 'or' 'or_ln29_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, i1 %or_ln29_83" [viterbi.c:29]   --->   Operation 2230 'and' 'and_ln29_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2231 [1/2] (2.01ns)   --->   "%tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln29_40" [viterbi.c:29]   --->   Operation 2231 'dcmp' 'tmp_127' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2232 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, i1 %tmp_127" [viterbi.c:29]   --->   Operation 2232 'and' 'and_ln29_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2233 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_41 = select i1 %and_ln29_83, i64 %p_40, i64 %select_ln29_40" [viterbi.c:29]   --->   Operation 2233 'select' 'select_ln29_41' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 2234 [1/2] (1.64ns)   --->   "%transition_load_63 = load i12 %transition_addr_63" [viterbi.c:27]   --->   Operation 2234 'load' 'transition_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 98 <SV = 97> <Delay = 2.01>
ST_98 : Operation 2235 [2/2] (2.01ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln29_41" [viterbi.c:29]   --->   Operation 2235 'dcmp' 'tmp_130' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.54>
ST_99 : Operation 2236 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast i64 %p_41" [viterbi.c:29]   --->   Operation 2236 'bitcast' 'bitcast_ln29_84' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_84, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2237 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2238 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i64 %bitcast_ln29_84" [viterbi.c:29]   --->   Operation 2238 'trunc' 'trunc_ln29_84' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2239 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast i64 %select_ln29_41" [viterbi.c:29]   --->   Operation 2239 'bitcast' 'bitcast_ln29_85' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_85, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2240 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i64 %bitcast_ln29_85" [viterbi.c:29]   --->   Operation 2241 'trunc' 'trunc_ln29_85' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2242 [1/1] (0.61ns)   --->   "%icmp_ln29_168 = icmp_ne  i11 %tmp_128, i11 2047" [viterbi.c:29]   --->   Operation 2242 'icmp' 'icmp_ln29_168' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2243 [1/1] (0.98ns)   --->   "%icmp_ln29_169 = icmp_eq  i52 %trunc_ln29_84, i52 0" [viterbi.c:29]   --->   Operation 2243 'icmp' 'icmp_ln29_169' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, i1 %icmp_ln29_168" [viterbi.c:29]   --->   Operation 2244 'or' 'or_ln29_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2245 [1/1] (0.61ns)   --->   "%icmp_ln29_170 = icmp_ne  i11 %tmp_129, i11 2047" [viterbi.c:29]   --->   Operation 2245 'icmp' 'icmp_ln29_170' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2246 [1/1] (0.98ns)   --->   "%icmp_ln29_171 = icmp_eq  i52 %trunc_ln29_85, i52 0" [viterbi.c:29]   --->   Operation 2246 'icmp' 'icmp_ln29_171' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, i1 %icmp_ln29_170" [viterbi.c:29]   --->   Operation 2247 'or' 'or_ln29_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%and_ln29_84 = and i1 %or_ln29_84, i1 %or_ln29_85" [viterbi.c:29]   --->   Operation 2248 'and' 'and_ln29_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2249 [1/2] (2.01ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln29_41" [viterbi.c:29]   --->   Operation 2249 'dcmp' 'tmp_130' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_85 = and i1 %and_ln29_84, i1 %tmp_130" [viterbi.c:29]   --->   Operation 2250 'and' 'and_ln29_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2251 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_42 = select i1 %and_ln29_85, i64 %p_41, i64 %select_ln29_41" [viterbi.c:29]   --->   Operation 2251 'select' 'select_ln29_42' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.01>
ST_100 : Operation 2252 [2/2] (2.01ns)   --->   "%tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln29_42" [viterbi.c:29]   --->   Operation 2252 'dcmp' 'tmp_133' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.54>
ST_101 : Operation 2253 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast i64 %p_42" [viterbi.c:29]   --->   Operation 2253 'bitcast' 'bitcast_ln29_86' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_86, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2254 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i64 %bitcast_ln29_86" [viterbi.c:29]   --->   Operation 2255 'trunc' 'trunc_ln29_86' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2256 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast i64 %select_ln29_42" [viterbi.c:29]   --->   Operation 2256 'bitcast' 'bitcast_ln29_87' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_87, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2257 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i64 %bitcast_ln29_87" [viterbi.c:29]   --->   Operation 2258 'trunc' 'trunc_ln29_87' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2259 [1/1] (0.61ns)   --->   "%icmp_ln29_172 = icmp_ne  i11 %tmp_131, i11 2047" [viterbi.c:29]   --->   Operation 2259 'icmp' 'icmp_ln29_172' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2260 [1/1] (0.98ns)   --->   "%icmp_ln29_173 = icmp_eq  i52 %trunc_ln29_86, i52 0" [viterbi.c:29]   --->   Operation 2260 'icmp' 'icmp_ln29_173' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, i1 %icmp_ln29_172" [viterbi.c:29]   --->   Operation 2261 'or' 'or_ln29_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2262 [1/1] (0.61ns)   --->   "%icmp_ln29_174 = icmp_ne  i11 %tmp_132, i11 2047" [viterbi.c:29]   --->   Operation 2262 'icmp' 'icmp_ln29_174' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2263 [1/1] (0.98ns)   --->   "%icmp_ln29_175 = icmp_eq  i52 %trunc_ln29_87, i52 0" [viterbi.c:29]   --->   Operation 2263 'icmp' 'icmp_ln29_175' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, i1 %icmp_ln29_174" [viterbi.c:29]   --->   Operation 2264 'or' 'or_ln29_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%and_ln29_86 = and i1 %or_ln29_86, i1 %or_ln29_87" [viterbi.c:29]   --->   Operation 2265 'and' 'and_ln29_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2266 [1/2] (2.01ns)   --->   "%tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln29_42" [viterbi.c:29]   --->   Operation 2266 'dcmp' 'tmp_133' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2267 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_87 = and i1 %and_ln29_86, i1 %tmp_133" [viterbi.c:29]   --->   Operation 2267 'and' 'and_ln29_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2268 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %and_ln29_87, i64 %p_42, i64 %select_ln29_42" [viterbi.c:29]   --->   Operation 2268 'select' 'select_ln29_43' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.01>
ST_102 : Operation 2269 [2/2] (2.01ns)   --->   "%tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln29_43" [viterbi.c:29]   --->   Operation 2269 'dcmp' 'tmp_136' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.54>
ST_103 : Operation 2270 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast i64 %p_43" [viterbi.c:29]   --->   Operation 2270 'bitcast' 'bitcast_ln29_88' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_88, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2271 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i64 %bitcast_ln29_88" [viterbi.c:29]   --->   Operation 2272 'trunc' 'trunc_ln29_88' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2273 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast i64 %select_ln29_43" [viterbi.c:29]   --->   Operation 2273 'bitcast' 'bitcast_ln29_89' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_89, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2274 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i64 %bitcast_ln29_89" [viterbi.c:29]   --->   Operation 2275 'trunc' 'trunc_ln29_89' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2276 [1/1] (0.61ns)   --->   "%icmp_ln29_176 = icmp_ne  i11 %tmp_134, i11 2047" [viterbi.c:29]   --->   Operation 2276 'icmp' 'icmp_ln29_176' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2277 [1/1] (0.98ns)   --->   "%icmp_ln29_177 = icmp_eq  i52 %trunc_ln29_88, i52 0" [viterbi.c:29]   --->   Operation 2277 'icmp' 'icmp_ln29_177' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, i1 %icmp_ln29_176" [viterbi.c:29]   --->   Operation 2278 'or' 'or_ln29_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2279 [1/1] (0.61ns)   --->   "%icmp_ln29_178 = icmp_ne  i11 %tmp_135, i11 2047" [viterbi.c:29]   --->   Operation 2279 'icmp' 'icmp_ln29_178' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2280 [1/1] (0.98ns)   --->   "%icmp_ln29_179 = icmp_eq  i52 %trunc_ln29_89, i52 0" [viterbi.c:29]   --->   Operation 2280 'icmp' 'icmp_ln29_179' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, i1 %icmp_ln29_178" [viterbi.c:29]   --->   Operation 2281 'or' 'or_ln29_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%and_ln29_88 = and i1 %or_ln29_88, i1 %or_ln29_89" [viterbi.c:29]   --->   Operation 2282 'and' 'and_ln29_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2283 [1/2] (2.01ns)   --->   "%tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln29_43" [viterbi.c:29]   --->   Operation 2283 'dcmp' 'tmp_136' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2284 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_89 = and i1 %and_ln29_88, i1 %tmp_136" [viterbi.c:29]   --->   Operation 2284 'and' 'and_ln29_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2285 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_44 = select i1 %and_ln29_89, i64 %p_43, i64 %select_ln29_43" [viterbi.c:29]   --->   Operation 2285 'select' 'select_ln29_44' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.01>
ST_104 : Operation 2286 [2/2] (2.01ns)   --->   "%tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln29_44" [viterbi.c:29]   --->   Operation 2286 'dcmp' 'tmp_139' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.54>
ST_105 : Operation 2287 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast i64 %p_44" [viterbi.c:29]   --->   Operation 2287 'bitcast' 'bitcast_ln29_90' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_90, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2288 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2289 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i64 %bitcast_ln29_90" [viterbi.c:29]   --->   Operation 2289 'trunc' 'trunc_ln29_90' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2290 [1/1] (0.00ns)   --->   "%bitcast_ln29_91 = bitcast i64 %select_ln29_44" [viterbi.c:29]   --->   Operation 2290 'bitcast' 'bitcast_ln29_91' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_91, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2291 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i64 %bitcast_ln29_91" [viterbi.c:29]   --->   Operation 2292 'trunc' 'trunc_ln29_91' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2293 [1/1] (0.61ns)   --->   "%icmp_ln29_180 = icmp_ne  i11 %tmp_137, i11 2047" [viterbi.c:29]   --->   Operation 2293 'icmp' 'icmp_ln29_180' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2294 [1/1] (0.98ns)   --->   "%icmp_ln29_181 = icmp_eq  i52 %trunc_ln29_90, i52 0" [viterbi.c:29]   --->   Operation 2294 'icmp' 'icmp_ln29_181' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, i1 %icmp_ln29_180" [viterbi.c:29]   --->   Operation 2295 'or' 'or_ln29_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2296 [1/1] (0.61ns)   --->   "%icmp_ln29_182 = icmp_ne  i11 %tmp_138, i11 2047" [viterbi.c:29]   --->   Operation 2296 'icmp' 'icmp_ln29_182' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2297 [1/1] (0.98ns)   --->   "%icmp_ln29_183 = icmp_eq  i52 %trunc_ln29_91, i52 0" [viterbi.c:29]   --->   Operation 2297 'icmp' 'icmp_ln29_183' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%or_ln29_91 = or i1 %icmp_ln29_183, i1 %icmp_ln29_182" [viterbi.c:29]   --->   Operation 2298 'or' 'or_ln29_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%and_ln29_90 = and i1 %or_ln29_90, i1 %or_ln29_91" [viterbi.c:29]   --->   Operation 2299 'and' 'and_ln29_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2300 [1/2] (2.01ns)   --->   "%tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln29_44" [viterbi.c:29]   --->   Operation 2300 'dcmp' 'tmp_139' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2301 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_91 = and i1 %and_ln29_90, i1 %tmp_139" [viterbi.c:29]   --->   Operation 2301 'and' 'and_ln29_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2302 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_45 = select i1 %and_ln29_91, i64 %p_44, i64 %select_ln29_44" [viterbi.c:29]   --->   Operation 2302 'select' 'select_ln29_45' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.01>
ST_106 : Operation 2303 [2/2] (2.01ns)   --->   "%tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln29_45" [viterbi.c:29]   --->   Operation 2303 'dcmp' 'tmp_142' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.54>
ST_107 : Operation 2304 [1/1] (0.00ns)   --->   "%bitcast_ln29_92 = bitcast i64 %p_45" [viterbi.c:29]   --->   Operation 2304 'bitcast' 'bitcast_ln29_92' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_92, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2305 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i64 %bitcast_ln29_92" [viterbi.c:29]   --->   Operation 2306 'trunc' 'trunc_ln29_92' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2307 [1/1] (0.00ns)   --->   "%bitcast_ln29_93 = bitcast i64 %select_ln29_45" [viterbi.c:29]   --->   Operation 2307 'bitcast' 'bitcast_ln29_93' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_93, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2308 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln29_93 = trunc i64 %bitcast_ln29_93" [viterbi.c:29]   --->   Operation 2309 'trunc' 'trunc_ln29_93' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2310 [1/1] (0.61ns)   --->   "%icmp_ln29_184 = icmp_ne  i11 %tmp_140, i11 2047" [viterbi.c:29]   --->   Operation 2310 'icmp' 'icmp_ln29_184' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2311 [1/1] (0.98ns)   --->   "%icmp_ln29_185 = icmp_eq  i52 %trunc_ln29_92, i52 0" [viterbi.c:29]   --->   Operation 2311 'icmp' 'icmp_ln29_185' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_92 = or i1 %icmp_ln29_185, i1 %icmp_ln29_184" [viterbi.c:29]   --->   Operation 2312 'or' 'or_ln29_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2313 [1/1] (0.61ns)   --->   "%icmp_ln29_186 = icmp_ne  i11 %tmp_141, i11 2047" [viterbi.c:29]   --->   Operation 2313 'icmp' 'icmp_ln29_186' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2314 [1/1] (0.98ns)   --->   "%icmp_ln29_187 = icmp_eq  i52 %trunc_ln29_93, i52 0" [viterbi.c:29]   --->   Operation 2314 'icmp' 'icmp_ln29_187' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%or_ln29_93 = or i1 %icmp_ln29_187, i1 %icmp_ln29_186" [viterbi.c:29]   --->   Operation 2315 'or' 'or_ln29_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%and_ln29_92 = and i1 %or_ln29_92, i1 %or_ln29_93" [viterbi.c:29]   --->   Operation 2316 'and' 'and_ln29_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2317 [1/2] (2.01ns)   --->   "%tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln29_45" [viterbi.c:29]   --->   Operation 2317 'dcmp' 'tmp_142' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2318 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_93 = and i1 %and_ln29_92, i1 %tmp_142" [viterbi.c:29]   --->   Operation 2318 'and' 'and_ln29_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2319 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %and_ln29_93, i64 %p_45, i64 %select_ln29_45" [viterbi.c:29]   --->   Operation 2319 'select' 'select_ln29_46' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.30>
ST_108 : Operation 2320 [2/2] (2.01ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln29_46" [viterbi.c:29]   --->   Operation 2320 'dcmp' 'tmp_145' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2321 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 2321 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_108 : Operation 2322 [1/1] (0.41ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %llike_load_63" [viterbi.c:26]   --->   Operation 2322 'select' 'reuse_select' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 2323 [1/1] (0.00ns)   --->   "%bitcast_ln27_62 = bitcast i64 %transition_load_63" [viterbi.c:27]   --->   Operation 2323 'bitcast' 'bitcast_ln27_62' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2324 [5/5] (2.89ns)   --->   "%add3_61 = dadd i64 %reuse_select, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 2324 'dadd' 'add3_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2618 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2618 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 109 <SV = 108> <Delay = 2.89>
ST_109 : Operation 2325 [1/1] (0.00ns)   --->   "%bitcast_ln29_94 = bitcast i64 %p_46" [viterbi.c:29]   --->   Operation 2325 'bitcast' 'bitcast_ln29_94' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_94, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2326 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln29_94 = trunc i64 %bitcast_ln29_94" [viterbi.c:29]   --->   Operation 2327 'trunc' 'trunc_ln29_94' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2328 [1/1] (0.00ns)   --->   "%bitcast_ln29_95 = bitcast i64 %select_ln29_46" [viterbi.c:29]   --->   Operation 2328 'bitcast' 'bitcast_ln29_95' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_95, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2329 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2330 [1/1] (0.00ns)   --->   "%trunc_ln29_95 = trunc i64 %bitcast_ln29_95" [viterbi.c:29]   --->   Operation 2330 'trunc' 'trunc_ln29_95' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2331 [1/1] (0.61ns)   --->   "%icmp_ln29_188 = icmp_ne  i11 %tmp_143, i11 2047" [viterbi.c:29]   --->   Operation 2331 'icmp' 'icmp_ln29_188' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2332 [1/1] (0.98ns)   --->   "%icmp_ln29_189 = icmp_eq  i52 %trunc_ln29_94, i52 0" [viterbi.c:29]   --->   Operation 2332 'icmp' 'icmp_ln29_189' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_94 = or i1 %icmp_ln29_189, i1 %icmp_ln29_188" [viterbi.c:29]   --->   Operation 2333 'or' 'or_ln29_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2334 [1/1] (0.61ns)   --->   "%icmp_ln29_190 = icmp_ne  i11 %tmp_144, i11 2047" [viterbi.c:29]   --->   Operation 2334 'icmp' 'icmp_ln29_190' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2335 [1/1] (0.98ns)   --->   "%icmp_ln29_191 = icmp_eq  i52 %trunc_ln29_95, i52 0" [viterbi.c:29]   --->   Operation 2335 'icmp' 'icmp_ln29_191' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%or_ln29_95 = or i1 %icmp_ln29_191, i1 %icmp_ln29_190" [viterbi.c:29]   --->   Operation 2336 'or' 'or_ln29_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%and_ln29_94 = and i1 %or_ln29_94, i1 %or_ln29_95" [viterbi.c:29]   --->   Operation 2337 'and' 'and_ln29_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2338 [1/2] (2.01ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln29_46" [viterbi.c:29]   --->   Operation 2338 'dcmp' 'tmp_145' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2339 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_95 = and i1 %and_ln29_94, i1 %tmp_145" [viterbi.c:29]   --->   Operation 2339 'and' 'and_ln29_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2340 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_47 = select i1 %and_ln29_95, i64 %p_46, i64 %select_ln29_46" [viterbi.c:29]   --->   Operation 2340 'select' 'select_ln29_47' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 2341 [4/5] (2.89ns)   --->   "%add3_61 = dadd i64 %reuse_select, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 2341 'dadd' 'add3_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.89>
ST_110 : Operation 2342 [2/2] (2.01ns)   --->   "%tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln29_47" [viterbi.c:29]   --->   Operation 2342 'dcmp' 'tmp_148' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2343 [3/5] (2.89ns)   --->   "%add3_61 = dadd i64 %reuse_select, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 2343 'dadd' 'add3_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.89>
ST_111 : Operation 2344 [1/1] (0.00ns)   --->   "%bitcast_ln29_96 = bitcast i64 %p_47" [viterbi.c:29]   --->   Operation 2344 'bitcast' 'bitcast_ln29_96' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_96, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2345 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2346 [1/1] (0.00ns)   --->   "%trunc_ln29_96 = trunc i64 %bitcast_ln29_96" [viterbi.c:29]   --->   Operation 2346 'trunc' 'trunc_ln29_96' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2347 [1/1] (0.00ns)   --->   "%bitcast_ln29_97 = bitcast i64 %select_ln29_47" [viterbi.c:29]   --->   Operation 2347 'bitcast' 'bitcast_ln29_97' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_97, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2348 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2349 [1/1] (0.00ns)   --->   "%trunc_ln29_97 = trunc i64 %bitcast_ln29_97" [viterbi.c:29]   --->   Operation 2349 'trunc' 'trunc_ln29_97' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2350 [1/1] (0.61ns)   --->   "%icmp_ln29_192 = icmp_ne  i11 %tmp_146, i11 2047" [viterbi.c:29]   --->   Operation 2350 'icmp' 'icmp_ln29_192' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2351 [1/1] (0.98ns)   --->   "%icmp_ln29_193 = icmp_eq  i52 %trunc_ln29_96, i52 0" [viterbi.c:29]   --->   Operation 2351 'icmp' 'icmp_ln29_193' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_96 = or i1 %icmp_ln29_193, i1 %icmp_ln29_192" [viterbi.c:29]   --->   Operation 2352 'or' 'or_ln29_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2353 [1/1] (0.61ns)   --->   "%icmp_ln29_194 = icmp_ne  i11 %tmp_147, i11 2047" [viterbi.c:29]   --->   Operation 2353 'icmp' 'icmp_ln29_194' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2354 [1/1] (0.98ns)   --->   "%icmp_ln29_195 = icmp_eq  i52 %trunc_ln29_97, i52 0" [viterbi.c:29]   --->   Operation 2354 'icmp' 'icmp_ln29_195' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%or_ln29_97 = or i1 %icmp_ln29_195, i1 %icmp_ln29_194" [viterbi.c:29]   --->   Operation 2355 'or' 'or_ln29_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%and_ln29_96 = and i1 %or_ln29_96, i1 %or_ln29_97" [viterbi.c:29]   --->   Operation 2356 'and' 'and_ln29_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2357 [1/2] (2.01ns)   --->   "%tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln29_47" [viterbi.c:29]   --->   Operation 2357 'dcmp' 'tmp_148' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2358 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_97 = and i1 %and_ln29_96, i1 %tmp_148" [viterbi.c:29]   --->   Operation 2358 'and' 'and_ln29_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2359 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_48 = select i1 %and_ln29_97, i64 %p_47, i64 %select_ln29_47" [viterbi.c:29]   --->   Operation 2359 'select' 'select_ln29_48' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 2360 [2/5] (2.89ns)   --->   "%add3_61 = dadd i64 %reuse_select, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 2360 'dadd' 'add3_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.89>
ST_112 : Operation 2361 [2/2] (2.01ns)   --->   "%tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln29_48" [viterbi.c:29]   --->   Operation 2361 'dcmp' 'tmp_151' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2362 [1/5] (2.89ns)   --->   "%add3_61 = dadd i64 %reuse_select, i64 %bitcast_ln27_62" [viterbi.c:26]   --->   Operation 2362 'dadd' 'add3_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.89>
ST_113 : Operation 2363 [1/1] (0.00ns)   --->   "%bitcast_ln29_98 = bitcast i64 %p_48" [viterbi.c:29]   --->   Operation 2363 'bitcast' 'bitcast_ln29_98' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_98, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2364 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln29_98 = trunc i64 %bitcast_ln29_98" [viterbi.c:29]   --->   Operation 2365 'trunc' 'trunc_ln29_98' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2366 [1/1] (0.00ns)   --->   "%bitcast_ln29_99 = bitcast i64 %select_ln29_48" [viterbi.c:29]   --->   Operation 2366 'bitcast' 'bitcast_ln29_99' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_99, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2367 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln29_99 = trunc i64 %bitcast_ln29_99" [viterbi.c:29]   --->   Operation 2368 'trunc' 'trunc_ln29_99' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2369 [1/1] (0.61ns)   --->   "%icmp_ln29_196 = icmp_ne  i11 %tmp_149, i11 2047" [viterbi.c:29]   --->   Operation 2369 'icmp' 'icmp_ln29_196' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2370 [1/1] (0.98ns)   --->   "%icmp_ln29_197 = icmp_eq  i52 %trunc_ln29_98, i52 0" [viterbi.c:29]   --->   Operation 2370 'icmp' 'icmp_ln29_197' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%or_ln29_98 = or i1 %icmp_ln29_197, i1 %icmp_ln29_196" [viterbi.c:29]   --->   Operation 2371 'or' 'or_ln29_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2372 [1/1] (0.61ns)   --->   "%icmp_ln29_198 = icmp_ne  i11 %tmp_150, i11 2047" [viterbi.c:29]   --->   Operation 2372 'icmp' 'icmp_ln29_198' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2373 [1/1] (0.98ns)   --->   "%icmp_ln29_199 = icmp_eq  i52 %trunc_ln29_99, i52 0" [viterbi.c:29]   --->   Operation 2373 'icmp' 'icmp_ln29_199' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%or_ln29_99 = or i1 %icmp_ln29_199, i1 %icmp_ln29_198" [viterbi.c:29]   --->   Operation 2374 'or' 'or_ln29_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%and_ln29_98 = and i1 %or_ln29_98, i1 %or_ln29_99" [viterbi.c:29]   --->   Operation 2375 'and' 'and_ln29_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2376 [1/2] (2.01ns)   --->   "%tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln29_48" [viterbi.c:29]   --->   Operation 2376 'dcmp' 'tmp_151' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_99 = and i1 %and_ln29_98, i1 %tmp_151" [viterbi.c:29]   --->   Operation 2377 'and' 'and_ln29_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2378 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %and_ln29_99, i64 %p_48, i64 %select_ln29_48" [viterbi.c:29]   --->   Operation 2378 'select' 'select_ln29_49' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 2379 [5/5] (2.89ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 2379 'dadd' 'p_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.89>
ST_114 : Operation 2380 [2/2] (2.01ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln29_49" [viterbi.c:29]   --->   Operation 2380 'dcmp' 'tmp_154' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2381 [4/5] (2.89ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 2381 'dadd' 'p_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.89>
ST_115 : Operation 2382 [1/1] (0.00ns)   --->   "%bitcast_ln29_100 = bitcast i64 %p_49" [viterbi.c:29]   --->   Operation 2382 'bitcast' 'bitcast_ln29_100' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_100, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2383 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln29_100 = trunc i64 %bitcast_ln29_100" [viterbi.c:29]   --->   Operation 2384 'trunc' 'trunc_ln29_100' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2385 [1/1] (0.00ns)   --->   "%bitcast_ln29_101 = bitcast i64 %select_ln29_49" [viterbi.c:29]   --->   Operation 2385 'bitcast' 'bitcast_ln29_101' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_101, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2386 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln29_101 = trunc i64 %bitcast_ln29_101" [viterbi.c:29]   --->   Operation 2387 'trunc' 'trunc_ln29_101' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2388 [1/1] (0.61ns)   --->   "%icmp_ln29_200 = icmp_ne  i11 %tmp_152, i11 2047" [viterbi.c:29]   --->   Operation 2388 'icmp' 'icmp_ln29_200' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2389 [1/1] (0.98ns)   --->   "%icmp_ln29_201 = icmp_eq  i52 %trunc_ln29_100, i52 0" [viterbi.c:29]   --->   Operation 2389 'icmp' 'icmp_ln29_201' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%or_ln29_100 = or i1 %icmp_ln29_201, i1 %icmp_ln29_200" [viterbi.c:29]   --->   Operation 2390 'or' 'or_ln29_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2391 [1/1] (0.61ns)   --->   "%icmp_ln29_202 = icmp_ne  i11 %tmp_153, i11 2047" [viterbi.c:29]   --->   Operation 2391 'icmp' 'icmp_ln29_202' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2392 [1/1] (0.98ns)   --->   "%icmp_ln29_203 = icmp_eq  i52 %trunc_ln29_101, i52 0" [viterbi.c:29]   --->   Operation 2392 'icmp' 'icmp_ln29_203' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%or_ln29_101 = or i1 %icmp_ln29_203, i1 %icmp_ln29_202" [viterbi.c:29]   --->   Operation 2393 'or' 'or_ln29_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%and_ln29_100 = and i1 %or_ln29_100, i1 %or_ln29_101" [viterbi.c:29]   --->   Operation 2394 'and' 'and_ln29_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2395 [1/2] (2.01ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln29_49" [viterbi.c:29]   --->   Operation 2395 'dcmp' 'tmp_154' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2396 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_101 = and i1 %and_ln29_100, i1 %tmp_154" [viterbi.c:29]   --->   Operation 2396 'and' 'and_ln29_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2397 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_50 = select i1 %and_ln29_101, i64 %p_49, i64 %select_ln29_49" [viterbi.c:29]   --->   Operation 2397 'select' 'select_ln29_50' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 2398 [3/5] (2.89ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 2398 'dadd' 'p_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.89>
ST_116 : Operation 2399 [2/2] (2.01ns)   --->   "%tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln29_50" [viterbi.c:29]   --->   Operation 2399 'dcmp' 'tmp_157' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2400 [2/5] (2.89ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 2400 'dadd' 'p_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.89>
ST_117 : Operation 2401 [1/1] (0.00ns)   --->   "%bitcast_ln29_102 = bitcast i64 %p_50" [viterbi.c:29]   --->   Operation 2401 'bitcast' 'bitcast_ln29_102' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_102, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2402 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln29_102 = trunc i64 %bitcast_ln29_102" [viterbi.c:29]   --->   Operation 2403 'trunc' 'trunc_ln29_102' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2404 [1/1] (0.00ns)   --->   "%bitcast_ln29_103 = bitcast i64 %select_ln29_50" [viterbi.c:29]   --->   Operation 2404 'bitcast' 'bitcast_ln29_103' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_103, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2405 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln29_103 = trunc i64 %bitcast_ln29_103" [viterbi.c:29]   --->   Operation 2406 'trunc' 'trunc_ln29_103' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2407 [1/1] (0.61ns)   --->   "%icmp_ln29_204 = icmp_ne  i11 %tmp_155, i11 2047" [viterbi.c:29]   --->   Operation 2407 'icmp' 'icmp_ln29_204' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2408 [1/1] (0.98ns)   --->   "%icmp_ln29_205 = icmp_eq  i52 %trunc_ln29_102, i52 0" [viterbi.c:29]   --->   Operation 2408 'icmp' 'icmp_ln29_205' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%or_ln29_102 = or i1 %icmp_ln29_205, i1 %icmp_ln29_204" [viterbi.c:29]   --->   Operation 2409 'or' 'or_ln29_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2410 [1/1] (0.61ns)   --->   "%icmp_ln29_206 = icmp_ne  i11 %tmp_156, i11 2047" [viterbi.c:29]   --->   Operation 2410 'icmp' 'icmp_ln29_206' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2411 [1/1] (0.98ns)   --->   "%icmp_ln29_207 = icmp_eq  i52 %trunc_ln29_103, i52 0" [viterbi.c:29]   --->   Operation 2411 'icmp' 'icmp_ln29_207' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%or_ln29_103 = or i1 %icmp_ln29_207, i1 %icmp_ln29_206" [viterbi.c:29]   --->   Operation 2412 'or' 'or_ln29_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%and_ln29_102 = and i1 %or_ln29_102, i1 %or_ln29_103" [viterbi.c:29]   --->   Operation 2413 'and' 'and_ln29_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2414 [1/2] (2.01ns)   --->   "%tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln29_50" [viterbi.c:29]   --->   Operation 2414 'dcmp' 'tmp_157' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2415 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_103 = and i1 %and_ln29_102, i1 %tmp_157" [viterbi.c:29]   --->   Operation 2415 'and' 'and_ln29_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2416 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_51 = select i1 %and_ln29_103, i64 %p_50, i64 %select_ln29_50" [viterbi.c:29]   --->   Operation 2416 'select' 'select_ln29_51' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 2417 [1/5] (2.89ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln24" [viterbi.c:27]   --->   Operation 2417 'dadd' 'p_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.01>
ST_118 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln18_1, i6 0" [viterbi.c:33]   --->   Operation 2418 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %select_ln18" [viterbi.c:33]   --->   Operation 2419 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2420 [1/1] (0.76ns)   --->   "%add_ln33 = add i14 %tmp_1, i14 %zext_ln33" [viterbi.c:33]   --->   Operation 2420 'add' 'add_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i14 %add_ln33" [viterbi.c:33]   --->   Operation 2421 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2422 [2/2] (2.01ns)   --->   "%tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln29_51" [viterbi.c:29]   --->   Operation 2422 'dcmp' 'tmp_160' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2423 [1/1] (0.38ns)   --->   "%store_ln33 = store i64 %zext_ln33_1, i64 %reuse_addr_reg" [viterbi.c:33]   --->   Operation 2423 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>

State 119 <SV = 118> <Delay = 2.54>
ST_119 : Operation 2424 [1/1] (0.00ns)   --->   "%bitcast_ln29_104 = bitcast i64 %p_51" [viterbi.c:29]   --->   Operation 2424 'bitcast' 'bitcast_ln29_104' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_104, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2425 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2426 [1/1] (0.00ns)   --->   "%trunc_ln29_104 = trunc i64 %bitcast_ln29_104" [viterbi.c:29]   --->   Operation 2426 'trunc' 'trunc_ln29_104' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2427 [1/1] (0.00ns)   --->   "%bitcast_ln29_105 = bitcast i64 %select_ln29_51" [viterbi.c:29]   --->   Operation 2427 'bitcast' 'bitcast_ln29_105' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_105, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2428 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2429 [1/1] (0.00ns)   --->   "%trunc_ln29_105 = trunc i64 %bitcast_ln29_105" [viterbi.c:29]   --->   Operation 2429 'trunc' 'trunc_ln29_105' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2430 [1/1] (0.61ns)   --->   "%icmp_ln29_208 = icmp_ne  i11 %tmp_158, i11 2047" [viterbi.c:29]   --->   Operation 2430 'icmp' 'icmp_ln29_208' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2431 [1/1] (0.98ns)   --->   "%icmp_ln29_209 = icmp_eq  i52 %trunc_ln29_104, i52 0" [viterbi.c:29]   --->   Operation 2431 'icmp' 'icmp_ln29_209' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%or_ln29_104 = or i1 %icmp_ln29_209, i1 %icmp_ln29_208" [viterbi.c:29]   --->   Operation 2432 'or' 'or_ln29_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2433 [1/1] (0.61ns)   --->   "%icmp_ln29_210 = icmp_ne  i11 %tmp_159, i11 2047" [viterbi.c:29]   --->   Operation 2433 'icmp' 'icmp_ln29_210' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2434 [1/1] (0.98ns)   --->   "%icmp_ln29_211 = icmp_eq  i52 %trunc_ln29_105, i52 0" [viterbi.c:29]   --->   Operation 2434 'icmp' 'icmp_ln29_211' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%or_ln29_105 = or i1 %icmp_ln29_211, i1 %icmp_ln29_210" [viterbi.c:29]   --->   Operation 2435 'or' 'or_ln29_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%and_ln29_104 = and i1 %or_ln29_104, i1 %or_ln29_105" [viterbi.c:29]   --->   Operation 2436 'and' 'and_ln29_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2437 [1/2] (2.01ns)   --->   "%tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln29_51" [viterbi.c:29]   --->   Operation 2437 'dcmp' 'tmp_160' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_105 = and i1 %and_ln29_104, i1 %tmp_160" [viterbi.c:29]   --->   Operation 2438 'and' 'and_ln29_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2439 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_52 = select i1 %and_ln29_105, i64 %p_51, i64 %select_ln29_51" [viterbi.c:29]   --->   Operation 2439 'select' 'select_ln29_52' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.01>
ST_120 : Operation 2440 [2/2] (2.01ns)   --->   "%tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln29_52" [viterbi.c:29]   --->   Operation 2440 'dcmp' 'tmp_163' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.54>
ST_121 : Operation 2441 [1/1] (0.00ns)   --->   "%bitcast_ln29_106 = bitcast i64 %p_52" [viterbi.c:29]   --->   Operation 2441 'bitcast' 'bitcast_ln29_106' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_106, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2442 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln29_106 = trunc i64 %bitcast_ln29_106" [viterbi.c:29]   --->   Operation 2443 'trunc' 'trunc_ln29_106' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2444 [1/1] (0.00ns)   --->   "%bitcast_ln29_107 = bitcast i64 %select_ln29_52" [viterbi.c:29]   --->   Operation 2444 'bitcast' 'bitcast_ln29_107' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_107, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2445 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln29_107 = trunc i64 %bitcast_ln29_107" [viterbi.c:29]   --->   Operation 2446 'trunc' 'trunc_ln29_107' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2447 [1/1] (0.61ns)   --->   "%icmp_ln29_212 = icmp_ne  i11 %tmp_161, i11 2047" [viterbi.c:29]   --->   Operation 2447 'icmp' 'icmp_ln29_212' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2448 [1/1] (0.98ns)   --->   "%icmp_ln29_213 = icmp_eq  i52 %trunc_ln29_106, i52 0" [viterbi.c:29]   --->   Operation 2448 'icmp' 'icmp_ln29_213' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_106 = or i1 %icmp_ln29_213, i1 %icmp_ln29_212" [viterbi.c:29]   --->   Operation 2449 'or' 'or_ln29_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2450 [1/1] (0.61ns)   --->   "%icmp_ln29_214 = icmp_ne  i11 %tmp_162, i11 2047" [viterbi.c:29]   --->   Operation 2450 'icmp' 'icmp_ln29_214' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2451 [1/1] (0.98ns)   --->   "%icmp_ln29_215 = icmp_eq  i52 %trunc_ln29_107, i52 0" [viterbi.c:29]   --->   Operation 2451 'icmp' 'icmp_ln29_215' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%or_ln29_107 = or i1 %icmp_ln29_215, i1 %icmp_ln29_214" [viterbi.c:29]   --->   Operation 2452 'or' 'or_ln29_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%and_ln29_106 = and i1 %or_ln29_106, i1 %or_ln29_107" [viterbi.c:29]   --->   Operation 2453 'and' 'and_ln29_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2454 [1/2] (2.01ns)   --->   "%tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln29_52" [viterbi.c:29]   --->   Operation 2454 'dcmp' 'tmp_163' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2455 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_107 = and i1 %and_ln29_106, i1 %tmp_163" [viterbi.c:29]   --->   Operation 2455 'and' 'and_ln29_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2456 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_53 = select i1 %and_ln29_107, i64 %p_52, i64 %select_ln29_52" [viterbi.c:29]   --->   Operation 2456 'select' 'select_ln29_53' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.01>
ST_122 : Operation 2457 [2/2] (2.01ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln29_53" [viterbi.c:29]   --->   Operation 2457 'dcmp' 'tmp_166' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.54>
ST_123 : Operation 2458 [1/1] (0.00ns)   --->   "%bitcast_ln29_108 = bitcast i64 %p_53" [viterbi.c:29]   --->   Operation 2458 'bitcast' 'bitcast_ln29_108' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_108, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2459 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln29_108 = trunc i64 %bitcast_ln29_108" [viterbi.c:29]   --->   Operation 2460 'trunc' 'trunc_ln29_108' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2461 [1/1] (0.00ns)   --->   "%bitcast_ln29_109 = bitcast i64 %select_ln29_53" [viterbi.c:29]   --->   Operation 2461 'bitcast' 'bitcast_ln29_109' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2462 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_109, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2462 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2463 [1/1] (0.00ns)   --->   "%trunc_ln29_109 = trunc i64 %bitcast_ln29_109" [viterbi.c:29]   --->   Operation 2463 'trunc' 'trunc_ln29_109' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2464 [1/1] (0.61ns)   --->   "%icmp_ln29_216 = icmp_ne  i11 %tmp_164, i11 2047" [viterbi.c:29]   --->   Operation 2464 'icmp' 'icmp_ln29_216' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2465 [1/1] (0.98ns)   --->   "%icmp_ln29_217 = icmp_eq  i52 %trunc_ln29_108, i52 0" [viterbi.c:29]   --->   Operation 2465 'icmp' 'icmp_ln29_217' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_108 = or i1 %icmp_ln29_217, i1 %icmp_ln29_216" [viterbi.c:29]   --->   Operation 2466 'or' 'or_ln29_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2467 [1/1] (0.61ns)   --->   "%icmp_ln29_218 = icmp_ne  i11 %tmp_165, i11 2047" [viterbi.c:29]   --->   Operation 2467 'icmp' 'icmp_ln29_218' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2468 [1/1] (0.98ns)   --->   "%icmp_ln29_219 = icmp_eq  i52 %trunc_ln29_109, i52 0" [viterbi.c:29]   --->   Operation 2468 'icmp' 'icmp_ln29_219' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%or_ln29_109 = or i1 %icmp_ln29_219, i1 %icmp_ln29_218" [viterbi.c:29]   --->   Operation 2469 'or' 'or_ln29_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%and_ln29_108 = and i1 %or_ln29_108, i1 %or_ln29_109" [viterbi.c:29]   --->   Operation 2470 'and' 'and_ln29_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2471 [1/2] (2.01ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln29_53" [viterbi.c:29]   --->   Operation 2471 'dcmp' 'tmp_166' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_109 = and i1 %and_ln29_108, i1 %tmp_166" [viterbi.c:29]   --->   Operation 2472 'and' 'and_ln29_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2473 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_54 = select i1 %and_ln29_109, i64 %p_53, i64 %select_ln29_53" [viterbi.c:29]   --->   Operation 2473 'select' 'select_ln29_54' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.01>
ST_124 : Operation 2474 [2/2] (2.01ns)   --->   "%tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln29_54" [viterbi.c:29]   --->   Operation 2474 'dcmp' 'tmp_169' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.54>
ST_125 : Operation 2475 [1/1] (0.00ns)   --->   "%bitcast_ln29_110 = bitcast i64 %p_54" [viterbi.c:29]   --->   Operation 2475 'bitcast' 'bitcast_ln29_110' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_110, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2476 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln29_110 = trunc i64 %bitcast_ln29_110" [viterbi.c:29]   --->   Operation 2477 'trunc' 'trunc_ln29_110' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2478 [1/1] (0.00ns)   --->   "%bitcast_ln29_111 = bitcast i64 %select_ln29_54" [viterbi.c:29]   --->   Operation 2478 'bitcast' 'bitcast_ln29_111' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_111, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2479 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln29_111 = trunc i64 %bitcast_ln29_111" [viterbi.c:29]   --->   Operation 2480 'trunc' 'trunc_ln29_111' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2481 [1/1] (0.61ns)   --->   "%icmp_ln29_220 = icmp_ne  i11 %tmp_167, i11 2047" [viterbi.c:29]   --->   Operation 2481 'icmp' 'icmp_ln29_220' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2482 [1/1] (0.98ns)   --->   "%icmp_ln29_221 = icmp_eq  i52 %trunc_ln29_110, i52 0" [viterbi.c:29]   --->   Operation 2482 'icmp' 'icmp_ln29_221' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_110 = or i1 %icmp_ln29_221, i1 %icmp_ln29_220" [viterbi.c:29]   --->   Operation 2483 'or' 'or_ln29_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2484 [1/1] (0.61ns)   --->   "%icmp_ln29_222 = icmp_ne  i11 %tmp_168, i11 2047" [viterbi.c:29]   --->   Operation 2484 'icmp' 'icmp_ln29_222' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2485 [1/1] (0.98ns)   --->   "%icmp_ln29_223 = icmp_eq  i52 %trunc_ln29_111, i52 0" [viterbi.c:29]   --->   Operation 2485 'icmp' 'icmp_ln29_223' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%or_ln29_111 = or i1 %icmp_ln29_223, i1 %icmp_ln29_222" [viterbi.c:29]   --->   Operation 2486 'or' 'or_ln29_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%and_ln29_110 = and i1 %or_ln29_110, i1 %or_ln29_111" [viterbi.c:29]   --->   Operation 2487 'and' 'and_ln29_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2488 [1/2] (2.01ns)   --->   "%tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln29_54" [viterbi.c:29]   --->   Operation 2488 'dcmp' 'tmp_169' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2489 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_111 = and i1 %and_ln29_110, i1 %tmp_169" [viterbi.c:29]   --->   Operation 2489 'and' 'and_ln29_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2490 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_55 = select i1 %and_ln29_111, i64 %p_54, i64 %select_ln29_54" [viterbi.c:29]   --->   Operation 2490 'select' 'select_ln29_55' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.01>
ST_126 : Operation 2491 [2/2] (2.01ns)   --->   "%tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln29_55" [viterbi.c:29]   --->   Operation 2491 'dcmp' 'tmp_172' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.01>
ST_127 : Operation 2492 [1/2] (2.01ns)   --->   "%tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln29_55" [viterbi.c:29]   --->   Operation 2492 'dcmp' 'tmp_172' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.52>
ST_128 : Operation 2493 [1/1] (0.00ns)   --->   "%bitcast_ln29_112 = bitcast i64 %p_55" [viterbi.c:29]   --->   Operation 2493 'bitcast' 'bitcast_ln29_112' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_112, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2494 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln29_112 = trunc i64 %bitcast_ln29_112" [viterbi.c:29]   --->   Operation 2495 'trunc' 'trunc_ln29_112' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2496 [1/1] (0.00ns)   --->   "%bitcast_ln29_113 = bitcast i64 %select_ln29_55" [viterbi.c:29]   --->   Operation 2496 'bitcast' 'bitcast_ln29_113' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_113, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2497 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln29_113 = trunc i64 %bitcast_ln29_113" [viterbi.c:29]   --->   Operation 2498 'trunc' 'trunc_ln29_113' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2499 [1/1] (0.61ns)   --->   "%icmp_ln29_224 = icmp_ne  i11 %tmp_170, i11 2047" [viterbi.c:29]   --->   Operation 2499 'icmp' 'icmp_ln29_224' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2500 [1/1] (0.98ns)   --->   "%icmp_ln29_225 = icmp_eq  i52 %trunc_ln29_112, i52 0" [viterbi.c:29]   --->   Operation 2500 'icmp' 'icmp_ln29_225' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%or_ln29_112 = or i1 %icmp_ln29_225, i1 %icmp_ln29_224" [viterbi.c:29]   --->   Operation 2501 'or' 'or_ln29_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2502 [1/1] (0.61ns)   --->   "%icmp_ln29_226 = icmp_ne  i11 %tmp_171, i11 2047" [viterbi.c:29]   --->   Operation 2502 'icmp' 'icmp_ln29_226' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2503 [1/1] (0.98ns)   --->   "%icmp_ln29_227 = icmp_eq  i52 %trunc_ln29_113, i52 0" [viterbi.c:29]   --->   Operation 2503 'icmp' 'icmp_ln29_227' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%or_ln29_113 = or i1 %icmp_ln29_227, i1 %icmp_ln29_226" [viterbi.c:29]   --->   Operation 2504 'or' 'or_ln29_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%and_ln29_112 = and i1 %or_ln29_112, i1 %or_ln29_113" [viterbi.c:29]   --->   Operation 2505 'and' 'and_ln29_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2506 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_113 = and i1 %and_ln29_112, i1 %tmp_172" [viterbi.c:29]   --->   Operation 2506 'and' 'and_ln29_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2507 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_56 = select i1 %and_ln29_113, i64 %p_55, i64 %select_ln29_55" [viterbi.c:29]   --->   Operation 2507 'select' 'select_ln29_56' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 2508 [2/2] (2.01ns)   --->   "%tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln29_56" [viterbi.c:29]   --->   Operation 2508 'dcmp' 'tmp_175' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.01>
ST_129 : Operation 2509 [1/2] (2.01ns)   --->   "%tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln29_56" [viterbi.c:29]   --->   Operation 2509 'dcmp' 'tmp_175' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.52>
ST_130 : Operation 2510 [1/1] (0.00ns)   --->   "%bitcast_ln29_114 = bitcast i64 %p_56" [viterbi.c:29]   --->   Operation 2510 'bitcast' 'bitcast_ln29_114' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2511 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_114, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2511 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln29_114 = trunc i64 %bitcast_ln29_114" [viterbi.c:29]   --->   Operation 2512 'trunc' 'trunc_ln29_114' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2513 [1/1] (0.00ns)   --->   "%bitcast_ln29_115 = bitcast i64 %select_ln29_56" [viterbi.c:29]   --->   Operation 2513 'bitcast' 'bitcast_ln29_115' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_115, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2514 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln29_115 = trunc i64 %bitcast_ln29_115" [viterbi.c:29]   --->   Operation 2515 'trunc' 'trunc_ln29_115' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2516 [1/1] (0.61ns)   --->   "%icmp_ln29_228 = icmp_ne  i11 %tmp_173, i11 2047" [viterbi.c:29]   --->   Operation 2516 'icmp' 'icmp_ln29_228' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2517 [1/1] (0.98ns)   --->   "%icmp_ln29_229 = icmp_eq  i52 %trunc_ln29_114, i52 0" [viterbi.c:29]   --->   Operation 2517 'icmp' 'icmp_ln29_229' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%or_ln29_114 = or i1 %icmp_ln29_229, i1 %icmp_ln29_228" [viterbi.c:29]   --->   Operation 2518 'or' 'or_ln29_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2519 [1/1] (0.61ns)   --->   "%icmp_ln29_230 = icmp_ne  i11 %tmp_174, i11 2047" [viterbi.c:29]   --->   Operation 2519 'icmp' 'icmp_ln29_230' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2520 [1/1] (0.98ns)   --->   "%icmp_ln29_231 = icmp_eq  i52 %trunc_ln29_115, i52 0" [viterbi.c:29]   --->   Operation 2520 'icmp' 'icmp_ln29_231' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%or_ln29_115 = or i1 %icmp_ln29_231, i1 %icmp_ln29_230" [viterbi.c:29]   --->   Operation 2521 'or' 'or_ln29_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%and_ln29_114 = and i1 %or_ln29_114, i1 %or_ln29_115" [viterbi.c:29]   --->   Operation 2522 'and' 'and_ln29_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2523 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_115 = and i1 %and_ln29_114, i1 %tmp_175" [viterbi.c:29]   --->   Operation 2523 'and' 'and_ln29_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2524 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_57 = select i1 %and_ln29_115, i64 %p_56, i64 %select_ln29_56" [viterbi.c:29]   --->   Operation 2524 'select' 'select_ln29_57' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 2525 [2/2] (2.01ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln29_57" [viterbi.c:29]   --->   Operation 2525 'dcmp' 'tmp_178' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.01>
ST_131 : Operation 2526 [1/2] (2.01ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln29_57" [viterbi.c:29]   --->   Operation 2526 'dcmp' 'tmp_178' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.52>
ST_132 : Operation 2527 [1/1] (0.00ns)   --->   "%bitcast_ln29_116 = bitcast i64 %p_57" [viterbi.c:29]   --->   Operation 2527 'bitcast' 'bitcast_ln29_116' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_116, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2528 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln29_116 = trunc i64 %bitcast_ln29_116" [viterbi.c:29]   --->   Operation 2529 'trunc' 'trunc_ln29_116' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2530 [1/1] (0.00ns)   --->   "%bitcast_ln29_117 = bitcast i64 %select_ln29_57" [viterbi.c:29]   --->   Operation 2530 'bitcast' 'bitcast_ln29_117' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2531 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_117, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2531 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2532 [1/1] (0.00ns)   --->   "%trunc_ln29_117 = trunc i64 %bitcast_ln29_117" [viterbi.c:29]   --->   Operation 2532 'trunc' 'trunc_ln29_117' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2533 [1/1] (0.61ns)   --->   "%icmp_ln29_232 = icmp_ne  i11 %tmp_176, i11 2047" [viterbi.c:29]   --->   Operation 2533 'icmp' 'icmp_ln29_232' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2534 [1/1] (0.98ns)   --->   "%icmp_ln29_233 = icmp_eq  i52 %trunc_ln29_116, i52 0" [viterbi.c:29]   --->   Operation 2534 'icmp' 'icmp_ln29_233' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%or_ln29_116 = or i1 %icmp_ln29_233, i1 %icmp_ln29_232" [viterbi.c:29]   --->   Operation 2535 'or' 'or_ln29_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2536 [1/1] (0.61ns)   --->   "%icmp_ln29_234 = icmp_ne  i11 %tmp_177, i11 2047" [viterbi.c:29]   --->   Operation 2536 'icmp' 'icmp_ln29_234' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2537 [1/1] (0.98ns)   --->   "%icmp_ln29_235 = icmp_eq  i52 %trunc_ln29_117, i52 0" [viterbi.c:29]   --->   Operation 2537 'icmp' 'icmp_ln29_235' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%or_ln29_117 = or i1 %icmp_ln29_235, i1 %icmp_ln29_234" [viterbi.c:29]   --->   Operation 2538 'or' 'or_ln29_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%and_ln29_116 = and i1 %or_ln29_116, i1 %or_ln29_117" [viterbi.c:29]   --->   Operation 2539 'and' 'and_ln29_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_117 = and i1 %and_ln29_116, i1 %tmp_178" [viterbi.c:29]   --->   Operation 2540 'and' 'and_ln29_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2541 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_58 = select i1 %and_ln29_117, i64 %p_57, i64 %select_ln29_57" [viterbi.c:29]   --->   Operation 2541 'select' 'select_ln29_58' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 2542 [2/2] (2.01ns)   --->   "%tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln29_58" [viterbi.c:29]   --->   Operation 2542 'dcmp' 'tmp_181' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.01>
ST_133 : Operation 2543 [1/2] (2.01ns)   --->   "%tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln29_58" [viterbi.c:29]   --->   Operation 2543 'dcmp' 'tmp_181' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.52>
ST_134 : Operation 2544 [1/1] (0.00ns)   --->   "%bitcast_ln29_118 = bitcast i64 %p_58" [viterbi.c:29]   --->   Operation 2544 'bitcast' 'bitcast_ln29_118' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2545 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_118, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2545 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln29_118 = trunc i64 %bitcast_ln29_118" [viterbi.c:29]   --->   Operation 2546 'trunc' 'trunc_ln29_118' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2547 [1/1] (0.00ns)   --->   "%bitcast_ln29_119 = bitcast i64 %select_ln29_58" [viterbi.c:29]   --->   Operation 2547 'bitcast' 'bitcast_ln29_119' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_119, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2548 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln29_119 = trunc i64 %bitcast_ln29_119" [viterbi.c:29]   --->   Operation 2549 'trunc' 'trunc_ln29_119' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2550 [1/1] (0.61ns)   --->   "%icmp_ln29_236 = icmp_ne  i11 %tmp_179, i11 2047" [viterbi.c:29]   --->   Operation 2550 'icmp' 'icmp_ln29_236' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2551 [1/1] (0.98ns)   --->   "%icmp_ln29_237 = icmp_eq  i52 %trunc_ln29_118, i52 0" [viterbi.c:29]   --->   Operation 2551 'icmp' 'icmp_ln29_237' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%or_ln29_118 = or i1 %icmp_ln29_237, i1 %icmp_ln29_236" [viterbi.c:29]   --->   Operation 2552 'or' 'or_ln29_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2553 [1/1] (0.61ns)   --->   "%icmp_ln29_238 = icmp_ne  i11 %tmp_180, i11 2047" [viterbi.c:29]   --->   Operation 2553 'icmp' 'icmp_ln29_238' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2554 [1/1] (0.98ns)   --->   "%icmp_ln29_239 = icmp_eq  i52 %trunc_ln29_119, i52 0" [viterbi.c:29]   --->   Operation 2554 'icmp' 'icmp_ln29_239' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%or_ln29_119 = or i1 %icmp_ln29_239, i1 %icmp_ln29_238" [viterbi.c:29]   --->   Operation 2555 'or' 'or_ln29_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%and_ln29_118 = and i1 %or_ln29_118, i1 %or_ln29_119" [viterbi.c:29]   --->   Operation 2556 'and' 'and_ln29_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2557 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_119 = and i1 %and_ln29_118, i1 %tmp_181" [viterbi.c:29]   --->   Operation 2557 'and' 'and_ln29_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2558 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_59 = select i1 %and_ln29_119, i64 %p_58, i64 %select_ln29_58" [viterbi.c:29]   --->   Operation 2558 'select' 'select_ln29_59' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2559 [2/2] (2.01ns)   --->   "%tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln29_59" [viterbi.c:29]   --->   Operation 2559 'dcmp' 'tmp_184' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.01>
ST_135 : Operation 2560 [1/2] (2.01ns)   --->   "%tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln29_59" [viterbi.c:29]   --->   Operation 2560 'dcmp' 'tmp_184' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.52>
ST_136 : Operation 2561 [1/1] (0.00ns)   --->   "%bitcast_ln29_120 = bitcast i64 %p_59" [viterbi.c:29]   --->   Operation 2561 'bitcast' 'bitcast_ln29_120' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_120, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2562 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2563 [1/1] (0.00ns)   --->   "%trunc_ln29_120 = trunc i64 %bitcast_ln29_120" [viterbi.c:29]   --->   Operation 2563 'trunc' 'trunc_ln29_120' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2564 [1/1] (0.00ns)   --->   "%bitcast_ln29_121 = bitcast i64 %select_ln29_59" [viterbi.c:29]   --->   Operation 2564 'bitcast' 'bitcast_ln29_121' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_121, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2565 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2566 [1/1] (0.00ns)   --->   "%trunc_ln29_121 = trunc i64 %bitcast_ln29_121" [viterbi.c:29]   --->   Operation 2566 'trunc' 'trunc_ln29_121' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2567 [1/1] (0.61ns)   --->   "%icmp_ln29_240 = icmp_ne  i11 %tmp_182, i11 2047" [viterbi.c:29]   --->   Operation 2567 'icmp' 'icmp_ln29_240' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2568 [1/1] (0.98ns)   --->   "%icmp_ln29_241 = icmp_eq  i52 %trunc_ln29_120, i52 0" [viterbi.c:29]   --->   Operation 2568 'icmp' 'icmp_ln29_241' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_120 = or i1 %icmp_ln29_241, i1 %icmp_ln29_240" [viterbi.c:29]   --->   Operation 2569 'or' 'or_ln29_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2570 [1/1] (0.61ns)   --->   "%icmp_ln29_242 = icmp_ne  i11 %tmp_183, i11 2047" [viterbi.c:29]   --->   Operation 2570 'icmp' 'icmp_ln29_242' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2571 [1/1] (0.98ns)   --->   "%icmp_ln29_243 = icmp_eq  i52 %trunc_ln29_121, i52 0" [viterbi.c:29]   --->   Operation 2571 'icmp' 'icmp_ln29_243' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%or_ln29_121 = or i1 %icmp_ln29_243, i1 %icmp_ln29_242" [viterbi.c:29]   --->   Operation 2572 'or' 'or_ln29_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%and_ln29_120 = and i1 %or_ln29_120, i1 %or_ln29_121" [viterbi.c:29]   --->   Operation 2573 'and' 'and_ln29_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2574 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_121 = and i1 %and_ln29_120, i1 %tmp_184" [viterbi.c:29]   --->   Operation 2574 'and' 'and_ln29_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2575 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_60 = select i1 %and_ln29_121, i64 %p_59, i64 %select_ln29_59" [viterbi.c:29]   --->   Operation 2575 'select' 'select_ln29_60' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 2576 [2/2] (2.01ns)   --->   "%tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln29_60" [viterbi.c:29]   --->   Operation 2576 'dcmp' 'tmp_187' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.01>
ST_137 : Operation 2577 [1/2] (2.01ns)   --->   "%tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln29_60" [viterbi.c:29]   --->   Operation 2577 'dcmp' 'tmp_187' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.52>
ST_138 : Operation 2578 [1/1] (0.00ns)   --->   "%bitcast_ln29_122 = bitcast i64 %p_60" [viterbi.c:29]   --->   Operation 2578 'bitcast' 'bitcast_ln29_122' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_122, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2579 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2580 [1/1] (0.00ns)   --->   "%trunc_ln29_122 = trunc i64 %bitcast_ln29_122" [viterbi.c:29]   --->   Operation 2580 'trunc' 'trunc_ln29_122' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2581 [1/1] (0.00ns)   --->   "%bitcast_ln29_123 = bitcast i64 %select_ln29_60" [viterbi.c:29]   --->   Operation 2581 'bitcast' 'bitcast_ln29_123' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_123, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2582 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln29_123 = trunc i64 %bitcast_ln29_123" [viterbi.c:29]   --->   Operation 2583 'trunc' 'trunc_ln29_123' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2584 [1/1] (0.61ns)   --->   "%icmp_ln29_244 = icmp_ne  i11 %tmp_185, i11 2047" [viterbi.c:29]   --->   Operation 2584 'icmp' 'icmp_ln29_244' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2585 [1/1] (0.98ns)   --->   "%icmp_ln29_245 = icmp_eq  i52 %trunc_ln29_122, i52 0" [viterbi.c:29]   --->   Operation 2585 'icmp' 'icmp_ln29_245' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_122 = or i1 %icmp_ln29_245, i1 %icmp_ln29_244" [viterbi.c:29]   --->   Operation 2586 'or' 'or_ln29_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2587 [1/1] (0.61ns)   --->   "%icmp_ln29_246 = icmp_ne  i11 %tmp_186, i11 2047" [viterbi.c:29]   --->   Operation 2587 'icmp' 'icmp_ln29_246' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2588 [1/1] (0.98ns)   --->   "%icmp_ln29_247 = icmp_eq  i52 %trunc_ln29_123, i52 0" [viterbi.c:29]   --->   Operation 2588 'icmp' 'icmp_ln29_247' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%or_ln29_123 = or i1 %icmp_ln29_247, i1 %icmp_ln29_246" [viterbi.c:29]   --->   Operation 2589 'or' 'or_ln29_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%and_ln29_122 = and i1 %or_ln29_122, i1 %or_ln29_123" [viterbi.c:29]   --->   Operation 2590 'and' 'and_ln29_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2591 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_123 = and i1 %and_ln29_122, i1 %tmp_187" [viterbi.c:29]   --->   Operation 2591 'and' 'and_ln29_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2592 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_61 = select i1 %and_ln29_123, i64 %p_60, i64 %select_ln29_60" [viterbi.c:29]   --->   Operation 2592 'select' 'select_ln29_61' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2593 [2/2] (2.01ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln29_61" [viterbi.c:29]   --->   Operation 2593 'dcmp' 'tmp_190' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.93>
ST_139 : Operation 2594 [1/1] (0.00ns)   --->   "%bitcast_ln29_124 = bitcast i64 %p_61" [viterbi.c:29]   --->   Operation 2594 'bitcast' 'bitcast_ln29_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2595 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_124, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2595 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2596 [1/1] (0.00ns)   --->   "%trunc_ln29_124 = trunc i64 %bitcast_ln29_124" [viterbi.c:29]   --->   Operation 2596 'trunc' 'trunc_ln29_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2597 [1/1] (0.00ns)   --->   "%bitcast_ln29_125 = bitcast i64 %select_ln29_61" [viterbi.c:29]   --->   Operation 2597 'bitcast' 'bitcast_ln29_125' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2598 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_125, i32 52, i32 62" [viterbi.c:29]   --->   Operation 2598 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2599 [1/1] (0.00ns)   --->   "%trunc_ln29_125 = trunc i64 %bitcast_ln29_125" [viterbi.c:29]   --->   Operation 2599 'trunc' 'trunc_ln29_125' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2600 [1/1] (0.61ns)   --->   "%icmp_ln29_248 = icmp_ne  i11 %tmp_188, i11 2047" [viterbi.c:29]   --->   Operation 2600 'icmp' 'icmp_ln29_248' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2601 [1/1] (0.98ns)   --->   "%icmp_ln29_249 = icmp_eq  i52 %trunc_ln29_124, i52 0" [viterbi.c:29]   --->   Operation 2601 'icmp' 'icmp_ln29_249' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_124 = or i1 %icmp_ln29_249, i1 %icmp_ln29_248" [viterbi.c:29]   --->   Operation 2602 'or' 'or_ln29_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2603 [1/1] (0.61ns)   --->   "%icmp_ln29_250 = icmp_ne  i11 %tmp_189, i11 2047" [viterbi.c:29]   --->   Operation 2603 'icmp' 'icmp_ln29_250' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2604 [1/1] (0.98ns)   --->   "%icmp_ln29_251 = icmp_eq  i52 %trunc_ln29_125, i52 0" [viterbi.c:29]   --->   Operation 2604 'icmp' 'icmp_ln29_251' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%or_ln29_125 = or i1 %icmp_ln29_251, i1 %icmp_ln29_250" [viterbi.c:29]   --->   Operation 2605 'or' 'or_ln29_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%and_ln29_124 = and i1 %or_ln29_124, i1 %or_ln29_125" [viterbi.c:29]   --->   Operation 2606 'and' 'and_ln29_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2607 [1/2] (2.01ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln29_61" [viterbi.c:29]   --->   Operation 2607 'dcmp' 'tmp_190' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_125 = and i1 %and_ln29_124, i1 %tmp_190" [viterbi.c:29]   --->   Operation 2608 'and' 'and_ln29_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2609 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln29_62 = select i1 %and_ln29_125, i64 %p_61, i64 %select_ln29_61" [viterbi.c:29]   --->   Operation 2609 'select' 'select_ln29_62' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 2610 [1/1] (0.38ns)   --->   "%store_ln29 = store i64 %select_ln29_62, i64 %reuse_reg" [viterbi.c:29]   --->   Operation 2610 'store' 'store_ln29' <Predicate = true> <Delay = 0.38>

State 140 <SV = 139> <Delay = 2.98>
ST_140 : Operation 2611 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str"   --->   Operation 2611 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2612 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896"   --->   Operation 2612 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2613 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2613 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2614 [1/1] (0.00ns)   --->   "%llike_addr_5 = getelementptr i64 %llike, i64 0, i64 %zext_ln33_1" [viterbi.c:33]   --->   Operation 2614 'getelementptr' 'llike_addr_5' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2615 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [viterbi.c:7]   --->   Operation 2615 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2616 [1/1] (2.98ns)   --->   "%store_ln33 = store i64 %select_ln29_62, i14 %llike_addr_5" [viterbi.c:33]   --->   Operation 2616 'store' 'store_ln33' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_140 : Operation 2617 [1/1] (0.00ns)   --->   "%br_ln19 = br void %L_prev_state" [viterbi.c:19]   --->   Operation 2617 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	'alloca' operation ('curr') [7]  (0 ns)
	'load' operation ('curr_load', viterbi.c:19) on local variable 'curr' [26]  (0 ns)
	'icmp' operation ('icmp_ln19', viterbi.c:19) [31]  (0.6 ns)
	'select' operation ('select_ln18', viterbi.c:18) [32]  (0.308 ns)
	'getelementptr' operation ('transition_addr', viterbi.c:23) [242]  (0 ns)
	'load' operation ('transition_load', viterbi.c:23) on array 'transition' [243]  (1.65 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'load' operation ('obs_load', viterbi.c:18) on array 'obs' [231]  (0.626 ns)
	'add' operation ('add_ln24', viterbi.c:24) [247]  (0.745 ns)
	'getelementptr' operation ('emission_addr', viterbi.c:24) [249]  (0 ns)
	'load' operation ('emission_load', viterbi.c:24) on array 'emission' [250]  (1.65 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load', viterbi.c:22) on array 'llike' [239]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_3', viterbi.c:26) on array 'llike' [301]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_6', viterbi.c:26) on array 'llike' [373]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_9', viterbi.c:26) on array 'llike' [445]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_12', viterbi.c:26) on array 'llike' [517]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_15', viterbi.c:26) on array 'llike' [589]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_18', viterbi.c:26) on array 'llike' [661]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_21', viterbi.c:26) on array 'llike' [733]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_24', viterbi.c:26) on array 'llike' [805]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_27', viterbi.c:26) on array 'llike' [877]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_30', viterbi.c:26) on array 'llike' [949]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_32', viterbi.c:26) on array 'llike' [997]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_35', viterbi.c:26) on array 'llike' [1069]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_38', viterbi.c:26) on array 'llike' [1141]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_41', viterbi.c:26) on array 'llike' [1213]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_44', viterbi.c:26) on array 'llike' [1285]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_47', viterbi.c:26) on array 'llike' [1357]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_50', viterbi.c:26) on array 'llike' [1429]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_53', viterbi.c:26) on array 'llike' [1501]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_56', viterbi.c:26) on array 'llike' [1573]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_59', viterbi.c:26) on array 'llike' [1645]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_62', viterbi.c:26) on array 'llike' [1717]  (2.98 ns)

 <State 25>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_24', viterbi.c:27) [860]  (2.9 ns)

 <State 26>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_26', viterbi.c:27) [908]  (2.9 ns)

 <State 27>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_28', viterbi.c:27) [956]  (2.9 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_30', viterbi.c:27) [1004]  (2.9 ns)

 <State 29>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_32', viterbi.c:27) [1052]  (2.9 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_34', viterbi.c:27) [1100]  (2.9 ns)

 <State 31>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_36', viterbi.c:27) [1148]  (2.9 ns)

 <State 32>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_38', viterbi.c:27) [1196]  (2.9 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_40', viterbi.c:27) [1244]  (2.9 ns)

 <State 34>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_42', viterbi.c:27) [1292]  (2.9 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_44', viterbi.c:27) [1340]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_46', viterbi.c:27) [1388]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_48', viterbi.c:27) [1436]  (2.9 ns)

 <State 38>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_50', viterbi.c:27) [1484]  (2.9 ns)

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_52', viterbi.c:27) [1532]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_54', viterbi.c:27) [1580]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_56', viterbi.c:27) [1628]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_58', viterbi.c:27) [1676]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_60', viterbi.c:27) [1724]  (2.9 ns)

 <State 44>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_49', viterbi.c:29) [634]  (2.01 ns)

 <State 45>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_49', viterbi.c:29) [634]  (2.01 ns)
	'and' operation ('and_ln29_31', viterbi.c:29) [635]  (0.122 ns)
	'select' operation ('select_ln29_15', viterbi.c:29) [636]  (0.411 ns)

 <State 46>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_52', viterbi.c:29) [658]  (2.01 ns)

 <State 47>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_52', viterbi.c:29) [658]  (2.01 ns)
	'and' operation ('and_ln29_33', viterbi.c:29) [659]  (0.122 ns)
	'select' operation ('select_ln29_16', viterbi.c:29) [660]  (0.411 ns)

 <State 48>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_55', viterbi.c:29) [682]  (2.01 ns)

 <State 49>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_55', viterbi.c:29) [682]  (2.01 ns)
	'and' operation ('and_ln29_35', viterbi.c:29) [683]  (0.122 ns)
	'select' operation ('select_ln29_17', viterbi.c:29) [684]  (0.411 ns)

 <State 50>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_58', viterbi.c:29) [706]  (2.01 ns)

 <State 51>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_58', viterbi.c:29) [706]  (2.01 ns)
	'and' operation ('and_ln29_37', viterbi.c:29) [707]  (0.122 ns)
	'select' operation ('select_ln29_18', viterbi.c:29) [708]  (0.411 ns)

 <State 52>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_61', viterbi.c:29) [730]  (2.01 ns)

 <State 53>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_61', viterbi.c:29) [730]  (2.01 ns)
	'and' operation ('and_ln29_39', viterbi.c:29) [731]  (0.122 ns)
	'select' operation ('select_ln29_19', viterbi.c:29) [732]  (0.411 ns)

 <State 54>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_64', viterbi.c:29) [754]  (2.01 ns)

 <State 55>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_64', viterbi.c:29) [754]  (2.01 ns)
	'and' operation ('and_ln29_41', viterbi.c:29) [755]  (0.122 ns)
	'select' operation ('select_ln29_20', viterbi.c:29) [756]  (0.411 ns)

 <State 56>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_67', viterbi.c:29) [778]  (2.01 ns)

 <State 57>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_67', viterbi.c:29) [778]  (2.01 ns)
	'and' operation ('and_ln29_43', viterbi.c:29) [779]  (0.122 ns)
	'select' operation ('select_ln29_21', viterbi.c:29) [780]  (0.411 ns)

 <State 58>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_70', viterbi.c:29) [802]  (2.01 ns)

 <State 59>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_70', viterbi.c:29) [802]  (2.01 ns)
	'and' operation ('and_ln29_45', viterbi.c:29) [803]  (0.122 ns)
	'select' operation ('select_ln29_22', viterbi.c:29) [804]  (0.411 ns)

 <State 60>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_73', viterbi.c:29) [826]  (2.01 ns)

 <State 61>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_73', viterbi.c:29) [826]  (2.01 ns)
	'and' operation ('and_ln29_47', viterbi.c:29) [827]  (0.122 ns)
	'select' operation ('select_ln29_23', viterbi.c:29) [828]  (0.411 ns)

 <State 62>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_76', viterbi.c:29) [850]  (2.01 ns)

 <State 63>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_76', viterbi.c:29) [850]  (2.01 ns)
	'and' operation ('and_ln29_49', viterbi.c:29) [851]  (0.122 ns)
	'select' operation ('select_ln29_24', viterbi.c:29) [852]  (0.411 ns)

 <State 64>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_79', viterbi.c:29) [874]  (2.01 ns)

 <State 65>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_79', viterbi.c:29) [874]  (2.01 ns)
	'and' operation ('and_ln29_51', viterbi.c:29) [875]  (0.122 ns)
	'select' operation ('select_ln29_25', viterbi.c:29) [876]  (0.411 ns)

 <State 66>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_82', viterbi.c:29) [898]  (2.01 ns)

 <State 67>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_82', viterbi.c:29) [898]  (2.01 ns)
	'and' operation ('and_ln29_53', viterbi.c:29) [899]  (0.122 ns)
	'select' operation ('select_ln29_26', viterbi.c:29) [900]  (0.411 ns)

 <State 68>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_85', viterbi.c:29) [922]  (2.01 ns)

 <State 69>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_85', viterbi.c:29) [922]  (2.01 ns)
	'and' operation ('and_ln29_55', viterbi.c:29) [923]  (0.122 ns)
	'select' operation ('select_ln29_27', viterbi.c:29) [924]  (0.411 ns)

 <State 70>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_88', viterbi.c:29) [946]  (2.01 ns)

 <State 71>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_88', viterbi.c:29) [946]  (2.01 ns)
	'and' operation ('and_ln29_57', viterbi.c:29) [947]  (0.122 ns)
	'select' operation ('select_ln29_28', viterbi.c:29) [948]  (0.411 ns)

 <State 72>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_91', viterbi.c:29) [970]  (2.01 ns)

 <State 73>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_91', viterbi.c:29) [970]  (2.01 ns)
	'and' operation ('and_ln29_59', viterbi.c:29) [971]  (0.122 ns)
	'select' operation ('select_ln29_29', viterbi.c:29) [972]  (0.411 ns)

 <State 74>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_94', viterbi.c:29) [994]  (2.01 ns)

 <State 75>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_94', viterbi.c:29) [994]  (2.01 ns)
	'and' operation ('and_ln29_61', viterbi.c:29) [995]  (0.122 ns)
	'select' operation ('select_ln29_30', viterbi.c:29) [996]  (0.411 ns)

 <State 76>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_97', viterbi.c:29) [1018]  (2.01 ns)

 <State 77>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_97', viterbi.c:29) [1018]  (2.01 ns)
	'and' operation ('and_ln29_63', viterbi.c:29) [1019]  (0.122 ns)
	'select' operation ('select_ln29_31', viterbi.c:29) [1020]  (0.411 ns)

 <State 78>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_100', viterbi.c:29) [1042]  (2.01 ns)

 <State 79>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_100', viterbi.c:29) [1042]  (2.01 ns)
	'and' operation ('and_ln29_65', viterbi.c:29) [1043]  (0.122 ns)
	'select' operation ('select_ln29_32', viterbi.c:29) [1044]  (0.411 ns)

 <State 80>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_103', viterbi.c:29) [1066]  (2.01 ns)

 <State 81>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_103', viterbi.c:29) [1066]  (2.01 ns)
	'and' operation ('and_ln29_67', viterbi.c:29) [1067]  (0.122 ns)
	'select' operation ('select_ln29_33', viterbi.c:29) [1068]  (0.411 ns)

 <State 82>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_106', viterbi.c:29) [1090]  (2.01 ns)

 <State 83>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_106', viterbi.c:29) [1090]  (2.01 ns)
	'and' operation ('and_ln29_69', viterbi.c:29) [1091]  (0.122 ns)
	'select' operation ('select_ln29_34', viterbi.c:29) [1092]  (0.411 ns)

 <State 84>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_109', viterbi.c:29) [1114]  (2.01 ns)

 <State 85>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_109', viterbi.c:29) [1114]  (2.01 ns)
	'and' operation ('and_ln29_71', viterbi.c:29) [1115]  (0.122 ns)
	'select' operation ('select_ln29_35', viterbi.c:29) [1116]  (0.411 ns)

 <State 86>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_112', viterbi.c:29) [1138]  (2.01 ns)

 <State 87>: 2.98ns
The critical path consists of the following:
	'or' operation ('or_ln26_62', viterbi.c:26) [226]  (0 ns)
	'getelementptr' operation ('llike_addr_64', viterbi.c:26) [228]  (0 ns)
	'load' operation ('llike_load_63', viterbi.c:26) on array 'llike' [1743]  (2.98 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_63', viterbi.c:26) on array 'llike' [1743]  (2.98 ns)

 <State 89>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_115', viterbi.c:29) [1162]  (2.01 ns)
	'and' operation ('and_ln29_75', viterbi.c:29) [1163]  (0.122 ns)
	'select' operation ('select_ln29_37', viterbi.c:29) [1164]  (0.411 ns)

 <State 90>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_118', viterbi.c:29) [1186]  (2.01 ns)

 <State 91>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_118', viterbi.c:29) [1186]  (2.01 ns)
	'and' operation ('and_ln29_77', viterbi.c:29) [1187]  (0.122 ns)
	'select' operation ('select_ln29_38', viterbi.c:29) [1188]  (0.411 ns)

 <State 92>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_121', viterbi.c:29) [1210]  (2.01 ns)

 <State 93>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_121', viterbi.c:29) [1210]  (2.01 ns)
	'and' operation ('and_ln29_79', viterbi.c:29) [1211]  (0.122 ns)
	'select' operation ('select_ln29_39', viterbi.c:29) [1212]  (0.411 ns)

 <State 94>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', viterbi.c:29) [1234]  (2.01 ns)

 <State 95>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', viterbi.c:29) [1234]  (2.01 ns)
	'and' operation ('and_ln29_81', viterbi.c:29) [1235]  (0.122 ns)
	'select' operation ('select_ln29_40', viterbi.c:29) [1236]  (0.411 ns)

 <State 96>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_127', viterbi.c:29) [1258]  (2.01 ns)

 <State 97>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_127', viterbi.c:29) [1258]  (2.01 ns)
	'and' operation ('and_ln29_83', viterbi.c:29) [1259]  (0.122 ns)
	'select' operation ('select_ln29_41', viterbi.c:29) [1260]  (0.411 ns)

 <State 98>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_130', viterbi.c:29) [1282]  (2.01 ns)

 <State 99>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_130', viterbi.c:29) [1282]  (2.01 ns)
	'and' operation ('and_ln29_85', viterbi.c:29) [1283]  (0.122 ns)
	'select' operation ('select_ln29_42', viterbi.c:29) [1284]  (0.411 ns)

 <State 100>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_133', viterbi.c:29) [1306]  (2.01 ns)

 <State 101>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_133', viterbi.c:29) [1306]  (2.01 ns)
	'and' operation ('and_ln29_87', viterbi.c:29) [1307]  (0.122 ns)
	'select' operation ('select_ln29_43', viterbi.c:29) [1308]  (0.411 ns)

 <State 102>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_136', viterbi.c:29) [1330]  (2.01 ns)

 <State 103>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_136', viterbi.c:29) [1330]  (2.01 ns)
	'and' operation ('and_ln29_89', viterbi.c:29) [1331]  (0.122 ns)
	'select' operation ('select_ln29_44', viterbi.c:29) [1332]  (0.411 ns)

 <State 104>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_139', viterbi.c:29) [1354]  (2.01 ns)

 <State 105>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_139', viterbi.c:29) [1354]  (2.01 ns)
	'and' operation ('and_ln29_91', viterbi.c:29) [1355]  (0.122 ns)
	'select' operation ('select_ln29_45', viterbi.c:29) [1356]  (0.411 ns)

 <State 106>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_142', viterbi.c:29) [1378]  (2.01 ns)

 <State 107>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_142', viterbi.c:29) [1378]  (2.01 ns)
	'and' operation ('and_ln29_93', viterbi.c:29) [1379]  (0.122 ns)
	'select' operation ('select_ln29_46', viterbi.c:29) [1380]  (0.411 ns)

 <State 108>: 3.31ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [1741]  (0 ns)
	'select' operation ('reuse_select', viterbi.c:26) [1745]  (0.411 ns)
	'dadd' operation ('add3_61', viterbi.c:26) [1751]  (2.9 ns)

 <State 109>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3_61', viterbi.c:26) [1751]  (2.9 ns)

 <State 110>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3_61', viterbi.c:26) [1751]  (2.9 ns)

 <State 111>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3_61', viterbi.c:26) [1751]  (2.9 ns)

 <State 112>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add3_61', viterbi.c:26) [1751]  (2.9 ns)

 <State 113>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_61', viterbi.c:27) [1752]  (2.9 ns)

 <State 114>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_61', viterbi.c:27) [1752]  (2.9 ns)

 <State 115>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_61', viterbi.c:27) [1752]  (2.9 ns)

 <State 116>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_61', viterbi.c:27) [1752]  (2.9 ns)

 <State 117>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_61', viterbi.c:27) [1752]  (2.9 ns)

 <State 118>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_160', viterbi.c:29) [1522]  (2.01 ns)

 <State 119>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_160', viterbi.c:29) [1522]  (2.01 ns)
	'and' operation ('and_ln29_105', viterbi.c:29) [1523]  (0.122 ns)
	'select' operation ('select_ln29_52', viterbi.c:29) [1524]  (0.411 ns)

 <State 120>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_163', viterbi.c:29) [1546]  (2.01 ns)

 <State 121>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_163', viterbi.c:29) [1546]  (2.01 ns)
	'and' operation ('and_ln29_107', viterbi.c:29) [1547]  (0.122 ns)
	'select' operation ('select_ln29_53', viterbi.c:29) [1548]  (0.411 ns)

 <State 122>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_166', viterbi.c:29) [1570]  (2.01 ns)

 <State 123>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_166', viterbi.c:29) [1570]  (2.01 ns)
	'and' operation ('and_ln29_109', viterbi.c:29) [1571]  (0.122 ns)
	'select' operation ('select_ln29_54', viterbi.c:29) [1572]  (0.411 ns)

 <State 124>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_169', viterbi.c:29) [1594]  (2.01 ns)

 <State 125>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_169', viterbi.c:29) [1594]  (2.01 ns)
	'and' operation ('and_ln29_111', viterbi.c:29) [1595]  (0.122 ns)
	'select' operation ('select_ln29_55', viterbi.c:29) [1596]  (0.411 ns)

 <State 126>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_172', viterbi.c:29) [1618]  (2.01 ns)

 <State 127>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_172', viterbi.c:29) [1618]  (2.01 ns)

 <State 128>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_225', viterbi.c:29) [1612]  (0.981 ns)
	'or' operation ('or_ln29_112', viterbi.c:29) [1613]  (0 ns)
	'and' operation ('and_ln29_112', viterbi.c:29) [1617]  (0 ns)
	'and' operation ('and_ln29_113', viterbi.c:29) [1619]  (0.122 ns)
	'select' operation ('select_ln29_56', viterbi.c:29) [1620]  (0.411 ns)
	'dcmp' operation ('tmp_175', viterbi.c:29) [1642]  (2.01 ns)

 <State 129>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_175', viterbi.c:29) [1642]  (2.01 ns)

 <State 130>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_229', viterbi.c:29) [1636]  (0.981 ns)
	'or' operation ('or_ln29_114', viterbi.c:29) [1637]  (0 ns)
	'and' operation ('and_ln29_114', viterbi.c:29) [1641]  (0 ns)
	'and' operation ('and_ln29_115', viterbi.c:29) [1643]  (0.122 ns)
	'select' operation ('select_ln29_57', viterbi.c:29) [1644]  (0.411 ns)
	'dcmp' operation ('tmp_178', viterbi.c:29) [1666]  (2.01 ns)

 <State 131>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_178', viterbi.c:29) [1666]  (2.01 ns)

 <State 132>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_233', viterbi.c:29) [1660]  (0.981 ns)
	'or' operation ('or_ln29_116', viterbi.c:29) [1661]  (0 ns)
	'and' operation ('and_ln29_116', viterbi.c:29) [1665]  (0 ns)
	'and' operation ('and_ln29_117', viterbi.c:29) [1667]  (0.122 ns)
	'select' operation ('select_ln29_58', viterbi.c:29) [1668]  (0.411 ns)
	'dcmp' operation ('tmp_181', viterbi.c:29) [1690]  (2.01 ns)

 <State 133>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_181', viterbi.c:29) [1690]  (2.01 ns)

 <State 134>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_237', viterbi.c:29) [1684]  (0.981 ns)
	'or' operation ('or_ln29_118', viterbi.c:29) [1685]  (0 ns)
	'and' operation ('and_ln29_118', viterbi.c:29) [1689]  (0 ns)
	'and' operation ('and_ln29_119', viterbi.c:29) [1691]  (0.122 ns)
	'select' operation ('select_ln29_59', viterbi.c:29) [1692]  (0.411 ns)
	'dcmp' operation ('tmp_184', viterbi.c:29) [1714]  (2.01 ns)

 <State 135>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_184', viterbi.c:29) [1714]  (2.01 ns)

 <State 136>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_241', viterbi.c:29) [1708]  (0.981 ns)
	'or' operation ('or_ln29_120', viterbi.c:29) [1709]  (0 ns)
	'and' operation ('and_ln29_120', viterbi.c:29) [1713]  (0 ns)
	'and' operation ('and_ln29_121', viterbi.c:29) [1715]  (0.122 ns)
	'select' operation ('select_ln29_60', viterbi.c:29) [1716]  (0.411 ns)
	'dcmp' operation ('tmp_187', viterbi.c:29) [1738]  (2.01 ns)

 <State 137>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_187', viterbi.c:29) [1738]  (2.01 ns)

 <State 138>: 3.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln29_245', viterbi.c:29) [1732]  (0.981 ns)
	'or' operation ('or_ln29_122', viterbi.c:29) [1733]  (0 ns)
	'and' operation ('and_ln29_122', viterbi.c:29) [1737]  (0 ns)
	'and' operation ('and_ln29_123', viterbi.c:29) [1739]  (0.122 ns)
	'select' operation ('select_ln29_61', viterbi.c:29) [1740]  (0.411 ns)
	'dcmp' operation ('tmp_190', viterbi.c:29) [1766]  (2.01 ns)

 <State 139>: 2.93ns
The critical path consists of the following:
	'dcmp' operation ('tmp_190', viterbi.c:29) [1766]  (2.01 ns)
	'and' operation ('and_ln29_125', viterbi.c:29) [1767]  (0.122 ns)
	'select' operation ('select_ln29_62', viterbi.c:29) [1768]  (0.411 ns)
	'store' operation ('store_ln29', viterbi.c:29) of variable 'select_ln29_62', viterbi.c:29 on local variable 'reuse_reg' [1770]  (0.387 ns)

 <State 140>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr_5', viterbi.c:33) [237]  (0 ns)
	'store' operation ('store_ln33', viterbi.c:33) of variable 'select_ln29_62', viterbi.c:29 on array 'llike' [1769]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
