# Autogenerated by lbrdump.ulp use lbrbuild.ulp to reconstruct library
# 
# more info about the script: http://dangerousprototypes.com/docs/Dangerous_Prototypes_Cadsoft_Eagle_parts_library 
# 

Set Wire_Bend 2;
Grid mm;

Edit 'ENC424J600.sym';
Pin 'VSSOSC' In None Middle R0 Both 0 (-17.78 -17.78);
Pin 'OSC2' Out None Middle R0 Both 0 (-17.78 0);
Pin 'OSC1' In None Middle R0 Both 0 (-17.78 2.54);
Pin 'VDDOSC' In None Middle R0 Both 0 (-17.78 27.94);
Pin 'AD0' I/O None Middle R180 Both 0 (17.78 20.32);
Pin 'AD1' In None Middle R180 Both 0 (17.78 17.78);
Pin 'AD2' I/O None Middle R180 Both 0 (17.78 15.24);
Pin 'AD3' I/O None Middle R180 Both 0 (17.78 12.7);
Pin 'AD4' I/O None Middle R180 Both 0 (17.78 10.16);
Pin 'AD5' I/O None Middle R180 Both 0 (17.78 7.62);
Pin 'AD6' I/O None Middle R180 Both 0 (17.78 5.08);
Pin 'AD7' I/O None Middle R180 Both 0 (17.78 2.54);
Pin 'AD8' I/O None Middle R180 Both 0 (17.78 0);
Pin 'AD9' I/O None Middle R180 Both 0 (17.78 -2.54);
Pin 'AD10' I/O None Middle R180 Both 0 (17.78 -5.08);
Pin 'AD11' I/O None Middle R180 Both 0 (17.78 -7.62);
Pin 'AD12' I/O None Middle R180 Both 0 (17.78 -10.16);
Pin 'AD13' I/O None Middle R180 Both 0 (17.78 -12.7);
Pin 'AD14' I/O None Middle R180 Both 0 (17.78 -15.24);
Pin 'SCK/AL' In None Middle R180 Both 0 (17.78 40.64);
Pin 'CS' In None Middle R180 Both 0 (17.78 38.1);
Pin 'SO/WR/EN' I/O None Middle R180 Both 0 (17.78 35.56);
Pin 'SI/RD/RW' In None Middle R180 Both 0 (17.78 33.02);
Pin 'VSS2' In None Middle R0 Both 0 (-17.78 -35.56);
Pin 'VCAP' In None Middle R0 Both 0 (-17.78 17.78);
Pin 'VDD' In None Middle R0 Both 0 (-17.78 40.64);
Pin 'LEDA' Out None Middle R180 Both 0 (17.78 -33.02);
Pin 'LEDB' Out None Middle R180 Both 0 (17.78 -35.56);
Pin 'RBIAS' In None Middle R0 Both 0 (-17.78 12.7);
Pin 'VSS1' In None Middle R0 Both 0 (-17.78 -33.02);
Pin 'PSPCFG0' In None Middle R180 Both 0 (17.78 30.48);
Pin 'INT/SPISEL' I/O None Middle R180 Both 0 (17.78 27.94);
Pin 'CLKOUT' Out Clk Middle R180 Both 0 (17.78 25.4);
Pin 'VSSTX1' In None Middle R0 Both 0 (-17.78 -22.86);
Pin 'TPOUT-' Out None Middle R180 Both 0 (17.78 -20.32);
Pin 'TPOUT+' Out None Middle R180 Both 0 (17.78 -22.86);
Pin 'VSSTX2' In None Middle R0 Both 0 (-17.78 -25.4);
Pin 'VDDTX' In None Middle R0 Both 0 (-17.78 33.02);
Pin 'TPIN-' In None Middle R180 Both 0 (17.78 -25.4);
Pin 'TPIN+' In None Middle R180 Both 0 (17.78 -27.94);
Pin 'VDDRX' In None Middle R0 Both 0 (-17.78 30.48);
Pin 'VSSRX' In None Middle R0 Both 0 (-17.78 -20.32);
Pin 'VSSPLL' In None Middle R0 Both 0 (-17.78 -27.94);
Pin 'VDDPLL' In None Middle R0 Both 0 (-17.78 35.56);
Layer 94;
Wire  0.4064 (12.7 43.18) (12.7 -38.1) (-12.7 -38.1) (-12.7 43.18) \
      (12.7 43.18);
Layer 95;
Change Size 1.778;
Change Ratio 8;
Text '>NAME' R0 (-12.7 43.815);
Layer 95;
Change Size 1.778;
Change Ratio 8;
Text '>VALUE' R0 (-12.7 -40.64);
