library IEEE;
use IEEE.std_logic_1164.all;


entity generic_reg is 

 generic(n : positive:=2);
 port(
		clk	: in	std_logic;
		reset	: in	std_logic;
		enable	: in	std_logic;
		d	: in std_logic_vector(n-1 downto 0);
		q	: out std_logic_vector(n-1 downto 0)
	);

end generic_reg;


architecture behavioral of generic_reg is

begin

  reg_process:process(clk, reset)
  begin
  	if reset = '1' then
  	  q <= (others=>'0');
  	elsif (clk'event and clk = '1') then
  	  if enable = '1' then
  	    q <= d;
  	  end if;
  	end if;
  end process reg_process;

end behavioral;
