Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Mar  5 18:04:34 2025
| Host         : insa-11278 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Compteur_8bits_timing_summary_routed.rpt -pb Compteur_8bits_timing_summary_routed.pb -rpx Compteur_8bits_timing_summary_routed.rpx -warn_on_violation
| Design       : Compteur_8bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    16          
TIMING-18  Warning   Missing input or output delay   20          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: EN (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: LOAD (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SENS (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_reg[1]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_reg[1]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_reg[2]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: count_reg[2]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_reg[3]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[3]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[4]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[6]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[7]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.749        0.000                      0                   16        0.462        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                             4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK                CLK                      4.749        0.000                      0                   16        0.462        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    count_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    count_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y12    count_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    count_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    count_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    count_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    count_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    count_reg[3]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    count_reg[4]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    count_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    count_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    count_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    count_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    count_reg[1]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    count_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    count_reg[1]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    count_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count_reg[2]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count_reg[2]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    count_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    count_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    count_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    count_reg[0]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    count_reg[1]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12    count_reg[1]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    count_reg[1]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    count_reg[1]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count_reg[2]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    count_reg[2]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.670ns (34.987%)  route 3.103ns (65.013%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.371 r  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     8.186    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.299     8.485 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.925     9.410    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y14          FDCE                                         f  count_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  count_reg[5]_C/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    14.160    count_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.696ns (37.981%)  route 2.769ns (62.019%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.371 f  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     8.186    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.325     8.511 f  count_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.591     9.102    count_reg[5]_LDC_i_1_n_0
    SLICE_X2Y13          FDPE                                         f  count_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X2Y13          FDPE                                         r  count_reg[5]_P/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X2Y13          FDPE (Recov_fdpe_C_PRE)     -0.565    14.000    count_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.718ns (41.616%)  route 2.410ns (58.385%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.388 f  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.501     7.889    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.330     8.219 f  count_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.546     8.765    count_reg[7]_LDC_i_1_n_0
    SLICE_X0Y14          FDPE                                         f  count_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X0Y14          FDPE (Recov_fdpe_C_PRE)     -0.567    13.998    count_reg[7]_P
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.481ns (34.737%)  route 2.782ns (65.263%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.097 r  count_reg[0]_P/Q
                         net (fo=3, routed)           0.692     5.789    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     5.913 r  Dout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.346     6.259    Dout_OBUF[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.857 r  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     7.812    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.115 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.789     8.904    count_reg[2]_LDC_i_2_n_0
    SLICE_X0Y10          FDCE                                         f  count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  count_reg[2]_C/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y10          FDCE (Recov_fdce_C_CLR)     -0.405    14.177    count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.690ns (39.893%)  route 2.546ns (60.107%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.388 r  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.501     7.889    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.302     8.191 f  count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.682     8.873    count_reg[7]_LDC_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  count_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  count_reg[7]_C/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.160    count_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.786ns (42.116%)  route 2.455ns (57.884%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.483 r  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.411     7.894    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.303     8.197 f  count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.681     8.878    count_reg[6]_LDC_i_2_n_0
    SLICE_X5Y13          FDCE                                         f  count_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.512    14.276    CLK_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  count_reg[6]_C/C
                         clock pessimism              0.335    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.171    count_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.481ns (34.335%)  route 2.832ns (65.665%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.179 r  count_reg[4]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.496     7.675    count_reg[4]_LDC_i_3_n_5
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.302     7.977 f  count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.973     8.950    count_reg[3]_LDC_i_2_n_0
    SLICE_X2Y12          FDCE                                         f  count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  count_reg[3]_C/C
                         clock pessimism              0.322    14.601    
                         clock uncertainty           -0.035    14.566    
    SLICE_X2Y12          FDCE (Recov_fdce_C_CLR)     -0.319    14.247    count_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.780ns (43.894%)  route 2.275ns (56.106%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.483 f  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.411     7.894    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.297     8.191 f  count_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.501     8.692    count_reg[6]_LDC_i_1_n_0
    SLICE_X4Y13          FDPE                                         f  count_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.512    14.276    CLK_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/C
                         clock pessimism              0.335    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X4Y13          FDPE (Recov_fdpe_C_PRE)     -0.561    14.015    count_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.539ns (38.465%)  route 2.462ns (61.535%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.238 f  count_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.460     7.698    count_reg[4]_LDC_i_3_n_4
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.301     7.999 f  count_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.639     8.638    count_reg[4]_LDC_i_1_n_0
    SLICE_X0Y15          FDPE                                         f  count_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.513    14.277    CLK_IBUF_BUFG
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/C
                         clock pessimism              0.322    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X0Y15          FDPE (Recov_fdpe_C_PRE)     -0.567    13.997    count_reg[4]_P
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.509ns (37.653%)  route 2.499ns (62.347%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.097 r  count_reg[0]_P/Q
                         net (fo=3, routed)           0.692     5.789    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     5.913 r  Dout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.346     6.259    Dout_OBUF[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.857 f  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     7.812    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.331     8.143 f  count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.505     8.649    count_reg[2]_LDC_i_1_n_0
    SLICE_X2Y10          FDPE                                         f  count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X2Y10          FDPE                                         r  count_reg[2]_P/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X2Y10          FDPE (Recov_fdpe_C_PRE)     -0.563    14.019    count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]_C/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.260%)  route 0.225ns (54.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.561 f  count_reg[0]_P/Q
                         net (fo=3, routed)           0.109     1.670    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.116     1.831    count_reg[0]_LDC_i_2_n_0
    SLICE_X2Y11          FDCE                                         f  count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  count_reg[0]_C/C
                         clock pessimism             -0.501     1.436    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.369    count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.309%)  route 0.495ns (72.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.561 r  count_reg[0]_P/Q
                         net (fo=3, routed)           0.108     1.669    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.714 f  count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.387     2.101    count_reg[0]_LDC_i_1_n_0
    SLICE_X0Y11          FDPE                                         f  count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
                         clock pessimism             -0.517     1.420    
    SLICE_X0Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.325    count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 count_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]_C/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.358ns (38.677%)  route 0.568ns (61.323%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  count_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[5]_C/Q
                         net (fo=3, routed)           0.180     1.738    count_reg[5]_C_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  count_reg[7]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.783    count_reg[7]_LDC_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.848 r  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.146     1.995    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.107     2.102 f  count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.242     2.343    count_reg[6]_LDC_i_2_n_0
    SLICE_X5Y13          FDCE                                         f  count_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.932    CLK_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  count_reg[6]_C/C
                         clock pessimism             -0.480     1.452    
    SLICE_X5Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.360    count_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]_C/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.359ns (39.333%)  route 0.554ns (60.667%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.560 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.215     1.775    count_reg[3]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  count_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.000     1.820    count_reg[4]_LDC_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  count_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.149     2.032    count_reg[4]_LDC_i_3_n_4
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.110     2.142 f  count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.332    count_reg[4]_LDC_i_2_n_0
    SLICE_X1Y14          FDCE                                         f  count_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[4]_C/C
                         clock pessimism             -0.501     1.433    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.341    count_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 count_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.361ns (41.295%)  route 0.513ns (58.705%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  count_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[5]_C/Q
                         net (fo=3, routed)           0.180     1.738    count_reg[5]_C_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  count_reg[7]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.783    count_reg[7]_LDC_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.848 f  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.146     1.995    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.110     2.105 f  count_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.292    count_reg[6]_LDC_i_1_n_0
    SLICE_X4Y13          FDPE                                         f  count_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.932    CLK_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/C
                         clock pessimism             -0.480     1.452    
    SLICE_X4Y13          FDPE (Remov_fdpe_C_PRE)     -0.157     1.295    count_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 count_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.358ns (40.292%)  route 0.531ns (59.708%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  count_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[7]_C/Q
                         net (fo=2, routed)           0.176     1.735    count_reg[7]_C_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  count_reg[7]_LDC_i_4/O
                         net (fo=1, routed)           0.000     1.780    count_reg[7]_LDC_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.846 f  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.161     2.007    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.106     2.113 f  count_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     2.306    count_reg[7]_LDC_i_1_n_0
    SLICE_X0Y14          FDPE                                         f  count_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C
                         clock pessimism             -0.501     1.433    
    SLICE_X0Y14          FDPE (Remov_fdpe_C_PRE)     -0.162     1.271    count_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.357ns (39.121%)  route 0.556ns (60.879%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.560 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.219     1.779    count_reg[3]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  count_reg[4]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.824    count_reg[4]_LDC_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.890 f  count_reg[4]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.159     2.049    count_reg[4]_LDC_i_3_n_5
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.105     2.154 f  count_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.177     2.331    count_reg[3]_LDC_i_1_n_0
    SLICE_X3Y12          FDPE                                         f  count_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
                         clock pessimism             -0.516     1.419    
    SLICE_X3Y12          FDPE (Remov_fdpe_C_PRE)     -0.157     1.262    count_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.386ns (38.543%)  route 0.615ns (61.457%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.417    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.164     1.581 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.222     1.803    count_reg[1]_C_n_0
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.848    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 f  count_reg[4]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.189     2.107    count_reg[4]_LDC_i_3_n_7
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.107     2.214 f  count_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.204     2.418    count_reg[1]_LDC_i_1_n_0
    SLICE_X4Y12          FDPE                                         f  count_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.933    CLK_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  count_reg[1]_P/C
                         clock pessimism             -0.501     1.432    
    SLICE_X4Y12          FDPE (Remov_fdpe_C_PRE)     -0.095     1.337    count_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]_C/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.387ns (39.503%)  route 0.593ns (60.497%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.417    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.164     1.581 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.222     1.803    count_reg[1]_C_n_0
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.848    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  count_reg[4]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.189     2.107    count_reg[4]_LDC_i_3_n_7
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.108     2.215 f  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.181     2.397    count_reg[1]_LDC_i_2_n_0
    SLICE_X6Y12          FDCE                                         f  count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.933    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
                         clock pessimism             -0.516     1.417    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.133     1.284    count_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]_P/PRE
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.363ns (37.402%)  route 0.608ns (62.598%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.560 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.215     1.775    count_reg[3]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  count_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.000     1.820    count_reg[4]_LDC_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 f  count_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.149     2.032    count_reg[4]_LDC_i_3_n_4
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.114     2.146 f  count_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.243     2.389    count_reg[4]_LDC_i_1_n_0
    SLICE_X0Y15          FDPE                                         f  count_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.933    CLK_IBUF_BUFG
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/C
                         clock pessimism             -0.501     1.432    
    SLICE_X0Y15          FDPE (Remov_fdpe_C_PRE)     -0.162     1.270    count_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.120    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 3.485ns (54.430%)  route 2.918ns (45.570%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          LDCE                         0.000     0.000 r  count_reg[2]_LDC/G
    SLICE_X1Y10          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  count_reg[2]_LDC/Q
                         net (fo=3, routed)           1.097     1.858    count_reg[2]_LDC_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     1.982 r  Dout_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.821     3.803    Dout_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.600     6.403 r  Dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.403    Dout[2]
    U17                                                               r  Dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 3.487ns (55.848%)  route 2.756ns (44.152%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  count_reg[6]_LDC/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  count_reg[6]_LDC/Q
                         net (fo=3, routed)           0.903     1.664    count_reg[6]_LDC_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.788 r  Dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854     3.641    Dout_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.602     6.243 r  Dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.243    Dout[6]
    W18                                                               r  Dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 3.292ns (53.964%)  route 2.808ns (46.036%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  count_reg[0]_LDC/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  count_reg[0]_LDC/Q
                         net (fo=3, routed)           0.973     1.532    count_reg[0]_LDC_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.124     1.656 r  Dout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.836     3.491    Dout_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.609     6.101 r  Dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.101    Dout[0]
    V16                                                               r  Dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.559ns (60.944%)  route 2.281ns (39.056%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  count_reg[7]_LDC/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.419     1.252    count_reg[7]_LDC_n_0
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.124     1.376 r  Dout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.862     3.238    Dout_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.602     5.840 r  Dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.840    Dout[7]
    V19                                                               r  Dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 3.272ns (56.344%)  route 2.535ns (43.656%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          LDCE                         0.000     0.000 r  count_reg[1]_LDC/G
    SLICE_X5Y12          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  count_reg[1]_LDC/Q
                         net (fo=3, routed)           0.845     1.404    count_reg[1]_LDC_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.124     1.528 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.690     3.218    Dout_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.589     5.807 r  Dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.807    Dout[1]
    U18                                                               r  Dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.784ns  (logic 3.487ns (60.283%)  route 2.297ns (39.717%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          LDCE                         0.000     0.000 r  count_reg[3]_LDC/G
    SLICE_X1Y12          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  count_reg[3]_LDC/Q
                         net (fo=3, routed)           0.421     1.182    count_reg[3]_LDC_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     1.306 r  Dout_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.876     3.182    Dout_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.602     5.784 r  Dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.784    Dout[3]
    T18                                                               r  Dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.490ns (61.630%)  route 2.173ns (38.370%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  count_reg[4]_LDC/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  count_reg[4]_LDC/Q
                         net (fo=3, routed)           0.451     1.218    count_reg[4]_LDC_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.342 r  Dout_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.722     3.064    Dout_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.599     5.663 r  Dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.663    Dout[4]
    T17                                                               r  Dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.486ns (61.705%)  route 2.164ns (38.295%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  count_reg[5]_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  count_reg[5]_LDC/Q
                         net (fo=3, routed)           0.298     1.061    count_reg[5]_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.185 r  Dout_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.865     3.051    Dout_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.599     5.650 r  Dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.650    Dout[5]
    W19                                                               r  Dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.233ns  (logic 2.115ns (40.414%)  route 3.118ns (59.586%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.332 r  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     4.148    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.299     4.447 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.786     5.233    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y13          LDCE                                         f  count_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 1.789ns (35.458%)  route 3.256ns (64.542%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.002 r  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     3.957    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.303     4.260 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.785     5.045    count_reg[2]_LDC_i_2_n_0
    SLICE_X1Y10          LDCE                                         f  count_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.208ns (25.070%)  route 0.621ns (74.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          0.490     0.652    LOAD_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.697 f  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.828    count_reg[0]_LDC_i_2_n_0
    SLICE_X1Y11          LDCE                                         f  count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            count_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.228ns (27.025%)  route 0.616ns (72.975%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  EN_IBUF_inst/O
                         net (fo=16, routed)          0.423     0.603    EN_IBUF
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.048     0.651 f  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.193     0.844    count_reg[1]_LDC_i_2_n_0
    SLICE_X5Y12          LDCE                                         f  count_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            count_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.225ns (26.028%)  route 0.640ns (73.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  EN_IBUF_inst/O
                         net (fo=16, routed)          0.464     0.644    EN_IBUF
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.689 f  count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.176     0.865    count_reg[7]_LDC_i_2_n_0
    SLICE_X2Y14          LDCE                                         f  count_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            count_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.225ns (23.831%)  route 0.719ns (76.169%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  EN_IBUF_inst/O
                         net (fo=16, routed)          0.537     0.717    EN_IBUF
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.762 f  count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.944    count_reg[6]_LDC_i_2_n_0
    SLICE_X1Y13          LDCE                                         f  count_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            count_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.223ns (21.535%)  route 0.812ns (78.465%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.431     0.609    RST_IBUF
    SLICE_X1Y10          LUT4 (Prop_lut4_I0_O)        0.045     0.654 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.381     1.035    count_reg[2]_LDC_i_2_n_0
    SLICE_X1Y10          LDCE                                         f  count_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            count_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.208ns (20.035%)  route 0.829ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          0.573     0.736    LOAD_IBUF
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.781 f  count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.255     1.036    count_reg[4]_LDC_i_2_n_0
    SLICE_X1Y15          LDCE                                         f  count_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            count_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.055ns  (logic 0.225ns (21.340%)  route 0.829ns (78.660%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  EN_IBUF_inst/O
                         net (fo=16, routed)          0.447     0.627    EN_IBUF
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.672 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.382     1.055    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y13          LDCE                                         f  count_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LOAD
                            (input port)
  Destination:            count_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.085ns  (logic 0.208ns (19.133%)  route 0.878ns (80.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  LOAD_IBUF_inst/O
                         net (fo=16, routed)          0.497     0.660    LOAD_IBUF
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.705 f  count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.380     1.085    count_reg[3]_LDC_i_2_n_0
    SLICE_X1Y12          LDCE                                         f  count_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.385ns (72.954%)  route 0.514ns (27.046%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  count_reg[5]_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  count_reg[5]_LDC/Q
                         net (fo=3, routed)           0.103     0.327    count_reg[5]_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.372 r  Dout_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.410     0.783    Dout_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         1.116     1.899 r  Dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.899    Dout[5]
    W19                                                               r  Dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.386ns (72.309%)  route 0.531ns (27.691%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  count_reg[4]_LDC/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  count_reg[4]_LDC/Q
                         net (fo=3, routed)           0.178     0.403    count_reg[4]_LDC_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.448 r  Dout_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.353     0.801    Dout_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         1.116     1.917 r  Dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.917    Dout[4]
    T17                                                               r  Dout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 3.180ns (51.869%)  route 2.951ns (48.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  count_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  count_reg[2]_C/Q
                         net (fo=3, routed)           1.130     6.228    count_reg[2]_C_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  Dout_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.821     8.173    Dout_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.600    10.773 r  Dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.773    Dout[2]
    U17                                                               r  Dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 3.182ns (53.047%)  route 2.816ns (46.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.630     4.636    CLK_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.092 r  count_reg[6]_P/Q
                         net (fo=3, routed)           0.962     6.054    count_reg[6]_P_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.178 r  Dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854     8.032    Dout_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.602    10.634 r  Dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.634    Dout[6]
    W18                                                               r  Dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 3.179ns (55.440%)  route 2.555ns (44.560%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDPE (Prop_fdpe_C_Q)         0.456     5.093 r  count_reg[4]_P/Q
                         net (fo=3, routed)           0.833     5.926    count_reg[4]_P_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.050 r  Dout_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.722     7.772    Dout_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.599    10.371 r  Dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.371    Dout[4]
    T17                                                               r  Dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.189ns (55.787%)  route 2.527ns (44.213%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.097 r  count_reg[0]_P/Q
                         net (fo=3, routed)           0.692     5.789    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     5.913 r  Dout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.836     7.748    Dout_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.609    10.358 r  Dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.358    Dout[0]
    V16                                                               r  Dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.712ns  (logic 3.182ns (55.698%)  route 2.531ns (44.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.096 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.655     5.750    count_reg[3]_P_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     5.874 r  Dout_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.876     7.751    Dout_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.602    10.352 r  Dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.352    Dout[3]
    T18                                                               r  Dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.241ns (57.489%)  route 2.397ns (42.510%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X2Y13          FDPE                                         r  count_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.518     5.157 r  count_reg[5]_P/Q
                         net (fo=3, routed)           0.531     5.688    count_reg[5]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     5.812 r  Dout_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.865     7.678    Dout_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.599    10.277 r  Dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.277    Dout[5]
    W19                                                               r  Dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.614ns  (logic 3.231ns (57.559%)  route 2.382ns (42.441%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.690     7.661    Dout_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.589    10.250 r  Dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.250    Dout[1]
    U18                                                               r  Dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.564ns  (logic 3.182ns (57.184%)  route 2.382ns (42.816%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.095 r  count_reg[7]_P/Q
                         net (fo=2, routed)           0.520     5.615    count_reg[7]_P_n_0
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.124     5.739 r  Dout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.862     7.601    Dout_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.602    10.203 r  Dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.203    Dout[7]
    V19                                                               r  Dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.670ns (36.032%)  route 2.965ns (63.968%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.631     4.637    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.155 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.693     5.848    count_reg[1]_C_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.972 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.670     6.642    Dout_OBUF[1]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.149 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.149    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.371 r  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     8.186    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.299     8.485 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.786     9.272    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y13          LDCE                                         f  count_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.259ns  (logic 1.481ns (34.773%)  route 2.778ns (65.227%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.097 r  count_reg[0]_P/Q
                         net (fo=3, routed)           0.692     5.789    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     5.913 r  Dout_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.346     6.259    Dout_OBUF[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.857 r  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     7.812    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.115 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.785     8.900    count_reg[2]_LDC_i_2_n_0
    SLICE_X1Y10          LDCE                                         f  count_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.666%)  route 0.240ns (56.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.561 f  count_reg[0]_P/Q
                         net (fo=3, routed)           0.109     1.670    count_reg[0]_P_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.131     1.846    count_reg[0]_LDC_i_2_n_0
    SLICE_X1Y11          LDCE                                         f  count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.358ns (41.313%)  route 0.509ns (58.687%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  count_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[5]_C/Q
                         net (fo=3, routed)           0.180     1.738    count_reg[5]_C_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  count_reg[7]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.783    count_reg[7]_LDC_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.848 r  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.146     1.995    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.107     2.102 f  count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.284    count_reg[6]_LDC_i_2_n_0
    SLICE_X1Y13          LDCE                                         f  count_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.360ns (41.349%)  route 0.511ns (58.651%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.559 r  count_reg[7]_P/Q
                         net (fo=2, routed)           0.174     1.733    count_reg[7]_P_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  count_reg[7]_LDC_i_4/O
                         net (fo=1, routed)           0.000     1.778    count_reg[7]_LDC_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.844 r  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.161     2.005    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.108     2.113 f  count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.176     2.288    count_reg[7]_LDC_i_2_n_0
    SLICE_X2Y14          LDCE                                         f  count_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.359ns (36.686%)  route 0.620ns (63.314%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.560 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.215     1.775    count_reg[3]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  count_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.000     1.820    count_reg[4]_LDC_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  count_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.149     2.032    count_reg[4]_LDC_i_3_n_4
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.110     2.142 f  count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.255     2.397    count_reg[4]_LDC_i_2_n_0
    SLICE_X1Y15          LDCE                                         f  count_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.387ns (39.062%)  route 0.604ns (60.938%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.417    CLK_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.164     1.581 r  count_reg[1]_C/Q
                         net (fo=3, routed)           0.222     1.803    count_reg[1]_C_n_0
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.848    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  count_reg[4]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.189     2.107    count_reg[4]_LDC_i_3_n_7
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.108     2.215 f  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.408    count_reg[1]_LDC_i_2_n_0
    SLICE_X5Y12          LDCE                                         f  count_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 0.360ns (32.192%)  route 0.758ns (67.808%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.560 r  count_reg[3]_P/Q
                         net (fo=3, routed)           0.219     1.779    count_reg[3]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  count_reg[4]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.824    count_reg[4]_LDC_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.890 r  count_reg[4]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.159     2.049    count_reg[4]_LDC_i_3_n_5
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.108     2.157 f  count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.380     2.537    count_reg[3]_LDC_i_2_n_0
    SLICE_X1Y12          LDCE                                         f  count_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.363ns (30.295%)  route 0.835ns (69.705%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[4]_C/Q
                         net (fo=3, routed)           0.174     1.733    count_reg[4]_C_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  count_reg[7]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.778    count_reg[7]_LDC_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.848 r  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.279     2.127    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.107     2.234 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.382     2.616    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y13          LDCE                                         f  count_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 0.381ns (29.170%)  route 0.925ns (70.830%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X2Y10          FDPE                                         r  count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.164     1.584 r  count_reg[2]_P/Q
                         net (fo=3, routed)           0.207     1.791    count_reg[2]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  count_reg[4]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.836    count_reg[4]_LDC_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.901 r  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.337     2.238    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.107     2.345 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.381     2.726    count_reg[2]_LDC_i_2_n_0
    SLICE_X1Y10          LDCE                                         f  count_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.292ns (71.184%)  route 0.523ns (28.816%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.417    CLK_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.558 r  count_reg[1]_P/Q
                         net (fo=3, routed)           0.184     1.742    count_reg[1]_P_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.787 r  Dout_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.339     2.126    Dout_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         1.106     3.232 r  Dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.232    Dout[1]
    U18                                                               r  Dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.302ns (71.481%)  route 0.519ns (28.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  count_reg[4]_C/Q
                         net (fo=3, routed)           0.167     1.726    count_reg[4]_C_n_0
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  Dout_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.353     2.123    Dout_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         1.116     3.239 r  Dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.239    Dout[4]
    T17                                                               r  Dout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[5]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.371ns  (logic 2.115ns (39.373%)  route 3.257ns (60.627%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.332 r  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     4.148    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.299     4.447 f  count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.925     5.371    count_reg[5]_LDC_i_2_n_0
    SLICE_X3Y14          FDCE                                         f  count_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  count_reg[5]_C/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[5]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 2.141ns (42.280%)  route 2.923ns (57.720%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.332 f  count_reg[7]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.816     4.148    count_reg[7]_LDC_i_3_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.325     4.473 f  count_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.591     5.064    count_reg[5]_LDC_i_1_n_0
    SLICE_X2Y13          FDPE                                         f  count_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X2Y13          FDPE                                         r  count_reg[5]_P/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[2]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.049ns  (logic 1.789ns (35.427%)  route 3.261ns (64.573%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.002 r  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     3.957    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.303     4.260 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.789     5.049    count_reg[2]_LDC_i_2_n_0
    SLICE_X0Y10          FDCE                                         f  count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  count_reg[2]_C/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[3]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 1.911ns (39.025%)  route 2.986ns (60.975%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.125 r  count_reg[4]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.496     3.621    count_reg[4]_LDC_i_3_n_5
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.302     3.923 f  count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.973     4.896    count_reg[3]_LDC_i_2_n_0
    SLICE_X2Y12          FDCE                                         f  count_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  count_reg[3]_C/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[6]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 2.231ns (46.103%)  route 2.608ns (53.897%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.444 r  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.411     3.855    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.303     4.158 f  count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.681     4.839    count_reg[6]_LDC_i_2_n_0
    SLICE_X5Y13          FDCE                                         f  count_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.512     4.276    CLK_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  count_reg[6]_C/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[7]_C/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 2.135ns (44.159%)  route 2.700ns (55.841%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.349 r  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.501     3.850    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.302     4.152 f  count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.682     4.834    count_reg[7]_LDC_i_2_n_0
    SLICE_X0Y13          FDCE                                         f  count_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  count_reg[7]_C/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[2]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.817ns (37.902%)  route 2.977ns (62.098%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.002 f  count_reg[4]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.955     3.957    count_reg[4]_LDC_i_3_n_6
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.331     4.288 f  count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.505     4.794    count_reg[2]_LDC_i_1_n_0
    SLICE_X2Y10          FDPE                                         f  count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X2Y10          FDPE                                         r  count_reg[2]_P/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[7]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 2.163ns (45.761%)  route 2.564ns (54.239%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.349 f  count_reg[7]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.501     3.850    count_reg[7]_LDC_i_3_n_5
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.330     4.180 f  count_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.546     4.726    count_reg[7]_LDC_i_1_n_0
    SLICE_X0Y14          FDPE                                         f  count_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[6]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 2.225ns (47.811%)  route 2.429ns (52.189%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.110 r  count_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.110    count_reg[4]_LDC_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.444 f  count_reg[7]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.411     3.855    count_reg[7]_LDC_i_3_n_6
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.297     4.152 f  count_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.501     4.653    count_reg[6]_LDC_i_1_n_0
    SLICE_X4Y13          FDPE                                         f  count_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.512     4.276    CLK_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/C

Slack:                    inf
  Source:                 SENS
                            (input port)
  Destination:            count_reg[4]_P/PRE
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 1.969ns (42.949%)  route 2.615ns (57.051%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SENS (IN)
                         net (fo=0)                   0.000     0.000    SENS
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  SENS_IBUF_inst/O
                         net (fo=2, routed)           1.516     2.454    SENS_IBUF
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.578 r  count_reg[4]_LDC_i_7/O
                         net (fo=1, routed)           0.000     2.578    count_reg[4]_LDC_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.184 f  count_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.460     3.644    count_reg[4]_LDC_i_3_n_4
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.301     3.945 f  count_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.639     4.584    count_reg[4]_LDC_i_1_n_0
    SLICE_X0Y15          FDPE                                         f  count_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.513     4.277    CLK_IBUF_BUFG
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din[6]
                            (input port)
  Destination:            count_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.173ns (28.177%)  route 0.441ns (71.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Din[6] (IN)
                         net (fo=0)                   0.000     0.000    Din[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Din_IBUF[6]_inst/O
                         net (fo=2, routed)           0.441     0.614    Din_IBUF[6]
    SLICE_X5Y13          FDCE                                         r  count_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.932    CLK_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  count_reg[6]_C/C

Slack:                    inf
  Source:                 Din[7]
                            (input port)
  Destination:            count_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.165ns (26.768%)  route 0.451ns (73.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Din[7] (IN)
                         net (fo=0)                   0.000     0.000    Din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Din_IBUF[7]_inst/O
                         net (fo=2, routed)           0.451     0.616    Din_IBUF[7]
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  count_reg[7]_P/C

Slack:                    inf
  Source:                 Din[3]
                            (input port)
  Destination:            count_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.617%)  route 0.452ns (73.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  Din[3] (IN)
                         net (fo=0)                   0.000     0.000    Din[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  Din_IBUF[3]_inst/O
                         net (fo=2, routed)           0.452     0.617    Din_IBUF[3]
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  count_reg[3]_P/C

Slack:                    inf
  Source:                 Din[6]
                            (input port)
  Destination:            count_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.173ns (27.910%)  route 0.447ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Din[6] (IN)
                         net (fo=0)                   0.000     0.000    Din[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Din_IBUF[6]_inst/O
                         net (fo=2, routed)           0.447     0.620    Din_IBUF[6]
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.932    CLK_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  count_reg[6]_P/C

Slack:                    inf
  Source:                 Din[2]
                            (input port)
  Destination:            count_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.163ns (25.868%)  route 0.468ns (74.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  Din[2] (IN)
                         net (fo=0)                   0.000     0.000    Din[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Din_IBUF[2]_inst/O
                         net (fo=2, routed)           0.468     0.632    Din_IBUF[2]
    SLICE_X0Y10          FDCE                                         r  count_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  count_reg[2]_C/C

Slack:                    inf
  Source:                 Din[4]
                            (input port)
  Destination:            count_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.174ns (26.833%)  route 0.474ns (73.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  Din[4] (IN)
                         net (fo=0)                   0.000     0.000    Din[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  Din_IBUF[4]_inst/O
                         net (fo=2, routed)           0.474     0.647    Din_IBUF[4]
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.933    CLK_IBUF_BUFG
    SLICE_X0Y15          FDPE                                         r  count_reg[4]_P/C

Slack:                    inf
  Source:                 Din[5]
                            (input port)
  Destination:            count_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.383%)  route 0.508ns (75.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  Din[5] (IN)
                         net (fo=0)                   0.000     0.000    Din[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  Din_IBUF[5]_inst/O
                         net (fo=2, routed)           0.508     0.672    Din_IBUF[5]
    SLICE_X2Y13          FDPE                                         r  count_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X2Y13          FDPE                                         r  count_reg[5]_P/C

Slack:                    inf
  Source:                 Din[3]
                            (input port)
  Destination:            count_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.247%)  route 0.513ns (75.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  Din[3] (IN)
                         net (fo=0)                   0.000     0.000    Din[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  Din_IBUF[3]_inst/O
                         net (fo=2, routed)           0.513     0.677    Din_IBUF[3]
    SLICE_X2Y12          FDCE                                         r  count_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  count_reg[3]_C/C

Slack:                    inf
  Source:                 Din[1]
                            (input port)
  Destination:            count_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.160ns (23.304%)  route 0.527ns (76.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din[1] (IN)
                         net (fo=0)                   0.000     0.000    Din[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  Din_IBUF[1]_inst/O
                         net (fo=2, routed)           0.527     0.687    Din_IBUF[1]
    SLICE_X4Y12          FDPE                                         r  count_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.933    CLK_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  count_reg[1]_P/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.165ns (23.824%)  route 0.529ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Din_IBUF[0]_inst/O
                         net (fo=2, routed)           0.529     0.695    Din_IBUF[0]
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  count_reg[0]_P/C





