$date
	Sun Oct 23 00:20:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641580
b1010 !
1"
#641582
b1010 &
b1010 %
1$
#641583
0"
#641586
b101 &
b101 %
#641590
b10000 &
b10000 %
#641594
b1000 &
b1000 %
#641598
b100 &
b100 %
#641602
b10 &
b10 %
#641606
b1 &
1#
b1 %
#641610
b0 &
b0 %
0#
0$
#1718633
b101 !
1"
#1718634
b101 &
b101 %
1$
#1718635
0"
#1718638
b10000 &
b10000 %
#1718642
b1000 &
b1000 %
#1718646
b100 &
b100 %
#1718650
b10 &
b10 %
#1718654
b1 &
1#
b1 %
#1718658
b0 &
b0 %
0#
0$
#2644822
b11101 &
b11101 %
1$
b11101 !
1"
#2644823
0"
#2644826
b1011000 &
b1011000 %
#2644830
b101100 &
b101100 %
#2644834
b10110 &
b10110 %
#2644838
b1011 &
b1011 %
#2644842
b100010 &
b100010 %
#2644846
b10001 &
b10001 %
#2644850
b110100 &
b110100 %
#2644854
b11010 &
b11010 %
#2644858
b1101 &
b1101 %
#2644862
b101000 &
b101000 %
#2644866
b10100 &
b10100 %
#2644870
b1010 &
b1010 %
#2644874
b101 &
b101 %
#2644878
b10000 &
b10000 %
#2644882
b1000 &
b1000 %
#2644886
b100 &
b100 %
#2644890
b10 &
b10 %
#2644894
b1 &
1#
b1 %
#2644898
b0 &
b0 %
0#
0$
#4500012
