<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - sm_DynamicCompression_Addr_Splitter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../sm_DynamicCompression_Addr_Splitter.vhd" target="rtwreport_document_frame" id="linkToText_plain">sm_DynamicCompression_Addr_Splitter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/sm_DynamicCompression/sm_DynamicCompression_Addr_Splitter.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: sm_DynamicCompression_Addr_Splitter</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: sm_DynamicCompression/dataplane/Avalon Data Processing/Left Channel Processing/recalculate/Nchan_FbankAGC_AID/Addr_Splitter</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 5</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a>
</span><span><a class="LN" id="21">   21   </a><span class="KW">ENTITY</span> sm_DynamicCompression_Addr_Splitter <span class="KW">IS</span>
</span><span><a class="LN" id="22">   22   </a>  <span class="KW">PORT</span>( Register_Addr                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="23">   23   </a>        Addr                              :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="24">   24   </a>        Sel                               :   <span class="KW">OUT</span>   std_logic_vector(2 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="25">   25   </a>        );
</span><span><a class="LN" id="26">   26   </a><span class="KW">END</span> sm_DynamicCompression_Addr_Splitter;
</span><span><a class="LN" id="27">   27   </a>
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> sm_DynamicCompression_Addr_Splitter <span class="KW">IS</span>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="32">   32   </a>  <span class="KW">SIGNAL</span> Register_Addr_signed             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="33">   33   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : unsigned(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix12</span>
</span><span><a class="LN" id="34">   34   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="35">   35   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">SIGNAL</span> top3Bits                         : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="CT">-- Figure out where 7+ comes from</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="43">   43   </a>  <span class="CT">-- Addr line contains the local address bits: 0-2^(3+M_bits) -1</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="45">   45   </a>  <span class="CT">-- Select Line is 000 to 100, if 101 or greater, don't write to any of these blocks</span>
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>  Register_Addr_signed &lt;= signed(Register_Addr);
</span><span><a class="LN" id="48">   48   </a>
</span><span><a class="LN" id="49">   49   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5255')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Data Type Conversion</i></font></a>'</span>
</span><span><a class="LN" id="50">   50   </a>  Data_Type_Conversion_out1 &lt;= unsigned(resize(Register_Addr_signed(31 <span class="KW">DOWNTO</span> 28), 12));
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5253')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Bit Slice</i></font></a>'</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="54">   54   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5256')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Data Type Conversion1</i></font></a>'</span>
</span><span><a class="LN" id="55">   55   </a>  Bit_Slice_out1 &lt;= Data_Type_Conversion_out1(8 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  Addr &lt;= std_logic_vector(Bit_Slice_out1);
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5275')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Constant1</i></font></a>'</span>
</span><span><a class="LN" id="60">   60   </a>  Constant1_out1 &lt;= '0';
</span><span><a class="LN" id="61">   61   </a>
</span><span><a class="LN" id="62">   62   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5274')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Constant</i></font></a>'</span>
</span><span><a class="LN" id="63">   63   </a>  Constant_out1 &lt;= to_unsigned(16#5#, 3);
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5254')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Bit Slice1</i></font></a>'</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="67">   67   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5257')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Data Type Conversion2</i></font></a>'</span>
</span><span><a class="LN" id="68">   68   </a>  top3Bits &lt;= Data_Type_Conversion_out1(11 <span class="KW">DOWNTO</span> 9);
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('sm_DynamicCompression:5273')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Switch</i></font></a>'</span>
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>  Switch_out1 &lt;= Constant_out1 <span class="KW">WHEN</span> Constant1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="73">   73   </a>      top3Bits;
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>  Sel &lt;= std_logic_vector(Switch_out1);
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
