# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Key.vhd" \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd" \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/encryption.vhd" \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_randnum.vhd" \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_source.vhd" \
"../../../../Val_Emitter.srcs/sources_1/imports/FPGA Board emitter/memory_target.vhd" \
"../../../../Val_Emitter.srcs/sim_1/imports/FPGA Board emitter/testbench.vhd" \

# Do not sort compile order
nosort
