// Seed: 3108099290
module module_0;
  wire id_1, id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd56,
    parameter id_6 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_4 : id_6],
    _id_6
);
  input wire _id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  id_7 :
  assert property (@(-1) 1) id_1 = 1;
  else id_7 = 1 ? id_4 : -1;
  module_0 modCall_1 ();
  wire id_8;
endmodule
