// Seed: 1400716265
module module_0;
  supply0 id_1 = 1;
  supply1 id_2 = 1;
  assign module_1.id_6 = 0;
  localparam id_3 = 1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_6 : -1] id_8 = id_2;
endmodule
module module_2 #(
    parameter id_18 = 32'd37,
    parameter id_23 = 32'd28,
    parameter id_27 = 32'd82,
    parameter id_36 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28
);
  inout wire id_28;
  output wire _id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire _id_23;
  inout wire id_22;
  input wire id_21;
  inout tri id_20;
  output wire id_19;
  input wire _id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input logic [7:0] id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][id_23 : 1] id_29;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_15,
      id_20,
      id_21,
      id_22,
      id_24,
      id_25,
      id_28,
      id_29,
      id_3,
      id_30,
      id_5,
      id_8
  );
  assign id_20 = id_8 / -1'd0;
  wire [id_18 : 1] id_30;
  module_0 modCall_1 ();
  wire id_31;
  ;
  assign id_9[-1'h0] = id_18;
  wor id_32, id_33, id_34, id_35, _id_36, id_37, id_38, id_39, id_40, id_41, id_42, id_43;
  logic [id_27 : id_27  ==  1 'b0] id_44;
  ;
  assign id_29[id_36] = id_20;
  wire id_45;
  assign id_40 = 1;
  wire id_46;
  wire id_47;
  always_ff @(posedge {-1'b0, ~id_32} && id_36 or posedge id_42);
  assign id_37 = id_14;
  wire id_48;
endmodule
