{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622119709727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622119709732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 21:48:29 2021 " "Processing started: Thu May 27 21:48:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622119709732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622119709732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622119709732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622119710216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622119710216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(20) " "Verilog HDL Implicit Net warning at digital_project.v(20): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 digital_project.v(25) " "Verilog HDL Implicit Net warning at digital_project.v(25): created implicit net for \"clk1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "year digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"year\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "month digital_project.v(31) " "Verilog HDL Implicit Net warning at digital_project.v(31): created implicit net for \"month\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "day digital_project.v(32) " "Verilog HDL Implicit Net warning at digital_project.v(32): created implicit net for \"day\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second digital_project.v(33) " "Verilog HDL Implicit Net warning at digital_project.v(33): created implicit net for \"second\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute digital_project.v(34) " "Verilog HDL Implicit Net warning at digital_project.v(34): created implicit net for \"minute\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour digital_project.v(35) " "Verilog HDL Implicit Net warning at digital_project.v(35): created implicit net for \"hour\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 digital_project.v(40) " "Verilog HDL Implicit Net warning at digital_project.v(40): created implicit net for \"sec_10\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 digital_project.v(41) " "Verilog HDL Implicit Net warning at digital_project.v(41): created implicit net for \"sec1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 digital_project.v(46) " "Verilog HDL Implicit Net warning at digital_project.v(46): created implicit net for \"min_10\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 digital_project.v(47) " "Verilog HDL Implicit Net warning at digital_project.v(47): created implicit net for \"min1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 digital_project.v(52) " "Verilog HDL Implicit Net warning at digital_project.v(52): created implicit net for \"hour_10\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 digital_project.v(53) " "Verilog HDL Implicit Net warning at digital_project.v(53): created implicit net for \"hour1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens1 digital_project.v(65) " "Verilog HDL Implicit Net warning at digital_project.v(65): created implicit net for \"tens1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones1 digital_project.v(66) " "Verilog HDL Implicit Net warning at digital_project.v(66): created implicit net for \"ones1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens2 digital_project.v(77) " "Verilog HDL Implicit Net warning at digital_project.v(77): created implicit net for \"tens2\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones2 digital_project.v(78) " "Verilog HDL Implicit Net warning at digital_project.v(78): created implicit net for \"ones2\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens3 digital_project.v(89) " "Verilog HDL Implicit Net warning at digital_project.v(89): created implicit net for \"tens3\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones3 digital_project.v(90) " "Verilog HDL Implicit Net warning at digital_project.v(90): created implicit net for \"ones3\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622119718298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clkone_gen:U0\"" {  } { { "digital_project.v" "U0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "second.v 1 1 " "Using design file second.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "second.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:SEC " "Elaborating entity \"second\" for hierarchy \"second:SEC\"" {  } { { "digital_project.v" "SEC" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute.v 1 1 " "Using design file minute.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute " "Found entity 1: minute" {  } { { "minute.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/minute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:MIN " "Elaborating entity \"minute\" for hierarchy \"minute:MIN\"" {  } { { "digital_project.v" "MIN" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hour.v 1 1 " "Using design file hour.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:HOUR " "Elaborating entity \"hour\" for hierarchy \"hour:HOUR\"" {  } { { "digital_project.v" "HOUR" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:CON0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:CON0\"" {  } { { "digital_project.v" "CON0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(32) " "Verilog HDL assignment warning at bcd.v(32): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622119718409 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(30) " "Verilog HDL assignment warning at bcd.v(30): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622119718409 "|digital_project|BCD:CON0"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_project.v" "LCLK" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622119718426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_string.v 1 1 " "Using design file lcd_display_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_string " "Found entity 1: lcd_display_string" {  } { { "lcd_display_string.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622119718443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622119718443 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hundreds lcd_display_string.v(11) " "Verilog HDL error at lcd_display_string.v(11): object \"hundreds\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lcd_display_string.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_display_string.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1622119718443 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622119718495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 21:48:38 2021 " "Processing ended: Thu May 27 21:48:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622119718495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622119718495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622119718495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622119718495 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622119719094 ""}
