# ROLLMIPS-1

Regularly Operating Logicaly Logic MIPS Processor


This is an implementation of a single cycle MIPS processor.
It can currently execute following instructions:
* add
* sub
* and
* or
* slt
* nor
* beq
* bne
* addi
* sw
* lw

[processor](http://84d1f3.medialib.glogster.com/media/5e/5edb633df18c0dcf91e1cbde01f2c6d03f9cafc6e976a7e1367fadf91058714a/tumblr-l53ztybc0q1qcbxf0o1-400-jpg.jpg)
