INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling csd.cpp_pre.cpp.tb.cpp
   Compiling apatb_csd.cpp
   Compiling csd_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Sum = 18
Diff = 2

E:\Vivado\Custom_Size_Data\CSD\solution1\sim\verilog>set PATH= 

E:\Vivado\Custom_Size_Data\CSD\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_csd_top glbl -prj csd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s csd -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_csd_top glbl -prj csd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s csd -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/csd.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_csd_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/csd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csd
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csd
Compiling module xil_defaultlib.apatb_csd_top
Compiling module work.glbl
Built simulation snapshot csd

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/xsim.dir/csd/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 19 08:06:38 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/csd/xsim_script.tcl
# xsim {csd} -autoloadwcfg -tclbatch {csd.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source csd.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set agg_group [add_wave_group agg(wire) -into $coutputgroup]
## add_wave /apatb_csd_top/AESL_inst_csd/ap_return -into $agg_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set op_group [add_wave_group op(wire) -into $cinputgroup]
## add_wave /apatb_csd_top/AESL_inst_csd/op -into $op_group -radix hex
## set B_group [add_wave_group B(wire) -into $cinputgroup]
## add_wave /apatb_csd_top/AESL_inst_csd/B_V -into $B_group -radix hex
## set A_group [add_wave_group A(wire) -into $cinputgroup]
## add_wave /apatb_csd_top/AESL_inst_csd/A_V -into $A_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_csd_top/AESL_inst_csd/ap_start -into $blocksiggroup
## add_wave /apatb_csd_top/AESL_inst_csd/ap_done -into $blocksiggroup
## add_wave /apatb_csd_top/AESL_inst_csd/ap_idle -into $blocksiggroup
## add_wave /apatb_csd_top/AESL_inst_csd/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_csd_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_csd_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_csd_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_csd_top/LENGTH_A_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_csd_top/LENGTH_B_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_csd_top/LENGTH_op -into $tb_portdepth_group -radix hex
## add_wave /apatb_csd_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_agg_group [add_wave_group agg(wire) -into $tbcoutputgroup]
## add_wave /apatb_csd_top/ap_return -into $tb_agg_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_op_group [add_wave_group op(wire) -into $tbcinputgroup]
## add_wave /apatb_csd_top/op -into $tb_op_group -radix hex
## set tb_B_group [add_wave_group B(wire) -into $tbcinputgroup]
## add_wave /apatb_csd_top/B_V -into $tb_B_group -radix hex
## set tb_A_group [add_wave_group A(wire) -into $tbcinputgroup]
## add_wave /apatb_csd_top/A_V -into $tb_A_group -radix hex
## save_wave_config csd.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "145000"
// RTL Simulation : 2 / 2 [n/a] @ "155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 195 ns : File "E:/Vivado/Custom_Size_Data/CSD/solution1/sim/verilog/csd.autotb.v" Line 372
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 19 08:06:56 2020...
Sum = 18
Diff = 2
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
