
---------- Begin Simulation Statistics ----------
final_tick                               789445378500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10371.44                       # Real time elapsed on the host
host_tick_rate                               76117210                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018505429                       # Number of instructions simulated
sim_ops                                    1021787018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.789445                       # Number of seconds simulated
sim_ticks                                789445378500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.881220                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              115520145                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134511533                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6625290                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185329478                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18032491                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18097372                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           64881                       # Number of indirect misses.
system.cpu0.branchPred.lookups              238755607                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1659954                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4799122                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016162                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27874505                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63945336                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416141                       # Number of instructions committed
system.cpu0.commit.committedOps             893238208                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1425922773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.626428                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.422891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1004297115     70.43%     70.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    254008301     17.81%     88.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     53192409      3.73%     91.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     56813930      3.98%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17946660      1.26%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6693798      0.47%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1520756      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3575299      0.25%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27874505      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1425922773                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340960                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526236                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412519                       # Number of loads committed
system.cpu0.commit.membars                    1641819                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641825      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126646     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232384     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762328     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238208                       # Class of committed instruction
system.cpu0.commit.refs                     390994740                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416141                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238208                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.737446                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.737446                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            211225699                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1827961                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           113737337                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             965609856                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               546285759                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                671032505                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4805379                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9410947                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3460725                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  238755607                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                161385944                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    892103467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3294830                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     984329531                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13263124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153984                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         538074819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         133552636                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.634836                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1436810067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               743091891     51.72%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               515159044     35.85%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                92343992      6.43%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68650969      4.78%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13613011      0.95%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2145047      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136836      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     484      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668793      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1436810067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      113714635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4884956                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               230154820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615876                       # Inst execution rate
system.cpu0.iew.exec_refs                   430003661                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119557835                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              175945534                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            308703355                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            824491                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1623352                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120337509                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          957176246                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            310445826                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2792995                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            954930305                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                767721                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1989565                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4805379                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3637025                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        63967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15356386                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16831                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6581                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5587413                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28290836                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9755288                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6581                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       664647                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4220309                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                423990886                       # num instructions consuming a value
system.cpu0.iew.wb_count                    947403696                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841713                       # average fanout of values written-back
system.cpu0.iew.wb_producers                356878581                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611021                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     947569384                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1162266263                       # number of integer regfile reads
system.cpu0.int_regfile_writes              606448491                       # number of integer regfile writes
system.cpu0.ipc                              0.575558                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.575558                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643316      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            515362319     53.81%     53.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7901614      0.83%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639174      0.17%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           312233192     32.60%     87.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          118943634     12.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             957723300                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1004030                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001048                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169412     16.87%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                716308     71.34%     88.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               118292     11.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             957083959                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3353323834                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    947403645                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1021119681                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 954709780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                957723300                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2466466                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63938035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63243                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           357                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10115179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1436810067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.666562                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.863294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          769953656     53.59%     53.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          447051789     31.11%     84.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          159487527     11.10%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51468085      3.58%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7790517      0.54%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             474929      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             406686      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              99651      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77227      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1436810067                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.617677                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10102250                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1361255                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           308703355                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120337509                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1550524702                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28366062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              185540776                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168976                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5631149                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               550787603                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7387524                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7702                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1173469346                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             962780029                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          617628931                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                669569583                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12785456                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4805379                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25972651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48459951                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1173469302                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134075                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4538                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11883924                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4523                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2355212754                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1925258393                       # The number of ROB writes
system.cpu0.timesIdled                       18640960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.193779                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9215823                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11212312                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2033690                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14345358                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            225720                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         329489                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          103769                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16618841                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21149                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1566563                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298178                       # Number of branches committed
system.cpu1.commit.bw_lim_events               729462                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15485421                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41838716                       # Number of instructions committed
system.cpu1.commit.committedOps              42658566                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232919252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183147                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780369                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213599621     91.71%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9332740      4.01%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3753330      1.61%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3591573      1.54%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1091529      0.47%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       181136      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       542072      0.23%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        97789      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       729462      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232919252                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40173259                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11550660                       # Number of loads committed
system.cpu1.commit.membars                    1639378                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639378      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24983922     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370308     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664817      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42658566                       # Class of committed instruction
system.cpu1.commit.refs                      16035137                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41838716                       # Number of Instructions Simulated
system.cpu1.committedOps                     42658566                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.667138                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.667138                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            188438332                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               469886                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8575525                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              64658641                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11458823                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32409718                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1567757                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               515351                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1866547                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16618841                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8394183                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    223189726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               269711                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      68783601                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4069768                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070090                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10516566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9441543                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290097                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235741177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755181                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               191748122     81.34%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27516930     11.67%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10863607      4.61%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3401166      1.44%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1063949      0.45%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  491104      0.21%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  627312      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28938      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235741177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1364621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1647250                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12139752                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210067                       # Inst execution rate
system.cpu1.iew.exec_refs                    18168295                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5154766                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167393394                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15474937                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1149803                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1802448                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6366756                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58136606                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13013529                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1479857                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49808040                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                795675                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               716366                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1567757                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2313900                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          226532                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13632                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2472                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2317                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3924277                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1882279                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2472                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       661089                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986161                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24486986                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48826075                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803353                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19671683                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205925                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48852037                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63642544                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30927569                       # number of integer regfile writes
system.cpu1.ipc                              0.176456                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176456                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639579      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30987850     60.42%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14155450     27.60%     91.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4504860      8.78%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51287897                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     920090                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017940                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 137924     14.99%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682698     74.20%     89.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                99464     10.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50568392                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339300792                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48826063                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73615855                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  54638377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51287897                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3498229                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15478039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63759                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1038592                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9897693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235741177                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643759                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202796979     86.03%     86.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21144860      8.97%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7826957      3.32%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2245681      0.95%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1236530      0.52%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             230533      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             192070      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39661      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27906      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235741177                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216308                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8340256                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1539419                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15474937                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6366756                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       237105798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1341767859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174093475                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27210775                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4085271                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13313828                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                775053                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7472                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80222762                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62505928                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39506404                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31963800                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9775646                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1567757                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14777799                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12295629                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        80222750                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24518                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               883                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8858216                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           884                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   290332841                       # The number of ROB reads
system.cpu1.rob.rob_writes                  119113830                       # The number of ROB writes
system.cpu1.timesIdled                          55223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.532529                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10211900                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11279813                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2414463                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15539580                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            245579                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         373926                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          128347                       # Number of indirect misses.
system.cpu2.branchPred.lookups               18017202                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21723                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819664                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1767760                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230816                       # Number of branches committed
system.cpu2.commit.bw_lim_events               573923                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459660                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21643934                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41655628                       # Number of instructions committed
system.cpu2.commit.committedOps              42475490                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230974063                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183897                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777684                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211830311     91.71%     91.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9137009      3.96%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3702093      1.60%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3603742      1.56%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075240      0.47%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       181156      0.08%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       769178      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       101411      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       573923      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230974063                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318095                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39998039                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490046                       # Number of loads committed
system.cpu2.commit.membars                    1639386                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639386      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24873543     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309710     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652710      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42475490                       # Class of committed instruction
system.cpu2.commit.refs                      15962432                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41655628                       # Number of Instructions Simulated
system.cpu2.committedOps                     42475490                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.669328                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.669328                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            183184801                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               649313                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9270000                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              71301060                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12975117                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 34465529                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1768911                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               765746                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2364073                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   18017202                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10460774                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219604812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               289568                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      78950023                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4831228                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076293                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12738004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10457479                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.334308                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234758431                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.344751                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.802611                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184411037     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31265064     13.32%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12138036      5.17%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4154242      1.77%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1617790      0.69%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  631433      0.27%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  512810      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      43      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27976      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234758431                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1400988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1843488                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12750767                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215606                       # Inst execution rate
system.cpu2.iew.exec_refs                    18119801                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5129495                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159465450                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17459802                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1505058                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1593112                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7068660                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           64111093                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12990306                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1517692                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50917346                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                921550                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               720200                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1768911                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2510356                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        35046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          221395                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14094                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2327                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1722                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5969756                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2596274                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2327                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       543835                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1299653                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25411709                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49928382                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788688                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20041921                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211418                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49953231                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65189548                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31446124                       # number of integer regfile writes
system.cpu2.ipc                              0.176388                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176388                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639596      3.13%      3.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32186857     61.38%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14130234     26.95%     91.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4478202      8.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52435038                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     906250                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017283                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131375     14.50%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678313     74.85%     89.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96558     10.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51701676                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340596884                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49928370                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85747853                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59597469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52435038                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4513624                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21635602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62155                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2053964                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14753778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234758431                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.223357                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646522                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200702571     85.49%     85.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22244968      9.48%     94.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7724632      3.29%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2409323      1.03%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1216731      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             210291      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182274      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40314      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27327      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234758431                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.222032                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10300044                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1898326                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17459802                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7068660                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       236159419                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1342714251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              167509362                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107722                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4987644                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15204658                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                625544                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7150                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             87496625                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              68631419                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           43781550                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33700379                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10331695                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1768911                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16545524                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16673828                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        87496613                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29597                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               837                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10610685                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   294518615                       # The number of ROB reads
system.cpu2.rob.rob_writes                  132028268                       # The number of ROB writes
system.cpu2.timesIdled                          53256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.106260                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11087267                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11536467                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2874735                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17493838                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            214555                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         333016                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          118461                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20156478                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19608                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819626                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2112775                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573223                       # Number of branches committed
system.cpu3.commit.bw_lim_events               614895                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       25947106                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42594944                       # Number of instructions committed
system.cpu3.commit.committedOps              43414754                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234230781                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772433                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214307727     91.49%     91.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9629234      4.11%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3876785      1.66%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3766196      1.61%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1164511      0.50%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       176942      0.08%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       589989      0.25%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       104502      0.04%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       614895      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234230781                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292115                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40873930                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11831701                       # Number of loads committed
system.cpu3.commit.membars                    1639319                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639319      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25386763     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12651327     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737204      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414754                       # Class of committed instruction
system.cpu3.commit.refs                      16388543                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42594944                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414754                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.631177                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.631177                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            179754301                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               764076                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9916131                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              78974330                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14478942                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40346954                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2113878                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               800778                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2105213                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20156478                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11109091                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222379368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               317154                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      88290448                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5751676                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.084034                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13544079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11301822                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.368092                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238799288                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.380265                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.853787                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               182978438     76.62%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34461883     14.43%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14009857      5.87%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4001533      1.68%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1412675      0.59%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  993132      0.42%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  914810      0.38%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      39      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26921      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238799288                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1060368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2198317                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13474716                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220587                       # Inst execution rate
system.cpu3.iew.exec_refs                    18737425                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5257399                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158441467                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18951437                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1743045                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1871264                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7657268                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69351828                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13480026                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1677925                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52909982                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                787466                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               872604                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2113878                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2383770                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        39951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          241915                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16954                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1749                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7119736                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3100426                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       821942                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1376375                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25707037                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51826220                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.789001                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20282869                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216069                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51855199                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67877136                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32478152                       # number of integer regfile writes
system.cpu3.ipc                              0.177583                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177583                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639536      3.00%      3.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33681376     61.70%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14644583     26.83%     91.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4622265      8.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54587907                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     910920                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016687                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129673     14.24%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684444     75.14%     89.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96799     10.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53859275                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348951102                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51826208                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         95289959                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64098110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54587907                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5253718                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       25937073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65108                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2794134                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17909361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238799288                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228593                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648840                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203085272     85.04%     85.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23449621      9.82%     94.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8133332      3.41%     98.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2446034      1.02%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1228065      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             214220      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             175455      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              40882      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26407      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238799288                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.227583                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11389363                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2171274                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18951437                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7657268                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       239859656                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1339014199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165110930                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27607727                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3748478                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17052937                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                835340                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6667                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             95422413                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              75238569                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48032558                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39052843                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10393367                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2113878                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15440016                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20424831                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        95422401                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28684                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               952                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8306656                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           949                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   302976459                       # The number of ROB reads
system.cpu3.rob.rob_writes                  143295906                       # The number of ROB writes
system.cpu3.timesIdled                          42926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4122630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8166851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       705487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        89399                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41828148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3665763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84082718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3755162                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1242723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2989415                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1054680                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              925                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            600                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2878395                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2878347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1242723                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12287921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12287921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1421                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4122756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4122756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4122756                       # Request fanout histogram
system.membus.respLayer1.occupancy        22243172500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21294019509                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4897932448.905109                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28684994898.934460                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.46%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 237778330000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118428633000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 671016745500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10384361                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10384361                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10384361                       # number of overall hits
system.cpu2.icache.overall_hits::total       10384361                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76413                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76413                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76413                       # number of overall misses
system.cpu2.icache.overall_misses::total        76413                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1903737500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1903737500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1903737500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1903737500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10460774                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10460774                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10460774                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10460774                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007305                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007305                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007305                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007305                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24913.790847                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24913.790847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24913.790847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24913.790847                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66808                       # number of writebacks
system.cpu2.icache.writebacks::total            66808                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9573                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9573                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9573                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9573                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66840                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66840                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66840                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66840                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1602194500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1602194500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1602194500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1602194500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006390                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006390                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006390                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006390                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23970.593956                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23970.593956                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23970.593956                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23970.593956                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66808                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10384361                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10384361                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76413                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76413                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1903737500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1903737500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10460774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10460774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007305                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007305                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24913.790847                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24913.790847                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9573                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9573                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66840                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66840                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1602194500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1602194500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23970.593956                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23970.593956                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.985690                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10397187                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66808                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           155.627874                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349006000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.985690                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999553                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20988388                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20988388                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13739170                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13739170                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13739170                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13739170                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2511103                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2511103                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2511103                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2511103                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 326446350766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 326446350766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 326446350766                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 326446350766                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16250273                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16250273                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16250273                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16250273                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.154527                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.154527                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.154527                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.154527                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 130001.179070                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130001.179070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 130001.179070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130001.179070                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2326891                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       265373                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            34965                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3474                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.549149                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.388313                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986604                       # number of writebacks
system.cpu2.dcache.writebacks::total           986604                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1932062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1932062                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1932062                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1932062                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579041                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579041                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579041                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579041                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69436707761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69436707761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69436707761                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69436707761                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035633                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035633                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035633                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035633                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119916.737780                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119916.737780                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119916.737780                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119916.737780                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986604                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11130015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11130015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1467936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1467936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 151049636000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 151049636000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12597951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12597951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102899.333486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102899.333486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1187983                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1187983                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30759217000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30759217000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109872.789361                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109872.789361                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2609155                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2609155                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1043167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1043167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 175396714766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 175396714766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.285617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.285617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168138.672682                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168138.672682                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       744079                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       744079                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38677490761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38677490761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081890                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081890                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129318.096216                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129318.096216                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          343                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5935500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5935500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.372943                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.372943                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29095.588235                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29095.588235                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           75                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137112                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137112                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         6700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       952500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       952500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468493                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468493                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5570.175439                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5570.175439                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       818500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       818500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.446575                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.446575                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5021.472393                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5021.472393                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       484000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       484000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       455000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       455000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419397                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419397                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44824939000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44824939000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511669                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511669                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106879.493654                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106879.493654                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419397                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419397                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44405542000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44405542000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511669                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511669                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105879.493654                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105879.493654                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.245400                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15137521                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998273                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.163709                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349017500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.245400                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.882669                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882669                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35140000                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35140000                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5670846826.271187                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30861665468.481670                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 237778228500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120285453000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 669159925500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11046614                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11046614                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11046614                       # number of overall hits
system.cpu3.icache.overall_hits::total       11046614                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62477                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62477                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62477                       # number of overall misses
system.cpu3.icache.overall_misses::total        62477                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1469193000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1469193000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1469193000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1469193000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11109091                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11109091                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11109091                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11109091                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005624                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005624                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005624                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005624                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23515.741793                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23515.741793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23515.741793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23515.741793                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54507                       # number of writebacks
system.cpu3.icache.writebacks::total            54507                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7938                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7938                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7938                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7938                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54539                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54539                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54539                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54539                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1248841000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1248841000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1248841000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1248841000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004909                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004909                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004909                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004909                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22898.127945                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22898.127945                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22898.127945                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22898.127945                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54507                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11046614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11046614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1469193000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1469193000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11109091                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11109091                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005624                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005624                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23515.741793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23515.741793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7938                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7938                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54539                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54539                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1248841000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1248841000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22898.127945                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22898.127945                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985533                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11015968                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54507                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           202.101895                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355698000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985533                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999548                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999548                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22272721                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22272721                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14212489                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14212489                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14212489                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14212489                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2564440                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2564440                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2564440                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2564440                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 327924756941                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 327924756941                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 327924756941                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 327924756941                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16776929                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16776929                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16776929                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16776929                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.152855                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.152855                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.152855                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.152855                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127873.827011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127873.827011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127873.827011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127873.827011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2509651                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       306533                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            38741                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4433                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.780233                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.147981                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996739                       # number of writebacks
system.cpu3.dcache.writebacks::total           996739                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1978441                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1978441                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1978441                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1978441                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       585999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       585999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       585999                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       585999                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69806620531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69806620531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69806620531                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69806620531                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119124.129104                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119124.129104                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119124.129104                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119124.129104                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996739                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11531925                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11531925                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1508210                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1508210                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 152619693500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 152619693500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13040135                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13040135                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.115659                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115659                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101192.601494                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101192.601494                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1225477                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1225477                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30824447500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30824447500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109023.168502                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109023.168502                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2680564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2680564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1056230                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1056230                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 175305063441                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 175305063441                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.282657                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.282657                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 165972.433505                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 165972.433505                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       752964                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       752964                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303266                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303266                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38982173031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38982173031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081157                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081157                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128541.191663                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128541.191663                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          361                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          361                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4851000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4851000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.372174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.372174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22668.224299                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22668.224299                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           76                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.132174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7105.263158                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7105.263158                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1287000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1287000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.471354                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.471354                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7110.497238                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7110.497238                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1124000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1124000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6459.770115                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6459.770115                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       178000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       178000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396858                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396858                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422768                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422768                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45025780000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45025780000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515806                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515806                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106502.336979                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106502.336979                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422768                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422768                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44603012000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44603012000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515806                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515806                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105502.336979                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105502.336979                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.085019                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15618441                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008571                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.485713                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355709500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.085019                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.908907                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.908907                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36203628                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36203628                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1418303600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3296710949.720652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10651951500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   775262342500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14183036000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    139169137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       139169137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    139169137                       # number of overall hits
system.cpu0.icache.overall_hits::total      139169137                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     22216807                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      22216807                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     22216807                       # number of overall misses
system.cpu0.icache.overall_misses::total     22216807                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 287980613496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 287980613496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 287980613496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 287980613496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    161385944                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    161385944                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    161385944                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    161385944                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137663                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137663                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137663                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137663                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12962.286322                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12962.286322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12962.286322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12962.286322                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2174                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.605263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20592826                       # number of writebacks
system.cpu0.icache.writebacks::total         20592826                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1623948                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1623948                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1623948                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1623948                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20592859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20592859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20592859                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20592859                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 252602641996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 252602641996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 252602641996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 252602641996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127600                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127600                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127600                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127600                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12266.516368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12266.516368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12266.516368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12266.516368                       # average overall mshr miss latency
system.cpu0.icache.replacements              20592826                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    139169137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      139169137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     22216807                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     22216807                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 287980613496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 287980613496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    161385944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    161385944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137663                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137663                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12962.286322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12962.286322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1623948                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1623948                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20592859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20592859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 252602641996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 252602641996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127600                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127600                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12266.516368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12266.516368                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          159760506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20592826                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.758066                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        343364746                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       343364746                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    375807886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       375807886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    375807886                       # number of overall hits
system.cpu0.dcache.overall_hits::total      375807886                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23182328                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23182328                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23182328                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23182328                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 703108225582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 703108225582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 703108225582                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 703108225582                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    398990214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    398990214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    398990214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    398990214                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058102                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30329.491740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30329.491740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30329.491740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30329.491740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3966935                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       156681                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            66416                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1855                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.728605                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.464151                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18263035                       # number of writebacks
system.cpu0.dcache.writebacks::total         18263035                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5326640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5326640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5326640                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5326640                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17855688                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17855688                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17855688                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17855688                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 334847905738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 334847905738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 334847905738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 334847905738                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044752                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044752                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044752                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044752                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18753.010567                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18753.010567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18753.010567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18753.010567                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18263035                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    271388950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      271388950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17841854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17841854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 436005675000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 436005675000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    289230804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    289230804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061687                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061687                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24437.240379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24437.240379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2963387                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2963387                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14878467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14878467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252605273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252605273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16977.909989                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16977.909989                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104418936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104418936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5340474                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5340474                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 267102550582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 267102550582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50014.764716                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50014.764716                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2363253                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2363253                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2977221                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2977221                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82242632238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82242632238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27623.959470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27623.959470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10817500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10817500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426636                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426636                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8379.163439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8379.163439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1263                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1263                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43446.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43446.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2290000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2290000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8207.885305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8207.885305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2018000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2018000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093665                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093665                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7338.181818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7338.181818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45170176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45170176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508882                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508882                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108264.907638                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108264.907638                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44752957500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44752957500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107264.907638                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107264.907638                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.941670                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          394488255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18272622                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.589034                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.941670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998177                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998177                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        817904752                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       817904752                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20549163                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16991518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               58560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59401                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37890505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20549163                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16991518                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59624                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63174                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              58560                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60652                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48413                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59401                       # number of overall hits
system.l2.overall_hits::total                37890505                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1271308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937359                       # number of demand (read+write) misses
system.l2.demand_misses::total                4128096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43696                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1271308                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7569                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927679                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8280                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926079                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6126                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937359                       # number of overall misses
system.l2.overall_misses::total               4128096                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3834556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140969276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    756593500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110843634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    825502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111249111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    611187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111846825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     480936686500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3834556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140969276500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    756593500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110843634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    825502000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111249111500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    611187500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111846825000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    480936686500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20592859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18262826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42018601                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20592859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18262826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42018601                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.112646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.123878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.938532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.112323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.940406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.112646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.123878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.938532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.112323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.940406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87755.309410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110885.227262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99959.505879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119484.902105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99698.309179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120129.180664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99769.425400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119321.225912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116503.270878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87755.309410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110885.227262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99959.505879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119484.902105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99698.309179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120129.180664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99769.425400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119321.225912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116503.270878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2989417                       # number of writebacks
system.l2.writebacks::total                   2989417                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            840                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7025                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           840                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7025                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1270705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4121071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1270705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4121071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3344646501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128217327002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    598367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101513759001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    660464500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101938861501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    486769000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102429829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 439190023505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3344646501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128217327002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    598367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101513759001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    660464500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101938861501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    486769000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102429829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 439190023505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.093998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.105910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.937765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.095253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.939737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.093998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.105910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.937765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.095253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.939737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77922.011532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100902.512386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94738.283724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109526.853101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93299.124170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110165.824979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93699.518768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109352.731741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106571.816769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77922.011532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100902.512386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94738.283724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109526.853101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93299.124170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110165.824979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93699.518768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109352.731741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106571.816769                       # average overall mshr miss latency
system.l2.replacements                        7797900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5829626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5829626                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5829626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5829626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     35880339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         35880339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     35880339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     35880339                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  141                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1742000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1742000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.074074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.080000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.152174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.412500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20738.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17595.959596                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1681000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       141000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1986500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.074074                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.152174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.412500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20011.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20065.656566                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.233333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.320000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.327160                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       494000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       285000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1082000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.233333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.320000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.327160                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20415.094340                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2582774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2657826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         823166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2878347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93923740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81129861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81461063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81977921000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338492586000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3405940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5536173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.241685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.963878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114100.607289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118827.542318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119347.601578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118830.108353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117599.645213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       823166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2878347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85692080001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74302331000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74635533001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75079171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 309709115002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.241685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.963878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104100.606683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108827.542318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109347.600847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108830.108353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107599.644866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20549163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         58560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20715760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3834556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    756593500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    825502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    611187500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6027839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20592859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20781431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.112646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.123878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.112323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87755.309410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99959.505879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99698.309179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99769.425400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91788.445433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          773                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1253                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          931                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3344646501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    598367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    660464500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    486769000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5090247001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.093998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.105910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.095253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77922.011532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94738.283724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93299.124170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93699.518768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82750.751890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14408744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        35925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        34663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14516919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       448142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1184078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47045536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29713773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29788048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29868904000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136416261500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14856886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15700997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.871444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.877146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104979.082523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121317.350955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122319.785156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120690.242602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115208.847306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          840                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          757                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          667                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2867                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       447539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1181211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42525247001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27211428001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27303328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27350658000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124390661502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.863981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.868735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.874782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95020.203828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111482.952734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112466.288941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110813.509604                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105307.740532                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           44                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             113                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.936170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.974138                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       876500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       431000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       373000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       549500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2230000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.936170                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.974138                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19920.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19590.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19631.578947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19734.513274                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999882                       # Cycle average of tags in use
system.l2.tags.total_refs                    83721787                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7797903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.736449                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.924253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.273873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.500720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.307578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.054497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.297108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.040322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.555237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.367199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.020267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 677630647                       # Number of tag accesses
system.l2.tags.data_accesses                677630647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2747008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81325120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        404224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59317696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        453056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59220608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        332480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59948288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263748480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2747008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       404224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       453056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       332480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3936768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191322560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191322560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1270705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4121070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2989415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2989415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3479668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103015512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           512035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75138442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           573892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75015460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           421156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         75937221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334093387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3479668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       512035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       573892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       421156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4986752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242350599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242350599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242350599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3479668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103015512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          512035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75138442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          573892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75015460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          421156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        75937221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576443985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2981541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1257409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003765607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8550219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2807950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4121070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2989415                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4121070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2989415                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7874                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            360701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           294829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           287307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           182576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190231792000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20463910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            266971454500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46479.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65229.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1406711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597344                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4121070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2989415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1175789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  853715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4070225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.235207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.274567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.618854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3056903     75.10%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       748172     18.38%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102388      2.52%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39981      0.98%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21554      0.53%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14219      0.35%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11228      0.28%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9229      0.23%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66551      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4070225                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.165599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.253969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184644    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172317     93.32%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              828      0.45%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8920      4.83%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1998      1.08%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              439      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              107      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261938048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1810432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190816640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263748480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191322560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       331.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  789445343500                       # Total gap between requests
system.mem_ctrls.avgGap                     111025.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2746944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80474176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       404224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59042432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       453056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58929984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       332480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59554752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190816640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3479587.156769960187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101937611.127582281828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 512035.425133595883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74789762.037982463837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 573891.509582128725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74647322.797646865249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 421156.433433982078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 75438723.972465440631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241709743.570308327675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1270705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2989415                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1565044500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75296155000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    331028500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62710480500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    360880500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63197691500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    267040500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63243133500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19086580762000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36462.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59255.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52411.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67660.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50979.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68298.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51403.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67517.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6384721.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14661297420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7792641615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14135464980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7753845420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62317734960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     162078394770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     166659956160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       435399335325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.525599                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 431318895250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26361140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 331765343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14400194760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7653862260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15086998500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7809636780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62317734960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     290400529980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58599210720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       456268167960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.960402                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 149260254750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26361140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613823983750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5198067348.837210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29541033483.157631                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.55%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 237778290500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118894690500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 670550688000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8318744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8318744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8318744                       # number of overall hits
system.cpu1.icache.overall_hits::total        8318744                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75439                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75439                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75439                       # number of overall misses
system.cpu1.icache.overall_misses::total        75439                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1795164500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1795164500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1795164500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1795164500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8394183                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8394183                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8394183                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8394183                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008987                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008987                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008987                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008987                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23796.239346                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23796.239346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23796.239346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23796.239346                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67161                       # number of writebacks
system.cpu1.icache.writebacks::total            67161                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8246                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8246                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8246                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8246                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67193                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67193                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1546721000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1546721000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1546721000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1546721000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23019.079368                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23019.079368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23019.079368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23019.079368                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67161                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8318744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8318744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75439                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75439                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1795164500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1795164500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8394183                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8394183                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23796.239346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23796.239346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8246                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8246                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67193                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67193                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1546721000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1546721000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23019.079368                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23019.079368                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985965                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8331562                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67161                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           124.053573                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341870000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985965                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16855559                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16855559                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13752931                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13752931                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13752931                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13752931                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2522101                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2522101                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2522101                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2522101                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 319205600480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 319205600480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 319205600480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 319205600480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16275032                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16275032                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16275032                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16275032                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154967                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154967                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154967                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154967                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126563.369381                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126563.369381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126563.369381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126563.369381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2394657                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       188699                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            37083                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2448                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.575601                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.082925                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990654                       # number of writebacks
system.cpu1.dcache.writebacks::total           990654                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1938479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1938479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1938479                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1938479                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583622                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583622                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68910161837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68910161837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68910161837                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68910161837                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035860                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035860                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035860                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035860                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118073.276602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118073.276602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118073.276602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118073.276602                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990654                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11137706                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11137706                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1472907                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1472907                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 151177547000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 151177547000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12610613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12610613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116799                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116799                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102638.895056                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102638.895056                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1189866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1189866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30713906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30713906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108513.983840                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108513.983840                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2615225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2615225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1049194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1049194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 168028053480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 168028053480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160149.651523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160149.651523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       748613                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       748613                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300581                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300581                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38196255337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38196255337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127074.749691                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127074.749691                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6009000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6009000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.413919                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.413919                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26588.495575                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26588.495575                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.155678                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155678                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7476.470588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7476.470588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1000000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1000000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6410.256410                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6410.256410                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       860000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       860000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5620.915033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5620.915033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401461                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401461                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44984799500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44984799500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510203                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510203                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107571.013685                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107571.013685                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418187                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418187                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44566612500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44566612500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510203                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510203                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106571.013685                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106571.013685                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.450480                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15156431                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001615                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.131993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341881500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.450480                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35192811                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35192811                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 789445378500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36484812                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8819043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36188686                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4808483                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1066                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           709                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1775                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5577645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5577644                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20781431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15703383                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          116                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61778543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54799271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       201547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2983661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       200488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       163585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3002623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126101835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2635883776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2337654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8598656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126816256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8553472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126293248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6978944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127583424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5378362304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7843187                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194133184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49862306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45591941     91.44%     91.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3946464      7.91%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102836      0.21%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 169348      0.34%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51717      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49862306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84059690461                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498918813                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100980821                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514215160                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82365675                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27424772214                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       30948552582                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1504043561                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101556217                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               830968937000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 912372                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   915332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1203.87                       # Real time elapsed on the host
host_tick_rate                               34491608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098381369                       # Number of instructions simulated
sim_ops                                    1101944646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041524                       # Number of seconds simulated
sim_ticks                                 41523558500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.117887                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4073923                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4238465                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           492070                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7920084                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33390                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49407                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16017                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8313669                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10060                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3658                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           423255                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4457658                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1496380                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         132929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9625260                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20605790                       # Number of instructions committed
system.cpu0.commit.committedOps              20667612                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     60913967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379772                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     54632119     89.69%     89.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3200541      5.25%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       727797      1.19%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       242038      0.40%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       249620      0.41%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85103      0.14%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        72255      0.12%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       208114      0.34%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1496380      2.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     60913967                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67495                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20427310                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4727127                       # Number of loads committed
system.cpu0.commit.membars                      92934                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93597      0.45%      0.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15073165     72.93%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6845      0.03%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4730225     22.89%     96.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        758749      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20667612                       # Class of committed instruction
system.cpu0.commit.refs                       5489836                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20605790                       # Number of Instructions Simulated
system.cpu0.committedOps                     20667612                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.561708                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.561708                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41618152                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                70068                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3423340                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32595970                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4759769                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14833318                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                425908                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               189491                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               822784                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8313669                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1979365                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     57062291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                43037                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37512689                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 989448                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113278                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4901693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4107313                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.511129                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          62459931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37627114     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14483515     23.19%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8623590     13.81%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1340031      2.15%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101313      0.16%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102193      0.16%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  120117      0.19%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20341      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   41717      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            62459931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2726                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1986                       # number of floating regfile writes
system.cpu0.idleCycles                       10931872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              446586                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5603935                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.384661                       # Inst execution rate
system.cpu0.iew.exec_refs                     9537659                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    979628                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19585810                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7143619                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66188                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           233625                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1074797                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30236200                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8558031                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           327149                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28230983                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                202074                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7058956                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                425908                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7415189                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       462805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8666                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2416492                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312088                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           172                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       269453                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        177133                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19899609                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25268860                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796741                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15854827                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.344301                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25349363                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36371959                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18752699                       # number of integer regfile writes
system.cpu0.ipc                              0.280764                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.280764                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            96100      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18738717     65.62%     65.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7197      0.03%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1918      0.01%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1341      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8711816     30.51%     96.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             999168      3.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            587      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28558132                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3243                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6463                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3190                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3257                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     659885                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023107                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 274633     41.62%     41.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     41.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     40      0.01%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                375336     56.88%     98.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9827      1.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               11      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29118674                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         120374901                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25265670                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39801686                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30039072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28558132                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             197128                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9568590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           145284                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         64199                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6199654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     62459931                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.090476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48105759     77.02%     77.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7786109     12.47%     89.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3039412      4.87%     94.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1454317      2.33%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1041025      1.67%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             397742      0.64%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             314261      0.50%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278576      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42730      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       62459931                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389119                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           109500                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4466                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7143619                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1074797                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5945                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        73391803                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9655322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30744048                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15425744                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                987942                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5489104                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4867860                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               182089                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41371875                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31421682                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23491518                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14643718                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                192971                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                425908                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6328671                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8065778                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2756                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41369119                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4828482                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64070                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3919539                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64060                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    89681768                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62133348                       # The number of ROB writes
system.cpu0.timesIdled                         113348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2502                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.404867                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4221224                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4333689                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           524715                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8058446                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11275                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15823                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4548                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8382373                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1866                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3314                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           448015                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4268413                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1449058                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         145949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10035023                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19555565                       # Number of instructions committed
system.cpu1.commit.committedOps              19625627                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59345066                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.330704                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.368717                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53416633     90.01%     90.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3024919      5.10%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       696970      1.17%     96.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       209327      0.35%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       215668      0.36%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68250      0.12%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        67286      0.11%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       196955      0.33%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1449058      2.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59345066                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18850                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19380291                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4579043                       # Number of loads committed
system.cpu1.commit.membars                     105078                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       105078      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14428019     73.52%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            210      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4582357     23.35%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        509559      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19625627                       # Class of committed instruction
system.cpu1.commit.refs                       5091916                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19555565                       # Number of Instructions Simulated
system.cpu1.committedOps                     19625627                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.230232                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.230232                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42033004                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                77389                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3499986                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32106090                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2917050                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14728757                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                449711                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               227705                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               822875                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8382373                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1933634                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     57626939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26115                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37316529                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1052822                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2797943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4232499                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.590741                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          60951397                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.619107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.899211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36188635     59.37%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14406268     23.64%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8643444     14.18%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1366390      2.24%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   68817      0.11%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91519      0.15%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130324      0.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19725      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   36275      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            60951397                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2217610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              472709                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5475536                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.433626                       # Inst execution rate
system.cpu1.iew.exec_refs                     9169949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    705035                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18979634                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7115257                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             68414                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           258646                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              821709                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29600138                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8464914                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336377                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27391754                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                194714                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7523633                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                449711                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7865915                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       452784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             902                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2536214                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       308836                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            75                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272796                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        199913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19582838                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24425861                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.798984                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15646367                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.386675                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24519942                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35235688                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18292366                       # number of integer regfile writes
system.cpu1.ipc                              0.309575                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.309575                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           106687      0.38%      0.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18269144     65.89%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 289      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8623042     31.10%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             728565      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27728131                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     624112                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022508                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264951     42.45%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                357399     57.27%     99.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1762      0.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28245556                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         117180394                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24425861                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39574713                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29384285                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27728131                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             215853                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9974511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148623                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         69904                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6500397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     60951397                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.454922                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.083743                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46980048     77.08%     77.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7523764     12.34%     89.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3037257      4.98%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1440796      2.36%     96.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             993139      1.63%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             371884      0.61%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             297177      0.49%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266229      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41103      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       60951397                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.438952                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           116629                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4847                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7115257                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             821709                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1609                       # number of misc regfile reads
system.cpu1.numCycles                        63169007                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19789134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30526850                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14788675                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                960280                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3679768                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5357842                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               179292                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40645849                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30856561                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23202013                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14509315                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 78707                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                449711                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6669625                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8413338                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40645849                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5116128                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             67128                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3894387                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         67123                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    87545296                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60929164                       # The number of ROB writes
system.cpu1.timesIdled                          25042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.939512                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4457787                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4505568                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           534317                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8356969                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11578                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16193                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4615                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8677658                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1850                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3258                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           465700                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4407983                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1458894                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         161734                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10512506                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20145092                       # Number of instructions committed
system.cpu2.commit.committedOps              20223019                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63098410                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.320500                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.337494                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     56806955     90.03%     90.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3276709      5.19%     95.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       755084      1.20%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       243379      0.39%     96.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       220712      0.35%     97.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        66913      0.11%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        70908      0.11%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       198856      0.32%     97.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1458894      2.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63098410                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18789                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19967277                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4819817                       # Number of loads committed
system.cpu2.commit.membars                     116897                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       116897      0.58%      0.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14806681     73.22%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            214      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4823075     23.85%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        475748      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20223019                       # Class of committed instruction
system.cpu2.commit.refs                       5298823                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20145092                       # Number of Instructions Simulated
system.cpu2.committedOps                     20223019                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.322349                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.322349                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45123849                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                69467                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3738694                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33346960                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3015452                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15281497                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                467442                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               193304                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               879290                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8677658                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2231025                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61126509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                28146                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38817285                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1072118                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.129655                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3104947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4469365                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.579977                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          64767530                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.604193                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.880002                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38807743     59.92%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15265971     23.57%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8998787     13.89%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1400027      2.16%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   60915      0.09%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   92290      0.14%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   73323      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24380      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   44094      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            64767530                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2161504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              493207                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5682617                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.427144                       # Inst execution rate
system.cpu2.iew.exec_refs                     9773257                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    632325                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19060063                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7506463                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             72387                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           279639                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              783053                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30668783                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9140932                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           347830                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28588342                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                195599                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9265602                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                467442                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9606828                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       498911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             838                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2686646                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       304047                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           102                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285452                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        207755                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20167731                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25266039                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803150                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16197704                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.377505                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25375476                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36664136                       # number of integer regfile reads
system.cpu2.int_regfile_writes               19005250                       # number of integer regfile writes
system.cpu2.ipc                              0.300992                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.300992                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           118513      0.41%      0.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18859733     65.18%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 274      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9299667     32.14%     97.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             657581      2.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28936172                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     672599                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023244                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 264230     39.28%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                406706     60.47%     99.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1663      0.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29490258                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         123475262                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25266039                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41114632                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30436980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28936172                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             231803                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10445764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           162789                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         70069                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6839214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     64767530                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.446770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.071725                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           50185849     77.49%     77.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7797348     12.04%     89.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3208005      4.95%     94.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1521724      2.35%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1060787      1.64%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             394935      0.61%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             294318      0.45%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             262601      0.41%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41963      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       64767530                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.432341                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           114179                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            7517                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7506463                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             783053                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1616                       # number of misc regfile reads
system.cpu2.numCycles                        66929034                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16029095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               32224971                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15272486                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                998272                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3807681                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6249734                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               179583                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42201901                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32019679                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           24114638                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15086884                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 98468                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                467442                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7597057                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8842152                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        42201901                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5583495                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             71447                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4252071                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         71472                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    92362938                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63141681                       # The number of ROB writes
system.cpu2.timesIdled                          24708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.066299                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4782511                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4876814                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           599804                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8442494                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11754                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16019                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4265                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8762895                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1903                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3243                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           515489                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4292129                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1355048                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         149520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10809594                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19569493                       # Number of instructions committed
system.cpu3.commit.committedOps              19641370                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60982489                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.322082                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.321794                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     54570634     89.49%     89.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3430855      5.63%     95.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       836774      1.37%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       272999      0.45%     96.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       172586      0.28%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74178      0.12%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        69553      0.11%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199862      0.33%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1355048      2.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60982489                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18772                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19394926                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4627765                       # Number of loads committed
system.cpu3.commit.membars                     107875                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       107875      0.55%      0.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14482298     73.73%     74.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            218      0.00%     74.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4631008     23.58%     97.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        419567      2.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19641370                       # Class of committed instruction
system.cpu3.commit.refs                       5050575                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19569493                       # Number of Instructions Simulated
system.cpu3.committedOps                     19641370                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.320090                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.320090                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             42419731                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                85424                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3951616                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33137547                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3236753                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15720342                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                517135                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               245588                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               831723                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8762895                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2271927                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58976798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32120                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38911747                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1202900                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134871                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3147373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4794265                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.598896                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          62725684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.898629                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                36709856     58.52%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15391213     24.54%     83.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8834846     14.08%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1437800      2.29%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   65328      0.10%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   92687      0.15%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  134683      0.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21619      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   37652      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            62725684                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2246788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              547864                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5582490                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.429262                       # Inst execution rate
system.cpu3.iew.exec_refs                     9265517                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    541735                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18776067                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7338494                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             74179                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           312562                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              715570                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30386852                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8723782                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           380771                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27890241                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                191471                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7866588                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                517135                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8199974                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       460371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             822                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2710729                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       292760                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            83                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       294782                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        253082                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19586833                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24796155                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.802221                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15712968                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.381641                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24932087                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35725833                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18758762                       # number of integer regfile writes
system.cpu3.ipc                              0.301197                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.301197                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           109403      0.39%      0.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18719852     66.22%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 226      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8885234     31.43%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             555893      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28271012                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     610780                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021604                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 249366     40.83%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     40.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                360096     58.96%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1318      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28772389                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         120039557                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24796155                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         41132405                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  30153467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28271012                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             233385                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10745482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           161069                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         83865                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7049562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     62725684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.450709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.063128                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           48295667     77.00%     77.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7722824     12.31%     89.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3266105      5.21%     94.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1520134      2.42%     96.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1027477      1.64%     98.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             339408      0.54%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             271162      0.43%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             241600      0.39%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41307      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       62725684                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.435123                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           100019                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4185                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7338494                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             715570                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1528                       # number of misc regfile reads
system.cpu3.numCycles                        64972472                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17985645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               30623019                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14868780                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                964818                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4057476                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5655262                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               186916                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41812332                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31765005                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23990249                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15455835                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 82295                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                517135                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6950962                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9121469                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41812332                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5121257                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             73204                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3916433                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         73217                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    90066965                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62646752                       # The number of ROB writes
system.cpu3.timesIdled                          24545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2817806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4928859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2572150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       644345                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3418607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2040390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8602036                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2684735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2691400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310243                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1802557                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21087                       # Transaction distribution
system.membus.trans_dist::ReadExReq             96077                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2691401                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7715804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7715804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    198220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25366                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2816059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2816059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2816059                       # Request fanout histogram
system.membus.respLayer1.occupancy        14581529250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6827479516                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1492                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          747                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10789042.168675                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18067993.292278                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          747    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    243817000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            747                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33464144000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8059414500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2205067                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2205067                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2205067                       # number of overall hits
system.cpu2.icache.overall_hits::total        2205067                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25958                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25958                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25958                       # number of overall misses
system.cpu2.icache.overall_misses::total        25958                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1699034500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1699034500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1699034500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1699034500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2231025                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2231025                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2231025                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2231025                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011635                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011635                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011635                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011635                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65453.212882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65453.212882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65453.212882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65453.212882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3883                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.655738                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24607                       # number of writebacks
system.cpu2.icache.writebacks::total            24607                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1351                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1351                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1351                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1351                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24607                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24607                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1588637500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1588637500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1588637500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1588637500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64560.389320                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64560.389320                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64560.389320                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64560.389320                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24607                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2205067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2205067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25958                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25958                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1699034500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1699034500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2231025                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2231025                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011635                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011635                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65453.212882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65453.212882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1351                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1351                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24607                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24607                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1588637500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1588637500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64560.389320                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64560.389320                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2283688                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24639                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            92.685904                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4486657                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4486657                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4288469                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4288469                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4288469                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4288469                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2653589                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2653589                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2653589                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2653589                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 193576520234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 193576520234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 193576520234                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 193576520234                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6942058                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6942058                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6942058                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6942058                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.382248                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.382248                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.382248                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.382248                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72948.945837                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72948.945837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72948.945837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72948.945837                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20814916                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        90193                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           524124                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1174                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.713724                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.825383                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1055721                       # number of writebacks
system.cpu2.dcache.writebacks::total          1055721                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1587431                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1587431                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1587431                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1587431                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1066158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1066158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1066158                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1066158                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  79597283200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  79597283200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  79597283200                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  79597283200                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153580                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153580                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153580                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153580                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 74658.055560                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74658.055560                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 74658.055560                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74658.055560                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1055721                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3974445                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3974445                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2531828                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2531828                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 184394293500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 184394293500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6506273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6506273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.389136                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.389136                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72830.497767                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72830.497767                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1490416                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1490416                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1041412                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1041412                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  77466832500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77466832500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.160063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.160063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74386.345174                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74386.345174                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       314024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        314024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121761                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121761                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9182226734                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9182226734                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       435785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       435785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.279406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.279406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75411.886680                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75411.886680                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        97015                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97015                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24746                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24746                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2130450700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2130450700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056785                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056785                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86092.730138                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86092.730138                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        39503                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        39503                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1450                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1450                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35828500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35828500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        40953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        40953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035406                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24709.310345                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24709.310345                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          639                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          639                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          811                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          811                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     10517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.019803                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.019803                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12967.940814                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12967.940814                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        33918                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        33918                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5781                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5781                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45599500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45599500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        39699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        39699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.145621                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.145621                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7887.822176                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7887.822176                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5745                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5745                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40004500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40004500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.144714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.144714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6963.359443                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6963.359443                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1967000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1967000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1817000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1817000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2199                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2199                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     28416500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     28416500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3258                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3258                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.674954                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.674954                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12922.464757                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12922.464757                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2199                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2199                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     26217500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     26217500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.674954                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.674954                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11922.464757                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11922.464757                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.992809                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5440238                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1067466                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.096404                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.992809                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968525                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968525                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15119373                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15119373                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1416                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          709                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12747075.458392                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22778533.545342                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          709    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    232003000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            709                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    32485882000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9037676500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2245769                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2245769                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2245769                       # number of overall hits
system.cpu3.icache.overall_hits::total        2245769                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26158                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26158                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26158                       # number of overall misses
system.cpu3.icache.overall_misses::total        26158                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1759743500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1759743500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1759743500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1759743500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2271927                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2271927                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2271927                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2271927                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011514                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011514                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011514                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011514                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67273.625659                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67273.625659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67273.625659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67273.625659                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3985                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.851351                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24639                       # number of writebacks
system.cpu3.icache.writebacks::total            24639                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1519                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1519                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1519                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1519                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24639                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24639                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24639                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24639                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1639330000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1639330000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1639330000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1639330000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010845                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010845                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010845                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010845                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66533.950241                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66533.950241                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66533.950241                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66533.950241                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24639                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2245769                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2245769                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26158                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26158                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1759743500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1759743500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2271927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2271927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011514                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011514                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67273.625659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67273.625659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1519                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1519                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24639                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24639                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1639330000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1639330000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010845                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010845                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66533.950241                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66533.950241                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2355593                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24671                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            95.480240                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4568493                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4568493                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4200404                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4200404                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4200404                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4200404                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2524576                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2524576                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2524576                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2524576                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 186628720326                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 186628720326                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 186628720326                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 186628720326                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6724980                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6724980                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6724980                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6724980                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375403                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.375403                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375403                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.375403                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73924.777993                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73924.777993                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73924.777993                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73924.777993                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18992807                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       147849                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           484305                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1764                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.216624                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.814626                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1005773                       # number of writebacks
system.cpu3.dcache.writebacks::total          1005773                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1508026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1508026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1508026                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1508026                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1016550                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1016550                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1016550                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1016550                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  75256783741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  75256783741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  75256783741                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  75256783741                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151160                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151160                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151160                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151160                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 74031.561400                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74031.561400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 74031.561400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74031.561400                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1005773                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3923398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3923398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2418889                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2418889                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 178501388500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 178501388500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6342287                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6342287                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.381391                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.381391                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73794.782853                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73794.782853                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1426115                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1426115                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       992774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       992774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  73222253000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  73222253000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73755.208134                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73755.208134                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       277006                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        277006                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       105687                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       105687                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8127331826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8127331826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       382693                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       382693                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.276167                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.276167                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76900.014439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76900.014439                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81911                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81911                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23776                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23776                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2034530741                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2034530741                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062128                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062128                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85570.774773                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85570.774773                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36514                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36514                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1354                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1354                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     39571500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     39571500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.035756                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.035756                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29225.627770                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29225.627770                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          505                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          849                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          849                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022420                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022420                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15464.075383                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15464.075383                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30913                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30913                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5730                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5730                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44573000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44573000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36643                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36643                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.156374                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.156374                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7778.883072                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7778.883072                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5686                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5686                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     39024000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     39024000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.155173                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.155173                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6863.172705                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6863.172705                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1904500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1904500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1767500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1767500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1070                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1070                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2173                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2173                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     30690498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     30690498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3243                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3243                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670059                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670059                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14123.560976                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14123.560976                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2173                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2173                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     28517498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     28517498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670059                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670059                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13123.560976                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13123.560976                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.891917                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5295900                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1017548                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.204570                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.891917                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.965372                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965372                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14622987                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14622987                       # Number of data accesses
system.cpu0.numPwrStateTransitions                638                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          319                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15134233.542320                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   42602527.340097                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          319    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    400273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            319                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36695738000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4827820500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1864040                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1864040                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1864040                       # number of overall hits
system.cpu0.icache.overall_hits::total        1864040                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115325                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115325                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115325                       # number of overall misses
system.cpu0.icache.overall_misses::total       115325                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8196325492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8196325492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8196325492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8196325492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1979365                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1979365                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1979365                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1979365                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.058264                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.058264                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.058264                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.058264                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71071.541227                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71071.541227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71071.541227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71071.541227                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23337                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              352                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.298295                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108641                       # number of writebacks
system.cpu0.icache.writebacks::total           108641                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6683                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6683                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108642                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108642                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108642                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108642                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7690059992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7690059992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7690059992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7690059992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.054887                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054887                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.054887                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054887                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70783.490657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70783.490657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70783.490657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70783.490657                       # average overall mshr miss latency
system.cpu0.icache.replacements                108641                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1864040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1864040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8196325492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8196325492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1979365                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1979365                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.058264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.058264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71071.541227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71071.541227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108642                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108642                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7690059992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7690059992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.054887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70783.490657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70783.490657                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1974170                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108673                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.166150                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4067371                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4067371                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4225676                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4225676                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4225676                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4225676                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2685409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2685409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2685409                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2685409                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 193971392136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 193971392136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 193971392136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 193971392136                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6911085                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6911085                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6911085                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6911085                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.388565                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.388565                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.388565                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.388565                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72231.601270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72231.601270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72231.601270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72231.601270                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18785543                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       145274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           486755                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2072                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.593426                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.112934                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1028193                       # number of writebacks
system.cpu0.dcache.writebacks::total          1028193                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1648528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1648528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1648528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1648528                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1036881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1036881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1036881                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1036881                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  76192482169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  76192482169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  76192482169                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  76192482169                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150032                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73482.378565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73482.378565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73482.378565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73482.378565                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1028192                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3704288                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3704288                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2480917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2480917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 179278865000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 179278865000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6185205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6185205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.401105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.401105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72263.145039                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72263.145039                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1487701                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1487701                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       993216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       993216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  72570276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  72570276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73065.955945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73065.955945                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       521388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        521388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       204492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       204492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14692527136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14692527136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       725880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       725880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71848.909180                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71848.909180                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       160827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       160827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43665                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43665                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3622205669                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3622205669                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060155                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060155                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82954.441063                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82954.441063                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31841                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31841                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2352                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2352                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64588500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64588500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.068786                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068786                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27461.096939                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27461.096939                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          486                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          486                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014213                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014213                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13153.292181                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13153.292181                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        26648                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        26648                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6364                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6364                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     56152000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     56152000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.192778                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.192778                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8823.381521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8823.381521                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     49860000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     49860000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.191718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.191718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7878.021804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7878.021804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       425500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       425500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       388500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       388500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1602                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1602                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     27725500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     27725500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3658                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3658                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.437944                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.437944                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17306.803995                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17306.803995                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1602                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1602                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26123500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26123500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.437944                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.437944                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16306.803995                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16306.803995                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.340379                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5332391                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1036916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.142549                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.340379                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.979387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15000780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15000780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              326277                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              316940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              322227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              318321                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1331079                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21752                       # number of overall hits
system.l2.overall_hits::.cpu0.data             326277                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8751                       # number of overall hits
system.l2.overall_hits::.cpu1.data             316940                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8619                       # number of overall hits
system.l2.overall_hits::.cpu2.data             322227                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8192                       # number of overall hits
system.l2.overall_hits::.cpu3.data             318321                       # number of overall hits
system.l2.overall_hits::total                 1331079                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86889                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            700643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15825                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            674582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            733840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            687639                       # number of demand (read+write) misses
system.l2.demand_misses::total                2931853                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86889                       # number of overall misses
system.l2.overall_misses::.cpu0.data           700643                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15825                       # number of overall misses
system.l2.overall_misses::.cpu1.data           674582                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15988                       # number of overall misses
system.l2.overall_misses::.cpu2.data           733840                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16447                       # number of overall misses
system.l2.overall_misses::.cpu3.data           687639                       # number of overall misses
system.l2.overall_misses::total               2931853                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7270287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  70253479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1445558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68251201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1438775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  73648018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1493604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  69448204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     293249127500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7270287000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  70253479000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1445558500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68251201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1438775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  73648018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1493604000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  69448204500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    293249127500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1026920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1056067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1005960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4262932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1026920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1056067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1005960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4262932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.799781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.682276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.680350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.649734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.694880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.667519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.683565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687755                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.799781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.682276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.680350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.649734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.694880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.667519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.683565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687755                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83673.272796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100270.007693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91346.508689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101175.545004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89990.930698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100359.775973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90813.157415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100995.150799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100021.770362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83673.272796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100270.007693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91346.508689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101175.545004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89990.930698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100359.775973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90813.157415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100995.150799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100021.770362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310241                       # number of writebacks
system.l2.writebacks::total                    310241                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31071                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6427                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          31105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              144763                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31071                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6427                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         31105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             144763                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       670165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       643518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       702769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       656534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2787090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       670165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       643518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       702769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       656534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2787090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6284120501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61835169528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    807899002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60013613035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    816968001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  64829575026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    849573005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  61085326528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 256522244626                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6284120501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61835169528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    807899002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60013613035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    816968001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  64829575026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    849573005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  61085326528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 256522244626                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.782918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.652597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.379598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.649020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.394115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.665459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.406672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.652644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.782918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.652597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.379598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.649020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.394115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.665459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.406672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.652644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.653796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73881.285503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92268.574945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86600.814878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93258.639284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84240.874510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92248.768836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84787.725050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93042.137236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92039.454996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73881.285503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92268.574945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86600.814878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93258.639284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84240.874510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92248.768836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84787.725050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93042.137236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92039.454996                       # average overall mshr miss latency
system.l2.replacements                        4785029                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378352                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378352                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2247628                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2247628                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2247628                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2247628                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             298                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             284                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             261                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  905                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           423                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           180                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                855                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9198000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       336000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       337000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       604000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10475000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          485                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          441                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1760                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.273171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.330189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.408163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.485795                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21744.680851                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2407.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3355.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12251.461988                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           852                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8561000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2323500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2871500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3661000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17417000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.270732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.327830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.408163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.484091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20286.729858                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20932.432432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20658.273381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20338.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20442.488263                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           769                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           505                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           478                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           508                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2260                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          802                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          639                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          601                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2688                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     15591500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14201000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13889500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     12910500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     56592500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1571                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.510503                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.561251                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.572068                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.541930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.543250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19440.773067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 21982.972136                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21736.306729                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 21481.697171                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21053.757440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          802                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          643                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          637                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2682                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16133000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12950499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12774000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11944500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53801999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.510503                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.558645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.570278                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.541028                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.542037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.960100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20140.744946                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20053.375196                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19907.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20060.402312                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14758                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95691                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3491945500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2028964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2047858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1957819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9526586500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        41929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.899115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.854521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.840042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.844913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92627.006021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106546.447514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102752.533869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102940.165098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99555.721019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95689                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3114955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1838502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1848558000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1767629000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8569645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.899091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.840042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.844913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82629.197835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96549.863460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92752.533869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92940.165098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89557.263635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7270287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1445558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1438775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1493604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11648224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.799781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.649734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.667519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83673.272796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91346.508689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89990.930698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90813.157415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86188.018409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6496                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6427                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21045                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6284120501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    807899002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    816968001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    849573005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8758560509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.782918                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.379598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.394115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.406672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73881.285503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86600.814878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84240.874510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84787.725050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76759.451982                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       322047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       313698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       318432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       314830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1269007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       662944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       655539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       713910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       668620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2701013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66761533500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  66222237500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  71600160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  67490385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 272074316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       984991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       969237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1032342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       983450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3970020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.673046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.676345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.691544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.679872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.680352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100704.634931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101019.523629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100292.978106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100939.824564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100730.472789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30477                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31063                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        31071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31105                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       123716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       632467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       624476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       682839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       637515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2577297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58720214028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58175110535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62981017026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  59317697528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 239194039117                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.642104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.644296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.661446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.648243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.649190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92843.127037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93158.280759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92234.065462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93045.179373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92808.100548                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              59                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.400000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.807692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.808219                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        78500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       330500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       331000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       406500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1146500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.894737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.807692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.808219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19441.176471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19470.588235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19357.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19432.203390                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999945                       # Cycle average of tags in use
system.l2.tags.total_refs                     6749607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4785107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.410545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.057554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.042327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.647882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.246615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.703957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.267740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.831807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.289580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.912482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.137997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.123633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59950731                       # Number of tag accesses
system.l2.tags.data_accesses                 59950731                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5443648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42881536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41185088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        620672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      44977152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        641280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      42018048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178364480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5443648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       597056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       620672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       641280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7302656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19855552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19855552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         670024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         643517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         702768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         656532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2786945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310243                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310243                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131097820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1032703784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14378729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        991848712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14947467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1083171906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15443763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1011908649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4295500830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131097820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14378729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14947467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15443763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175867779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      478175588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            478175588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      478175588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131097820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1032703784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14378729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       991848712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14947467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1083171906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15443763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1011908649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4773676418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    656881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    633928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    692542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    647508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001418052750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4631816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269478                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2786946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     310243                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2786946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   310243                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            394303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            835991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           141725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14089                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  89033591750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13724820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140501666750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32435.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51185.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2058281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2786946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               310243                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  262404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  343818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  416370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  372830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  311956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  237039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  165367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  105518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   62707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       719370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.621786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.705975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.199204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       332326     46.20%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       166967     23.21%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52563      7.31%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31192      4.34%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21268      2.96%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15280      2.12%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11383      1.58%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8743      1.22%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79648     11.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       719370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.237417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.823317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.873408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14542     82.24%     82.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1827     10.33%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          800      4.52%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          299      1.69%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           74      0.42%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           50      0.28%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.12%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.07%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           11      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           10      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16568     93.70%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              242      1.37%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              497      2.81%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              209      1.18%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.49%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              175677696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2686848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18280320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               178364544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19855552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4230.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       440.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4295.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    478.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41523547000                       # Total gap between requests
system.mem_ctrls.avgGap                      13406.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5443712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42040384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       597056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40571392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       620672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44322688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       641280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     41440512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18280320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131099361.342068016529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1012446560.908309340477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14378729.125539662316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 977069246.124462008476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14947466.508680848405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1067410636.301799535751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15443763.086923293769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 998000014.859034776688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 440239725.600588858128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       670024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       643517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       702768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       656532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       310243                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2765624750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33961177750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    418120500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33209778750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    411554000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35566683000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    431105750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33737622250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1039962148000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32514.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50686.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44819.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51606.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42437.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50609.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43024.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51387.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3352089.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2177442960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1157338380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5796394800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          638040600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3277875120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18681550500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31941856920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        769.246617                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    395390000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1386580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39741588500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2958873120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1572670770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13802648160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852948000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3277875120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18806956770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        107609280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41379581220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        996.532636                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    112968500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1386580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40024010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1544                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12858267.787840                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27205224.099604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          773    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    314319500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31584117500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9939441000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1907796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1907796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1907796                       # number of overall hits
system.cpu1.icache.overall_hits::total        1907796                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25838                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25838                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25838                       # number of overall misses
system.cpu1.icache.overall_misses::total        25838                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1703212498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1703212498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1703212498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1703212498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1933634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1933634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1933634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1933634                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013362                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013362                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013362                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013362                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65918.898444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65918.898444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65918.898444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65918.898444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3489                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.196721                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24576                       # number of writebacks
system.cpu1.icache.writebacks::total            24576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1262                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1262                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24576                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24576                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24576                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24576                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1597176499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1597176499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1597176499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1597176499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012710                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012710                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012710                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012710                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64989.278117                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64989.278117                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64989.278117                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64989.278117                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1907796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1907796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25838                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25838                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1703212498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1703212498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1933634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1933634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65918.898444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65918.898444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1262                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1262                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24576                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24576                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1597176499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1597176499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64989.278117                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64989.278117                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1986747                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24608                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.735818                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3891844                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3891844                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4029416                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4029416                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4029416                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4029416                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2586903                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2586903                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2586903                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2586903                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187534055685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187534055685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187534055685                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187534055685                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6616319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6616319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6616319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6616319                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390988                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72493.655806                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72493.655806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72493.655806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72493.655806                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18583901                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        77800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           477260                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.938736                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.526363                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990938                       # number of writebacks
system.cpu1.dcache.writebacks::total           990938                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1585283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1585283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1585283                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1585283                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1001620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1001620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1001620                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1001620                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74017738195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74017738195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74017738195                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74017738195                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151386                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151386                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151386                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151386                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73898.023397                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73898.023397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73898.023397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73898.023397                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990938                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3689078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3689078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2453630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2453630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177927631500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177927631500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6142708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6142708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.399438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.399438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72516.080868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72516.080868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1475301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1475301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       978329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       978329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71915972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71915972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73508.985219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73508.985219                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       340338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        340338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       133273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       133273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9606424185                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9606424185                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       473611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.281398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.281398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72080.797949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72080.797949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       109982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       109982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2101766195                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2101766195                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049177                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049177                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90239.414151                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90239.414151                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1521                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1521                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41281000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41281000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        37092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        37092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.041006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27140.696910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27140.696910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          556                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          556                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          965                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          965                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.026016                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.026016                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13210.880829                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13210.880829                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        29530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        29530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47458000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47458000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.171692                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.171692                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7753.308283                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7753.308283                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6072                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6072                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41546000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41546000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.170318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.170318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6842.226614                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6842.226614                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2160500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2160500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2000500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2000500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1064                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1064                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2250                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     29660000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     29660000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3314                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3314                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.678938                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.678938                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13182.222222                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13182.222222                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2250                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     27410000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     27410000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.678938                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.678938                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12182.222222                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12182.222222                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.778740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5108247                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1003138                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.092267                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.778740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961836                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961836                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14387862                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14387862                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41523558500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4191159                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       688593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3884729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4474788                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8194                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31542                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          484                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115687                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4008707                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3102488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2994983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3188294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3038596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12871750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13906048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    131527168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126877440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3149696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    135154240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3153792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    128750784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              545664896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4854271                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22697536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9123984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.731082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.935327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4715203     51.68%     51.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2873518     31.49%     83.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 915101     10.03%     93.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 513991      5.63%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 106171      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9123984                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8564226744                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1628330242                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40101867                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553612957                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40211670                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1582779883                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163937682                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1532022502                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40137127                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
