<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/initmod2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod2.v</a>
defines: 
time_elapsed: 0.075s
ram usage: 10536 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/initmod2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/initmod2.v</a>
module main;
	reg clk;
	initial begin
		clk = 0;
		forever #(5) clk = ~clk;
	end
	initial #(20)
		$finish;
	wire w;
	wire ww;
	wire wr;
	wire w1;
	wire wwr;
	wire ww1;
	wire wr1;
	wire wwro;
	wire ww1o;
	wire wr1o;
	reg r;
	reg rw;
	reg error;
	assign ww = w;
	assign wr = r;
	assign w1 = &#39;b1;
	assign wwr = w &amp; r;
	assign ww1 = w &amp; &#39;b1;
	assign wr1 = r &amp; &#39;b1;
	assign wwro = w | r;
	assign ww1o = w | &#39;b1;
	assign wr1o = r | &#39;b1;
	always @(posedge clk) rw &lt;= w;
	always @(posedge clk) begin
		#(1)
			;
		$display(&#34;%b %b %b %b %b %b %b : %b %b %b : %b %b&#34;, w, ww, wr, w1, wwr, ww1, wr1, wwro, ww1o, wr1o, r, rw);
	end
	initial begin
		error = 0;
		#(19)
			;
		if (ww !== 1&#39;bz) begin
			error = 1;
			$display(&#34;FAILED - ww s/b z, is %h&#34;, ww);
		end
		if (wr !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - wr s/b x, is %h&#34;, wr);
		end
		if (w1 !== 1&#39;b1) begin
			error = 1;
			$display(&#34;FAILED - wr s/b 1, is %h&#34;, wr);
		end
		if (wwr !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - wwr s/b x, is %h&#34;, wwr);
		end
		if (ww1 !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - ww1 s/b x, is %h&#34;, ww1);
		end
		if (wr1 !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - wr1 s/b x, is %h&#34;, wr1);
		end
		if (wwro !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - wwro s/b 1, is %h&#34;, wwro);
		end
		if (wr1o !== 1&#39;b1) begin
			error = 1;
			$display(&#34;FAILED - wr1o s/b 1, is %h&#34;, wr1o);
		end
		if (r !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - r s/b x, is %h&#34;, r);
		end
		if (r !== 1&#39;bx) begin
			error = 1;
			$display(&#34;FAILED - r s/b x, is %h&#34;, r);
		end
		if (rw !== 1&#39;bz) begin
			error = 1;
			$display(&#34;FAILED - rw s/b z, is %h&#34;, r);
		end
		if (error === 0)
			$display(&#34;PASSED&#34;);
		$finish;
	end
endmodule

</pre>
</body>