Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May  8 17:32:32 2024
| Host         : zhywyt.hwdomain.io running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             250 |          115 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           22 |
| Yes          | No                    | Yes                    |            1024 |          473 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  swb_IBUF_BUFG[4]              |                             |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[3]              |                             |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[1]              |                             |                  |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG                 |                             |                  |                1 |              3 |         3.00 |
|  swb_IBUF_BUFG[6]              |                             |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                 |                             |                  |                4 |             15 |         3.75 |
| ~clk_reg_BUFG                  | Regs/r14_und[31]_i_1_n_2    | rst              |               22 |             32 |         1.45 |
|  Regs/r_data_a_reg[31]_i_2_n_2 |                             |                  |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                  | Regs/r_base[11][31]_i_1_n_2 | rst              |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                  | Regs/r_base[14][31]_i_1_n_2 | rst              |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                  | Regs/r_base[1][31]_i_1_n_2  | rst              |               20 |             32 |         1.60 |
| ~clk_reg_BUFG                  | Regs/r_base[2][31]_i_1_n_2  | rst              |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                  | Regs/r_base[5][31]_i_1_n_2  | rst              |                8 |             32 |         4.00 |
| ~clk_reg_BUFG                  | Regs/r_base[6][31]_i_1_n_2  | rst              |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                  | Regs/r_base[8][31]_i_1_n_2  | rst              |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                  | Regs/r_base[9][31]_i_1_n_2  | rst              |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                  | Regs/r14_abt                | rst              |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                  | Regs/r_base[12][31]_i_1_n_2 | rst              |               23 |             32 |         1.39 |
| ~clk_reg_BUFG                  | Regs/r_base[3][31]_i_1_n_2  | rst              |               14 |             32 |         2.29 |
|  datatube__0_BUFG              |                             |                  |               10 |             32 |         3.20 |
|  n_0_8_BUFG                    |                             |                  |               23 |             32 |         1.39 |
|  n_1_1272_BUFG                 |                             |                  |               16 |             32 |         2.00 |
|  pc_data__0_BUFG               |                             |                  |               13 |             32 |         2.46 |
|  w_data__0_BUFG                |                             |                  |               16 |             32 |         2.00 |
| ~clk_reg_BUFG                  | Regs/r14_mon                | rst              |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                  | Regs/r_fiq[9][31]_i_1_n_2   | rst              |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                  | Regs/r_fiq[13][31]_i_1_n_2  |                  |               10 |             32 |         3.20 |
| ~clk_reg_BUFG                  | Regs/r_fiq[8][31]_i_1_n_2   | rst              |               17 |             32 |         1.88 |
| ~clk_reg_BUFG                  | Regs/r_fiq[11][31]_i_1_n_2  | rst              |               29 |             32 |         1.10 |
| ~clk_reg_BUFG                  | Regs/r_fiq[12][31]_i_1_n_2  | rst              |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                  | Regs/r_fiq[10][31]_i_1_n_2  | rst              |               13 |             32 |         2.46 |
| ~clk_reg_BUFG                  | Regs/r_fiq                  |                  |               12 |             32 |         2.67 |
| ~clk_reg_BUFG                  | Regs/r13_abt                | rst              |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                  | Regs/r13_mon                | rst              |                9 |             32 |         3.56 |
| ~clk_reg_BUFG                  | Regs/r14_irq                | rst              |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                  | Regs/r14_svc                | rst              |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                  | Regs/r13_hyp                | rst              |               22 |             32 |         1.45 |
| ~clk_reg_BUFG                  | Regs/r13_irq                | rst              |                6 |             32 |         5.33 |
| ~clk_reg_BUFG                  | Regs/r13_svc                | rst              |                7 |             32 |         4.57 |
| ~clk_reg_BUFG                  | Regs/r13_und[31]_i_1_n_2    | rst              |               15 |             32 |         2.13 |
| ~clk_reg_BUFG                  | Regs/r_base[0][31]_i_1_n_2  | rst              |               29 |             32 |         1.10 |
| ~clk_reg_BUFG                  | Regs/r_base[10][31]_i_1_n_2 | rst              |               20 |             32 |         1.60 |
| ~clk_reg_BUFG                  | Regs/r_base[13][31]_i_1_n_2 | rst              |               14 |             32 |         2.29 |
| ~clk_reg_BUFG                  | Regs/r_base[4][31]_i_1_n_2  | rst              |               11 |             32 |         2.91 |
| ~clk_reg_BUFG                  | Regs/r_base[7][31]_i_1_n_2  | rst              |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                  | write_pc                    | rst              |               17 |             32 |         1.88 |
|  r_addr_a__0_BUFG              |                             |                  |               12 |             33 |         2.75 |
+--------------------------------+-----------------------------+------------------+------------------+----------------+--------------+


