void F_1 ( int V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 = 0 , V_4 = V_2 ;\r\nswitch ( V_1 ) {\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_2 & V_7 )\r\nV_4 |= ( 0x03 << 4 ) ;\r\nelse\r\nV_4 &= ~ ( 0x03 << 4 ) ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_8 :\r\nif ( V_2 & V_9 ) {\r\nF_2 ( F_5 ( V_10 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_11 ) {\r\nV_4 = ( V_4 & 0x0000ffff ) | V_11 ;\r\nF_4 ( F_5 ( V_10 ) , V_3 , V_4 ) ;\r\n}\r\n}\r\nbreak;\r\ncase V_12 :\r\nV_2 &= 0x0000ff00 ;\r\nF_2 ( F_5 ( V_13 ) , & V_3 , & V_4 ) ;\r\nV_3 &= 0xffffff00 ;\r\nV_3 |= ( V_2 >> 8 ) ;\r\nF_4 ( F_5 ( V_13 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_14 :\r\nif ( V_2 == V_15 ) {\r\nF_2 ( F_6 ( V_16 ) , & V_3 , & V_4 ) ;\r\nV_4 |= V_17 ;\r\nF_4 ( F_6 ( V_16 ) , V_3 , V_4 ) ;\r\n} else if ( V_2 & 0x01 ) {\r\nF_2 ( F_7 ( V_18 ) , & V_3 , & V_4 ) ;\r\nV_4 = ( V_2 & 0xfffffff0 ) | 0x1 ;\r\nF_4 ( F_7 ( V_18 ) , V_3 , V_4 ) ;\r\nV_2 &= 0xfffffffc ;\r\nV_3 = 0x60000000 | ( ( V_2 & 0x000ff000 ) >> 12 ) ;\r\nV_4 = 0x000ffff0 | ( ( V_2 & 0x00000fff ) << 20 ) ;\r\nF_4 ( F_3 ( V_19 ) , V_3 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_20 :\r\nif ( V_2 == V_21 ) {\r\nF_2 ( F_8 ( V_22 ) , & V_3 , & V_4 ) ;\r\nV_4 |= 0x01 ;\r\nF_4 ( F_8 ( V_22 ) , V_3 , V_4 ) ;\r\n} else {\r\nF_2 ( F_7 ( V_23 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_7 ( V_23 ) , V_3 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_24 :\r\nF_2 ( F_7 ( V_25 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_7 ( V_25 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_26 :\r\nF_2 ( F_7 ( V_27 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_7 ( V_27 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_28 :\r\nF_2 ( F_7 ( V_29 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_7 ( V_29 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_30 :\r\nF_2 ( F_7 ( V_31 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_7 ( V_31 ) , V_3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nT_1 F_9 ( int V_1 )\r\n{\r\nT_1 V_32 = 0 ;\r\nT_1 V_3 , V_4 ;\r\nswitch ( V_1 ) {\r\ncase V_33 :\r\nV_32 =\r\nF_10 ( V_34 , V_35 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_2 ( F_7 ( V_18 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & 0xfffffff0 )\r\nV_32 |= V_36 ;\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( ( V_4 & 0x30 ) == 0x30 )\r\nV_32 |= V_7 ;\r\nbreak;\r\ncase V_8 :\r\nV_32 |= V_37 ;\r\nV_32 |= V_38 ;\r\nF_2 ( F_5 ( V_10 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_11 )\r\nV_32 |= V_9 ;\r\nV_32 |= V_39 ;\r\nbreak;\r\ncase V_40 :\r\nF_2 ( F_7 ( V_41 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 & 0x000000ff ;\r\nV_32 |= ( V_42 << 8 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_2 ( F_5 ( V_13 ) , & V_3 , & V_4 ) ;\r\nV_3 &= 0x000000f8 ;\r\nV_32 = F_11 ( V_43 , V_3 ) ;\r\nbreak;\r\ncase V_14 :\r\nF_2 ( F_6 ( V_16 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_17 ) {\r\nV_32 = V_44 |\r\nV_45 ;\r\nV_4 &= ~ V_17 ;\r\nF_4 ( F_6 ( V_16 ) , V_3 , V_4 ) ;\r\n} else {\r\nF_2 ( F_7 ( V_18 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 & 0xfffffff0 ;\r\nV_32 |= 0x01 ;\r\nV_32 &= ~ 0x02 ;\r\n}\r\nbreak;\r\ncase V_46 :\r\nV_32 = V_47 ;\r\nbreak;\r\ncase V_48 :\r\nV_32 =\r\nF_10 ( V_49 , V_50 ) ;\r\nbreak;\r\ncase V_51 :\r\nV_32 = V_52 ;\r\nbreak;\r\ncase V_53 :\r\nV_32 = V_54 ;\r\nbreak;\r\ncase V_55 :\r\nV_32 =\r\nF_12 ( V_56 , V_57 ) ;\r\nbreak;\r\ncase V_20 :\r\nF_2 ( F_7 ( V_23 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 ;\r\nbreak;\r\ncase V_24 :\r\nF_2 ( F_7 ( V_25 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 ;\r\nbreak;\r\ncase V_26 :\r\nF_2 ( F_7 ( V_27 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 ;\r\nbreak;\r\ncase V_28 :\r\nF_2 ( F_7 ( V_29 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 ;\r\nbreak;\r\ncase V_30 :\r\nF_2 ( F_7 ( V_31 ) , & V_3 , & V_4 ) ;\r\nV_32 = V_4 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_32 ;\r\n}
