

================================================================
== Vivado HLS Report for 'pad_16_8_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     2336|     2336|       146|          -|          -|    16|    no    |
        | + Loop 1.1      |      144|      144|        18|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |       16|       16|         2|          -|          -|     8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      64|    217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln25_2_fu_174_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln25_3_fu_187_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln25_5_fu_201_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln25_6_fu_226_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln25_7_fu_232_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln25_fu_132_p2    |     +    |      0|  0|  15|           9|           9|
    |m_fu_102_p2           |     +    |      0|  0|  15|           5|           1|
    |x_fu_144_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_164_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln22_fu_96_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln23_fu_138_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_158_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 157|          89|          82|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |m_0_reg_63  |   9|          2|    5|         10|
    |x_0_reg_74  |   9|          2|    4|          8|
    |y_0_reg_85  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   14|         32|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln25_7_reg_290  |  12|   0|   12|          0|
    |add_ln25_reg_254    |   8|   0|    9|          1|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |m_0_reg_63          |   5|   0|    5|          0|
    |m_reg_244           |   5|   0|    5|          0|
    |x_0_reg_74          |   4|   0|    4|          0|
    |x_reg_262           |   4|   0|    4|          0|
    |y_0_reg_85          |   4|   0|    4|          0|
    |y_reg_280           |   4|   0|    4|          0|
    |zext_ln23_reg_267   |   4|   0|   12|          8|
    |zext_ln24_reg_272   |   4|   0|   12|          8|
    |zext_ln25_reg_249   |   5|   0|    9|          4|
    +--------------------+----+----+-----+-----------+
    |Total               |  64|   0|   85|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:22]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %m_0, -16" [./layer.h:22]   --->   Operation 8 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:22]   --->   Operation 10 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %.preheader1.preheader" [./layer.h:22]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:25]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i8 %tmp to i9" [./layer.h:25]   --->   Operation 13 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)" [./layer.h:25]   --->   Operation 14 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i6 %tmp_2 to i9" [./layer.h:25]   --->   Operation 15 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln25 = add i9 %zext_ln25_1, %zext_ln25" [./layer.h:25]   --->   Operation 16 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:23]   --->   Operation 17 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [./layer.h:29]   --->   Operation 18 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]"   --->   Operation 19 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %x_0, -8" [./layer.h:23]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:25]   --->   Operation 22 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.loopexit.loopexit, label %.preheader.preheader" [./layer.h:23]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %x_0 to i12" [./layer.h:23]   --->   Operation 24 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %x to i12" [./layer.h:24]   --->   Operation 25 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:24]   --->   Operation 26 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 27 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.34>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %y_0, -8" [./layer.h:24]   --->   Operation 29 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 30 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:25]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.loopexit, label %1" [./layer.h:24]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i4 %y_0 to i9" [./layer.h:25]   --->   Operation 33 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln25_2 = add i9 %zext_ln25_2, %zext_ln25" [./layer.h:25]   --->   Operation 34 'add' 'add_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln25_2, i3 0)" [./layer.h:25]   --->   Operation 35 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln25_3 = add i12 %zext_ln23, %tmp_4_cast" [./layer.h:25]   --->   Operation 36 'add' 'add_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i12 %add_ln25_3 to i64" [./layer.h:25]   --->   Operation 37 'zext' 'zext_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i1]* %input_r, i64 0, i64 %zext_ln25_3" [./layer.h:25]   --->   Operation 38 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:25]   --->   Operation 39 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i4 %y to i9" [./layer.h:25]   --->   Operation 40 'zext' 'zext_ln25_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln25_5 = add i9 %zext_ln25_4, %add_ln25" [./layer.h:25]   --->   Operation 41 'add' 'add_ln25_5' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln25_5, i3 0)" [./layer.h:25]   --->   Operation 42 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln25_5, i1 false)" [./layer.h:25]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i10 %tmp_1 to i12" [./layer.h:25]   --->   Operation 44 'zext' 'zext_ln25_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_6 = add i12 %p_shl2_cast, %zext_ln25_5" [./layer.h:25]   --->   Operation 45 'add' 'add_ln25_6' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln25_7 = add i12 %zext_ln24, %add_ln25_6" [./layer.h:25]   --->   Operation 46 'add' 'add_ln25_7' <Predicate = (!icmp_ln24)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 47 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:25]   --->   Operation 48 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i12 %add_ln25_7 to i64" [./layer.h:25]   --->   Operation 49 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x i1]* %output_r, i64 0, i64 %zext_ln25_6" [./layer.h:25]   --->   Operation 50 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (3.25ns)   --->   "store i1 %input_load, i1* %output_addr, align 1" [./layer.h:25]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:24]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln22     (br               ) [ 011111]
m_0         (phi              ) [ 001000]
icmp_ln22   (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
m           (add              ) [ 011111]
br_ln22     (br               ) [ 000000]
tmp         (bitconcatenate   ) [ 000000]
zext_ln25   (zext             ) [ 000111]
tmp_2       (bitconcatenate   ) [ 000000]
zext_ln25_1 (zext             ) [ 000000]
add_ln25    (add              ) [ 000111]
br_ln23     (br               ) [ 001111]
ret_ln29    (ret              ) [ 000000]
x_0         (phi              ) [ 000100]
icmp_ln23   (icmp             ) [ 001111]
empty_4     (speclooptripcount) [ 000000]
x           (add              ) [ 001111]
br_ln23     (br               ) [ 000000]
zext_ln23   (zext             ) [ 000011]
zext_ln24   (zext             ) [ 000011]
br_ln24     (br               ) [ 001111]
br_ln0      (br               ) [ 011111]
y_0         (phi              ) [ 000010]
icmp_ln24   (icmp             ) [ 001111]
empty_5     (speclooptripcount) [ 000000]
y           (add              ) [ 001111]
br_ln24     (br               ) [ 000000]
zext_ln25_2 (zext             ) [ 000000]
add_ln25_2  (add              ) [ 000000]
tmp_4_cast  (bitconcatenate   ) [ 000000]
add_ln25_3  (add              ) [ 000000]
zext_ln25_3 (zext             ) [ 000000]
input_addr  (getelementptr    ) [ 000001]
zext_ln25_4 (zext             ) [ 000000]
add_ln25_5  (add              ) [ 000000]
p_shl2_cast (bitconcatenate   ) [ 000000]
tmp_1       (bitconcatenate   ) [ 000000]
zext_ln25_5 (zext             ) [ 000000]
add_ln25_6  (add              ) [ 000000]
add_ln25_7  (add              ) [ 000001]
br_ln0      (br               ) [ 001111]
input_load  (load             ) [ 000000]
zext_ln25_6 (zext             ) [ 000000]
output_addr (getelementptr    ) [ 000000]
store_ln25  (store            ) [ 000000]
br_ln24     (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="input_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="12" slack="0"/>
<pin id="40" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="10" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="output_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="12" slack="0"/>
<pin id="53" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln25_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="11" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/5 "/>
</bind>
</comp>

<comp id="63" class="1005" name="m_0_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="1"/>
<pin id="65" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="m_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="x_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="1"/>
<pin id="76" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="y_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="1"/>
<pin id="87" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="y_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln22_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="m_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln25_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln25_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln25_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln23_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln23_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln24_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="y_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln25_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln25_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_4_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln25_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln25_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln25_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_4/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln25_5_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="9" slack="2"/>
<pin id="204" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_5/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl2_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln25_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln25_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_6/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln25_7_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_7/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln25_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_6/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="m_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="249" class="1005" name="zext_ln25_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="2"/>
<pin id="251" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln25_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="2"/>
<pin id="256" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="262" class="1005" name="x_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="267" class="1005" name="zext_ln23_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="272" class="1005" name="zext_ln24_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="1"/>
<pin id="274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="280" class="1005" name="y_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="285" class="1005" name="input_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln25_7_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="67" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="67" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="67" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="67" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="116" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="78" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="78" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="78" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="89" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="89" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="89" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="200"><net_src comp="164" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="206" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="247"><net_src comp="102" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="252"><net_src comp="116" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="257"><net_src comp="132" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="265"><net_src comp="144" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="270"><net_src comp="150" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="275"><net_src comp="154" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="164" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="288"><net_src comp="36" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="293"><net_src comp="232" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="237" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: pad<16, 8> : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		m : 1
		br_ln22 : 2
		tmp : 1
		zext_ln25 : 2
		tmp_2 : 1
		zext_ln25_1 : 2
		add_ln25 : 3
	State 3
		icmp_ln23 : 1
		x : 1
		br_ln23 : 2
		zext_ln23 : 1
		zext_ln24 : 2
	State 4
		icmp_ln24 : 1
		y : 1
		br_ln24 : 2
		zext_ln25_2 : 1
		add_ln25_2 : 2
		tmp_4_cast : 3
		add_ln25_3 : 4
		zext_ln25_3 : 5
		input_addr : 6
		input_load : 7
		zext_ln25_4 : 2
		add_ln25_5 : 3
		p_shl2_cast : 4
		tmp_1 : 4
		zext_ln25_5 : 5
		add_ln25_6 : 6
		add_ln25_7 : 7
	State 5
		output_addr : 1
		store_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      m_fu_102      |    0    |    15   |
|          |   add_ln25_fu_132  |    0    |    15   |
|          |      x_fu_144      |    0    |    13   |
|          |      y_fu_164      |    0    |    13   |
|    add   |  add_ln25_2_fu_174 |    0    |    15   |
|          |  add_ln25_3_fu_187 |    0    |    12   |
|          |  add_ln25_5_fu_201 |    0    |    15   |
|          |  add_ln25_6_fu_226 |    0    |    13   |
|          |  add_ln25_7_fu_232 |    0    |    13   |
|----------|--------------------|---------|---------|
|          |   icmp_ln22_fu_96  |    0    |    11   |
|   icmp   |  icmp_ln23_fu_138  |    0    |    9    |
|          |  icmp_ln24_fu_158  |    0    |    9    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_108     |    0    |    0    |
|          |    tmp_2_fu_120    |    0    |    0    |
|bitconcatenate|  tmp_4_cast_fu_179 |    0    |    0    |
|          | p_shl2_cast_fu_206 |    0    |    0    |
|          |    tmp_1_fu_214    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln25_fu_116  |    0    |    0    |
|          | zext_ln25_1_fu_128 |    0    |    0    |
|          |  zext_ln23_fu_150  |    0    |    0    |
|          |  zext_ln24_fu_154  |    0    |    0    |
|   zext   | zext_ln25_2_fu_170 |    0    |    0    |
|          | zext_ln25_3_fu_192 |    0    |    0    |
|          | zext_ln25_4_fu_197 |    0    |    0    |
|          | zext_ln25_5_fu_222 |    0    |    0    |
|          | zext_ln25_6_fu_237 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   153   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln25_7_reg_290|   12   |
| add_ln25_reg_254 |    9   |
|input_addr_reg_285|   10   |
|    m_0_reg_63    |    5   |
|     m_reg_244    |    5   |
|    x_0_reg_74    |    4   |
|     x_reg_262    |    4   |
|    y_0_reg_85    |    4   |
|     y_reg_280    |    4   |
| zext_ln23_reg_267|   12   |
| zext_ln24_reg_272|   12   |
| zext_ln25_reg_249|    9   |
+------------------+--------+
|       Total      |   90   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   90   |   162  |
+-----------+--------+--------+--------+
