# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do ru
# Cannot open macro file: ru
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:41 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 08:57:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:41 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 08:57:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:41 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 08:57:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:41 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 08:57:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:41 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 08:57:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:42 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 08:57:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:44 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 08:57:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:44 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# ** Error: ./instructmem.sv(47): (vlog-2163) Macro `BENCHMARK is undefined.
# ** Error: ./instructmem.sv(48): (vlog-2163) Macro `BENCHMARK is undefined.
# -- Compiling module instructmem_testbench
# End time: 08:57:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 24
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructmem.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 08:58:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 08:58:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 08:58:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 08:58:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 08:58:09 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 08:58:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 08:58:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 08:58:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 08:58:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:10 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 08:58:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:11 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 08:58:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:11 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 08:58:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:11 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 08:58:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:11 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(42): (vlog-2730) Undefined variable: 'imm16'.
# ** Error: ./datapath.sv(42): (vlog-2730) Undefined variable: 'KZresult'.
# ** Error: (vlog-13069) ./datapath.sv(43): near "endgenerate": syntax error, unexpected endgenerate.
# ** Error: ./datapath.sv(60): (vlog-2730) Undefined variable: 'leftShift'.
# ** Error: (vlog-13069) ./datapath.sv(60): near "shiftSHAMT": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# ** Error: (vlog-13069) ./datapath.sv(74): near "endmodule": syntax error, unexpected endmodule.
# End time: 08:58:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./datapath.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:13 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:03:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:13 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:03:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:13 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:03:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:13 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:03:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:03:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:03:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:15 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:03:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:16 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(62): (vlog-2730) Undefined variable: 'leftShift'.
# ** Error: (vlog-13069) ./datapath.sv(62): near "shiftSHAMT": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 09:03:17 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./datapath.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:04:04 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:04:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:04:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:04:07 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(61): 'shiftSHAMT' already declared in this scope.
# End time: 09:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./datapath.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:04:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:04:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:04:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:04:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:31 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:31 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:31 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:31 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:31 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:04:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:04:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:32 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:33 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:33 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:33 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:33 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:33 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:04:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:34 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:04:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:34 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:04:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:34 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:04:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:04:35 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 29, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 27, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Error: (vsim-3063) ./BillyCPU.sv(40): Port 'shiftSel' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'shiftSHAMT'.
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[0]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(38): Variable '/BillyCPU_testbench/dut/dataP/KZin', driven via a port connection, is multiply driven. See ./datapath.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/KZselector File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 41
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:05:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:43 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:05:44 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:44 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:05:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:44 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:05:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:44 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:05:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:44 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:05:44 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:44 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:05:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:45 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:05:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:46 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:05:47 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:47 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:05:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:47 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:05:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:47 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:05:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:47 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:05:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:47 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:05:48 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:48 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:05:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:04:35 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 29, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 27, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Error: (vsim-3063) ./BillyCPU.sv(40): Port 'shiftSel' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'shiftSHAMT'.
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 41
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:08:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:08:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:08:07 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:08:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:08:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:08:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:08:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:08:08 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:08:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:08:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:08:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:08 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:08:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:09 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:08:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:09 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:08:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:09 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:08:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:08:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:08:10 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:10 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:08:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:10 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:08:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:10 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:08:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:10 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:08:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:11 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:08:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:11 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:08:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:11 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# ** Error: ./BillyCPU.sv(29): (vlog-2730) Undefined variable: 'load'.
# -- Compiling module BillyCPU_testbench
# End time: 09:08:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./BillyCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:32 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:08:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:32 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:08:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:33 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:08:34 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:34 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:08:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:34 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:08:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:34 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:08:34 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:34 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:08:35 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:35 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:08:35 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:35 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:08:35 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:35 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:08:35 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:35 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:08:35 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:35 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:08:36 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:36 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:08:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:36 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:08:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:36 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:08:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:36 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:08:37 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:37 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:08:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:37 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:08:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:37 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:08:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:37 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:08:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:37 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:08:38 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:38 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:08:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:38 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:08:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:38 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# ** Error (suppressible): ./BillyCPU.sv(12): (vlog-2388) 'KZsel' already declared in this scope (BillyCPU).
# -- Compiling module BillyCPU_testbench
# End time: 09:08:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./BillyCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:08:55 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:08:55 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:08:55 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:08:55 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:08:55 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:55 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:08:56 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:56 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:08:56 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:56 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:08:56 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:56 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:08:56 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:56 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:08:56 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:56 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:08:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:57 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:58 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:58 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:58 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:58 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:58 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:08:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:08:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:59 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:09:00 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:04:35 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3839) ./BillyCPU.sv(26): Variable '/BillyCPU_testbench/dut/KZsel', driven via a port connection, is multiply driven. See ./BillyCPU.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Error: (vsim-3063) ./BillyCPU.sv(40): Port 'shiftSel' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 41
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:13:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:13:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:13:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:13:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:13:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:13:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:13:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:04 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:13:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:05 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:13:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:06 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:13:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:06 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:13:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:06 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:13:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:06 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:13:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:13:06 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:13:07 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:04:35 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'shiftSHAMT'.
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: (vsim-3015) ./datapath.sv(61): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: Design size of 8725 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test6.do line 34
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:17:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:17:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:17:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:17:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:09 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:17:10 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:17:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:17:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:17:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:17:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:10 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:11 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:11 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:11 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:11 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:11 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:17:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:12 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:17:12 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:12 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:17:12 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:12 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:17:12 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:12 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:17:12 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:12 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:17:13 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:13 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:17:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:13 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:17:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:13 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:17:13 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:13 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:17:14 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:14 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:17:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:14 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:17:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:14 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:17:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:14 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:17:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:15 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# ** Error: ./BillyCPU.sv(27): (vlog-2730) Undefined variable: 'cbzFlag'.
# ** Error: ./BillyCPU.sv(44): (vlog-2730) Undefined variable: 'zero'.
# ** Error: ./BillyCPU.sv(44): (vlog-2730) Undefined variable: 'negative'.
# ** Error: ./BillyCPU.sv(44): (vlog-2730) Undefined variable: 'overflow'.
# ** Error: ./BillyCPU.sv(44): (vlog-2730) Undefined variable: 'carry_out'.
# ** Error: ./BillyCPU.sv(46): (vlog-2730) Undefined variable: 'Imm12'.
# ** Error: ./BillyCPU.sv(47): (vlog-2730) Undefined variable: 'Imm16'.
# ** Error: ./BillyCPU.sv(50): (vlog-2730) Undefined variable: 'shiftSHAMT'.
# ** Error: (vlog-13069) ./BillyCPU.sv(50): near "endmodule": syntax error, unexpected endmodule, expecting ')'.
# ** Error (suppressible): ./BillyCPU.sv(54): (vlog-2388) 'clk' already declared in this scope (BillyCPU).
# ** Error (suppressible): ./BillyCPU.sv(54): (vlog-2388) 'reset' already declared in this scope (BillyCPU).
# End time: 09:17:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./BillyCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:20:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:20:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:20:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:20:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:20:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:20:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:20:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:20:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:20:49 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:20:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:20:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:20:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:20:50 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:20:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:20:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:20:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:50 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:20:51 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:51 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:20:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:51 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:20:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:51 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:20:52 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:52 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:20:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:52 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:20:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:52 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:20:53 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:53 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:20:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:53 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(42): (vlog-2730) Undefined variable: 'shiftSHAMT'.
# End time: 09:20:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./datapath.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:22:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:22:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:22:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:22:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:22:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:22:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:22:04 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:22:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:22:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:22:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:22:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:05 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:22:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:06 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:22:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:06 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:22:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:06 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:22:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:22:07 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:07 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:22:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:07 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:22:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:07 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:22:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:07 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:22:08 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:08 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:22:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:08 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:22:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:08 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:22:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:08 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:22:09 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:09 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:22:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:22:16 on Nov 11,2020, Elapsed time: 0:17:41
# Errors: 22, Warnings: 159
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:22:16 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3015) ./datapath.sv(62): [PCDPC] - Port size (64) does not match connection size (1) for port 'in'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: (vsim-3015) ./datapath.sv(62): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./leftShift.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/shiftingSHAMT File: ./leftShift.sv
# ** Warning: Design size of 8725 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test6.do line 34
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:20 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:24:20 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:24:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:24:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:24:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:24:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:24:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:21 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:24:22 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:22 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:24:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:22 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:24:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:22 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:24:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:22 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:23 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:23 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:23 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:23 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:23 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:24:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:24 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:24:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:24 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:24:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:24 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:24:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:24 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:24:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:25 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:24:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:25 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:24:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:25 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:24:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:25 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:24:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:25 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:24:26 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:26 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:24:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:26 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:24:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:26 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:24:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:26 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:24:27 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:27 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:24:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:24:29 on Nov 11,2020, Elapsed time: 0:02:13
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:24:29 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test6.do line 34
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/dataP/imm16_shift'.
# Executing ONERROR command at macro ./wave_test6.do line 42
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 12  sim:/BillyCPU_testbench/dut/KZsel
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/shiftSHAMT
add wave -position 9  sim:/BillyCPU_testbench/dut/dataP/KZin
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test6.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test6.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:32:45 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:45 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:32:46 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:46 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:32:47 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:32:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:32:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:32:47 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:47 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:32:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:32:49 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:32:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:32:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:32:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:32:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:50 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:50 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:50 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:50 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:50 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:32:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:51 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:32:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:51 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:32:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:32:53 on Nov 11,2020, Elapsed time: 0:08:24
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:32:53 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:24 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:38:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:24 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:38:25 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:25 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:38:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:25 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:38:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:25 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:38:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:25 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:38:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:25 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:38:26 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:26 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:38:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:26 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:38:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:26 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:38:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:26 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:38:26 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:38:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:38:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:38:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:38:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:38:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:27 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:38:28 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:28 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:38:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:28 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:38:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:28 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:38:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:28 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:29 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:29 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:29 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:29 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:29 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:38:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:30 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:38:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:30 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:38:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:30 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:38:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:30 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:38:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:38:31 on Nov 11,2020, Elapsed time: 0:05:38
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:38:31 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test6.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:40:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:40:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:40:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:40:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:40:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:40:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:40:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:40:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:40:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:40:08 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:08 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:40:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:08 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:40:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:08 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:40:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:08 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:40:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:08 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:40:09 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:40:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:40:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:40:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:09 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:40:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:40:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:40:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:40:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:40:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:40:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:10 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:40:11 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:40:12 on Nov 11,2020, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:40:12 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:44:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:44:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:44:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:44:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:44:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:44:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:07 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:44:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:08 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:44:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:08 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:44:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:08 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:44:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:08 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:44:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:44:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:44:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:44:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:44:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:44:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:09 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:44:10 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:10 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:44:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:10 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:44:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:10 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:44:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:44:12 on Nov 11,2020, Elapsed time: 0:04:00
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:44:12 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 6  sim:/BillyCPU_testbench/dut/dataP/Ab
add wave -position 8  sim:/BillyCPU_testbench/dut/dataP/Db
add wave -position 17  sim:/BillyCPU_testbench/dut/dataP/DAddr9
add wave -position 10  sim:/BillyCPU_testbench/dut/dataP/ALUout
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/Memout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test7.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:50:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:50:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:50:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:57 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:50:57 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:50:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:50:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:50:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:50:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:50:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:50:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:50:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:50:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:50:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:50:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:51:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:51:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:00 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:51:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:00 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:51:01 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:01 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:51:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:01 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:51:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:01 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:51:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:01 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:51:02 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:51:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:51:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:51:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:51:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:51:03 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:03 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:51:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:03 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:51:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:03 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:51:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:51:04 on Nov 11,2020, Elapsed time: 0:06:52
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:51:04 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test7.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:01:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:01:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:01:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:18 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:01:18 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:18 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:01:18 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:18 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:01:18 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:18 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:01:19 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:19 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:01:19 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:19 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:01:19 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:19 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:01:19 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:19 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:01:20 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:01:20 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:01:20 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:01:21 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:21 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:01:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:21 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:01:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:21 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:01:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:21 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:01:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:21 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:22 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:22 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:22 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:22 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:22 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:01:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:23 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:01:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:29 on Nov 11,2020, Elapsed time: 0:10:25
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:01:29 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test07_LdurbSturb.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:04:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:02 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:04:03 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:04:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:03 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:04:04 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:04:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:04:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:04:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:05 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:04:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:06 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:04:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:04:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:07 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:04:08 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:08 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:04:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:08 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:04:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:09 on Nov 11,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:04:09 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:36 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:04:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:36 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:04:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:36 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:04:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:36 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:04:36 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:37 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:04:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:37 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:04:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:37 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:04:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:37 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:04:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:37 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:04:37 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:38 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:04:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:38 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:04:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:38 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:04:38 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:38 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:04:39 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:39 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:04:39 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:39 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:04:39 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:39 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:04:39 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:39 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:04:40 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:40 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:04:40 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:40 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:04:40 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:40 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:04:40 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:40 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:04:41 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:41 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:04:42 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:42 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:04:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:42 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:04:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:42 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:04:42 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:44 on Nov 11,2020, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:04:44 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test1.do line 29
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:06:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:48 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:06:48 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:06:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:06:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:06:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:06:49 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:49 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:06:50 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:50 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:06:51 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:51 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:06:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:51 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:06:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:51 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:06:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:51 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:06:51 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:51 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:06:52 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:06:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:06:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:06:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:52 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:06:53 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:53 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:06:54 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:54 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:06:54 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:06:54 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:06:54 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:06:55 on Nov 11,2020, Elapsed time: 0:02:11
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:06:56 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test2.do line 29
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:11:27 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:27 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:11:28 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:11:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:11:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:11:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:11:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:29 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:11:29 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:30 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:11:30 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:31 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:11:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:31 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:11:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:31 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:11:31 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:31 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:32 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:32 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:32 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:32 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:32 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:11:32 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:33 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:11:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:33 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:11:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:33 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:11:33 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:34 on Nov 11,2020, Elapsed time: 0:04:38
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:11:35 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test2.do line 29
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:13:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:13:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:58 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:13:58 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:13:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:13:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:13:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:13:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:59 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:13:59 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:14:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:14:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:14:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:14:00 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:00 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:14:01 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:01 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:14:02 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:02 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:14:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:02 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:14:02 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:02 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:14:03 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:03 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:14:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:03 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:14:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:03 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:14:03 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:03 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:14:04 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:04 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:14:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:04 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:14:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:04 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:14:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:04 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:14:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:14:06 on Nov 11,2020, Elapsed time: 0:02:31
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:14:06 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test3.do line 33
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:19:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:19:04 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:04 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:19:05 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:19:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:19:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:19:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:19:05 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:05 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:19:06 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:19:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:19:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:06 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:19:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:19:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:19:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:19:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:19:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:07 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:19:08 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:08 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:19:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:08 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:19:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:08 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:19:09 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:09 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:19:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:19:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:19:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:09 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:19:09 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:09 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:10 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:10 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:10 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:10 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:10 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:19:10 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:11 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:19:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:19:12 on Nov 11,2020, Elapsed time: 0:05:06
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:19:12 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test4.do line 29
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:20:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:20:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:20:14 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:20:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:20:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:20:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:20:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:20:15 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Nov 11,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:20:16 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:20:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:20:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:20:16 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:20:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:20:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:20:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Nov 11,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:20:18 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:18 on Nov 11,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:20:18 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:19 on Nov 11,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:20:19 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:19 on Nov 11,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:20:19 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Nov 11,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:20:20 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Nov 11,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:20:20 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:20 on Nov 11,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:20:21 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:21 on Nov 11,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:20:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:21 on Nov 11,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:20:21 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:21 on Nov 11,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:22 on Nov 11,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:22 on Nov 11,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:22 on Nov 11,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:22 on Nov 11,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:22 on Nov 11,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:20:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:24 on Nov 11,2020, Elapsed time: 0:01:12
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:20:24 on Nov 11,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8724 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/instrDec/shiftSel'.
# Executing ONERROR command at macro ./wave_test5.do line 34
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/dataP/imm16_pad'.
# Executing ONERROR command at macro ./wave_test5.do line 41
# ** Error: (vish-4014) No objects found matching '/BillyCPU_testbench/dut/dataP/imm16_shift'.
# Executing ONERROR command at macro ./wave_test5.do line 42
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 2550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
# End time: 10:22:55 on Nov 11,2020, Elapsed time: 0:02:31
# Errors: 9, Warnings: 1
